#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Tue Nov  8 22:55:39 2022
ADS Parser
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/final_test/source/sources_1/top.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/final_test/source/sources_1/top.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/final_test/source/sources_1/top.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/final_test/source/sources_1/top.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Tue Nov  8 23:05:19 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v
I: Found Verilog include file D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 112)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 114)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 367)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 368)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 369)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 549)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 550)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 551)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/top.v successfully.
W: Public-4030: File 'D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 1)] Analyzing module block_mean (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v(line number: 1)] Analyzing module rgb_to_gray (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 1)] Analyzing module top_block_mean (library work)
I: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 14)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 54)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v(line number: 1)] Analyzing module data_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v(line number: 2)] Analyzing module hc595 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 1)] Analyzing module top_fifo_to_led (library work)
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 21)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 22)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 70)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v(line number: 3)] Analyzing module ws2812 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 1)] Analyzing module port_in (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 1)] Analyzing module gamma_fix_2_2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v(line number: 18)] Analyzing module gamma_fix_2_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 20)] Analyzing module ipml_rom_v1_5_gamma_fix_2_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v(line number: 25)] Analyzing module ipml_fifo_v1_6_fifo_led (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v(line number: 18)] Analyzing module fifo_led (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 19)] Analyzing module ipml_spram_v1_5_gamma_fix_2_2 (library work)
I: Found Verilog include file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/gamma_fix_2_2_init_param.v
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_fifo_led (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_16i_64o_512 (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_64i_16o_128 (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.099s wall, 0.109s user + 0.000s system = 0.109s CPU (110.6%)

Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 30)] Elaborating module top
I: top parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 491)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22051)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 124)] Net clkfb in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 127)] Net pfden in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout0_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout0_2pad_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout1_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 131)] Net clkout2_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 132)] Net clkout3_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 133)] Net clkout4_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 134)] Net clkout5_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_idiv in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv0 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_odiv1 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_odiv2 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_odiv3 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_odiv4 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_fdiv in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty0 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_duty1 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_duty2 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_duty3 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_duty4 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encb parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encr parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encg parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20688)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20846)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v(line number: 30)] Elaborating module video_timing_data
I: top.video_timing_data_m0 parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v(line number: 33)] Elaborating module color_bar
I: top.video_timing_data_m0.color_bar_m0 parameter value:
    H_ACTIVE = 16'b0000010100000000
    H_FP = 16'b0000000001101110
    H_SYNC = 16'b0000000000101000
    H_BP = 16'b0000000011011100
    V_ACTIVE = 16'b0000001011010000
    V_FP = 16'b0000000000000101
    V_SYNC = 16'b0000000000000101
    V_BP = 16'b0000000000010100
    HS_POL = 1'b1
    VS_POL = 1'b1
    H_TOTAL = 16'b0000011001110010
    V_TOTAL = 16'b0000001011101110
    WHITE_R = 8'b11111111
    WHITE_G = 8'b11111111
    WHITE_B = 8'b11111111
    YELLOW_R = 8'b11111111
    YELLOW_G = 8'b11111111
    YELLOW_B = 8'b00000000
    CYAN_R = 8'b00000000
    CYAN_G = 8'b11111111
    CYAN_B = 8'b11111111
    GREEN_R = 8'b00000000
    GREEN_G = 8'b11111111
    GREEN_B = 8'b00000000
    MAGENTA_R = 8'b11111111
    MAGENTA_G = 8'b00000000
    MAGENTA_B = 8'b11111111
    RED_R = 8'b11111111
    RED_G = 8'b00000000
    RED_B = 8'b00000000
    BLUE_R = 8'b00000000
    BLUE_G = 8'b00000000
    BLUE_B = 8'b11111111
    BLACK_R = 8'b00000000
    BLACK_G = 8'b00000000
    BLACK_B = 8'b00000000
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 322)] Width mismatch between port vout_data and signal bound to it for instantiated module video_timing_data
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: top.frame_read_write_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    READ_DATA_BITS = 32'b00000000000000000000000000100000
    WRITE_DATA_BITS = 32'b00000000000000000000000000100000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000001000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_16i_64o_512
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512 parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_16i_64o_512
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 2051)] Elaborating module GTP_DRM18K
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[2] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[3] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[20] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[21] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[38] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[39] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[56] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[57] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[74] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[75] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[92] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[93] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[110] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[111] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[128] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[129] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[146] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[147] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[148] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[149] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[150] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[151] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[152] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[153] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[154] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[155] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[156] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[157] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[158] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[159] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[160] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[161] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[164] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[165] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[166] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[167] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[168] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[169] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[170] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[171] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[172] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[173] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[174] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[175] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[176] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[177] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[178] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[179] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[182] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[183] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[184] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[185] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[186] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[187] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[188] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[189] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[190] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[191] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[192] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[193] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[194] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[195] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[196] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[197] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[200] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[201] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[202] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[203] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[204] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[205] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[206] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[207] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[208] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[209] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[210] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[211] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[212] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[213] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[214] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[215] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[218] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[219] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[220] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[221] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[222] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[223] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[224] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[225] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[226] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[227] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[228] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[229] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[230] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[231] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[232] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[233] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[236] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[237] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[238] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[239] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[240] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[241] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[242] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[243] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[244] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[245] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[246] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[247] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[248] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[249] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[250] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[251] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[254] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[255] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[256] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[257] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[258] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[259] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[260] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[261] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[262] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[263] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[264] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[265] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[266] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[267] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[268] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[269] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[272] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[273] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[274] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[275] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[276] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[277] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[278] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[279] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[280] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[281] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[282] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[283] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[284] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[285] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[286] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[287] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[148] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[149] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[150] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[151] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[152] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[153] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[154] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[155] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[156] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[157] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[158] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[159] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[160] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[161] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[166] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[167] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[168] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[169] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[170] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[171] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[172] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[173] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[174] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[175] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[176] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[177] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[178] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[179] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[184] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[185] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[186] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[187] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[188] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[189] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[190] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[191] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[192] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[193] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[194] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[195] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[196] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[197] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[202] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[203] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[204] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[205] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[206] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[207] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[208] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[209] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[210] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[211] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[212] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[213] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[214] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[215] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[220] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[221] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[222] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[223] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[224] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[225] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[226] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[227] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[228] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[229] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[230] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[231] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[232] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[233] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[238] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[239] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[240] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[241] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[242] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[243] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[244] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[245] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[246] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[247] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[248] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[249] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[250] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[251] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[256] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[257] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[258] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[259] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[260] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[261] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[262] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[263] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[264] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[265] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[266] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[267] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[268] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[269] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[274] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[275] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[276] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[277] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[278] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[279] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[280] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[281] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[282] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[283] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[284] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[285] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[286] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[287] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 99)] Width mismatch between port rd_water_level and signal bound to it for instantiated module afifo_16i_64o_512
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
I: top.frame_read_write_m0.frame_fifo_write_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000001000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_64i_16o_128
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128 parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_64i_16o_128
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 679)] Case condition never applies
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 140)] Width mismatch between port wr_water_level and signal bound to it for instantiated module afifo_64i_16o_128
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v(line number: 31)] Elaborating module frame_fifo_read
I: top.frame_read_write_m0.frame_fifo_read_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    FIFO_DEPTH = 32'b00000000000000000000001000000000
    BURST_SIZE = 32'b00000000000000000000000001000000
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 21)] Elaborating module ddr3
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    PHY_TMRD = 32'b00000000000000000000000000000010
    PHY_TMOD = 32'b00000000000000000000000000000110
    PHY_TZQINIT = 32'b00000000000000000000000100000000
    PHY_TXPR = 32'b00000000000000000000000000000010
    PHY_TRP = 32'b00000000000000000000000000000011
    PHY_TRFC = 32'b00000000000000000000000000100000
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    PHY_TXS = 8'b00100010
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1 parameter value:
    DATA_WIDTH = 16BIT
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_phy_io_v1_1 parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    TMRD = 32'b00000000000000000000000000000010
    TMOD = 32'b00000000000000000000000000000110
    TZQINIT = 32'b00000000000000000000000100000000
    TXPR = 32'b00000000000000000000000000000010
    TRP = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000000100000
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    TXS = 8'b00100010
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1231)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18942)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18970)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1833)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 690)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18786)] Elaborating module GTP_INV
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19031)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19359)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18763)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20800)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18794)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18852)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20859)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1 parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1 parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 785)] Elaborating module GTP_DDRC
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance top.u_ipsl_hmic_h_top
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 384)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 386)] Width mismatch between port areset_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 388)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 389)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 405)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 409)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 410)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 414)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 419)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 460)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 461)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 478)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 483)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 484)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 495)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 504)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 505)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 513)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 514)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 1)] Elaborating module top_block_mean
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v(line number: 1)] Elaborating module rgb_to_gray
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v(line number: 2)] Elaborating module video_pixel_counter
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 1)] Elaborating module block_mean
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 1)] Elaborating module gamma_fix_2_2_top
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v(line number: 18)] Elaborating module gamma_fix_2_2
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 20)] Elaborating module ipml_rom_v1_5_gamma_fix_2_2
I: top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2 parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 19)] Elaborating module ipml_spram_v1_5_gamma_fix_2_2
I: top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2.U_ipml_spram_gamma_fix_2_2 parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 258)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 267)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 271)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 275)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 279)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 279)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 283)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 283)] Case condition never applies
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1890)] Elaborating module GTP_DRM9K
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 428)] Net DA_bus[8] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 428)] Net DA_bus[17] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 429)] Net DB_bus[8] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 429)] Net DB_bus[17] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 32)] Give initial value 0 for the no drive pin rst in module instance top.block_mean_cal.gamma_fix_2_2_rom
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 1)] Elaborating module top_fifo_to_led
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 1)] Elaborating module port_in
I: top.fifo_led.u_port_in parameter value:
    cnt_max = 32'b00000000000000000000000000101001
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v(line number: 18)] Elaborating module fifo_led
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v(line number: 25)] Elaborating module ipml_fifo_v1_6_fifo_led
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_fifo_led
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 488)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 683)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 684)] Case condition never applies
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[9] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[10] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[11] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[12] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[13] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[14] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[15] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[16] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 100)] Give initial value 0 for the no drive pin wr_rst in module instance top.fifo_led.u_port_in
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 100)] Give initial value 0 for the no drive pin rd_rst in module instance top.fifo_led.u_port_in
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v(line number: 1)] Elaborating module data_tx
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v(line number: 3)] Elaborating module ws2812
I: top.fifo_led.u_WS2812 parameter value:
    rst_delay = 32'b00000000000000000001001110001000
    led_number = 32'b00000000000000000000000000010100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v(line number: 2)] Elaborating module hc595
I: top.fifo_led.u_hc595 parameter value:
    CNT_MAX = 32'b00000000000000000000000000000010
    S_EN = 32'b00000000000000000000000000000001
W: Verilog-2036: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 455)] Net s00_axi_buser connected to input port of module instance top has no driver, tie it to 0
W: Verilog-2036: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 455)] Net s00_axi_ruser connected to input port of module instance top has no driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 124)] Net cmos_16bit_wr in top(original module top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.410s wall, 0.266s user + 0.141s system = 0.406s CPU (99.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.303s wall, 0.297s user + 0.000s system = 0.297s CPU (97.9%)

Start rtl-infer.
W: Sdm-2004: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 178)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-infer successfully. Time elapsed: 3.634s wall, 2.797s user + 0.844s system = 3.641s CPU (100.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.078s wall, 0.062s user + 0.000s system = 0.062s CPU (80.2%)

Start rtl-data-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-data-opt successfully. Time elapsed: 0.637s wall, 0.641s user + 0.000s system = 0.641s CPU (100.5%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N62 N100 N163 rd_burst_finish read_req_d2 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxx0
S2(0010)-->S3(0011): 1xxxx
S3(0011)-->S1(0001): xxxx1
S3(0011)-->S4(0100): xx1xx
S4(0100)-->S5(0101): xxx1x
S5(0101)-->S1(0001): xxxx1
S5(0101)-->S3(0011): x1xx0
S5(0101)-->S6(0110): x0xx0
S6(0110)-->S0(0000): xxxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N220 N235 cnt[3:1] dll_update_ack_rst_ctrl_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S3(0011): xxxxxx1
S3(0011)-->S4(0100): x1xxxxx
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S6(0110): xxxxx0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xx1xxxx
S8(1000)-->S9(1001): xxxx1xx
S9(1001)-->S10(1010): xxx1xxx
S10(1010)-->S7(0111): 1xxxxxx
S10(1010)-->S0(0000): xxxxxx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N84 cnt update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: ddrphy_update_done 
S0(00)-->S1(10): x
S1(10)-->S0(00): 1
S0(00)-->S1(10): 0
S1(10)-->S1(10): 0

I: FSM wr_state_fsm[2:0] inferred.
FSM wr_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID N74 N461 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxx1x
S1(001)-->S2(010): 0xx1xxx
S2(010)-->S3(011): 0xxxxxx
S3(011)-->S4(100): 01xxxxx
S4(100)-->S5(101): 0xxx1xx
S5(101)-->S1(001): 0x1xxx0
S5(101)-->S6(110): 0x1xxx1
S6(110)-->S0(000): xxxxxxx
S0(000)-->S0(000): 1xxxxxx
S1(001)-->S0(000): 1xxxxxx
S2(010)-->S0(000): 1xxxxxx
S3(011)-->S0(000): 1xxxxxx
S4(100)-->S0(000): 1xxxxxx
S5(101)-->S0(000): 1xxxxxx
S6(110)-->S0(000): 1xxxxxx

I: FSM rd_state_fsm[2:0] inferred.
FSM rd_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY N227 N574 RD_START reg_r_last 
S0(000)-->S1(001): xxx1x
S1(001)-->S2(010): x1xxx
S2(010)-->S3(011): xxxxx
S3(011)-->S4(100): 1xxxx
S4(100)-->S1(001): xx1x0
S4(100)-->S5(101): xx1x1
S5(101)-->S0(000): xxxxx

Executing : FSM inference successfully. Time elapsed: 0.175s wall, 0.172s user + 0.000s system = 0.172s CPU (98.4%)

Start sdm2adm.
I: Constant propagation done on N310_1 (bmsWIDEMUX).
I: Constant propagation done on N280 (bmsWIDEMUX).
I: Constant propagation done on N346_1 (bmsWIDEMUX).
I: Constant propagation done on N328_1 (bmsWIDEMUX).
I: Constant propagation done on N287 (bmsWIDEMUX).
I: Constant propagation done on N89_11 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N141 (bmsREDXOR).
I: Constant propagation done on N151 (bmsREDXOR).
Executing : sdm2adm successfully. Time elapsed: 0.764s wall, 0.781s user + 0.000s system = 0.781s CPU (102.2%)

Saving design to DB.
Action compile: Real time elapsed is 9.000 sec
Action compile: CPU time elapsed is 7.141 sec
Current time: Tue Nov  8 23:05:27 2022
Action compile: Peak memory pool usage is 148,582,400 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov  8 23:05:28 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 684)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 693)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 711)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 720)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 855)] | Port ds1 has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 861)] | Port ds2 has been placed at location H13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 867)] | Port ds3 has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 898)] | Port ds0 has been placed at location D17, whose type is share pin.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'shcp1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stcp1' unspecified I/O constraint.
Constraint check end.
Executing : get_ports pclk_mod_in
Executing : get_ports pclk_mod_in successfully.
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_mod5[2:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3l[4:0]' is being ignored due to limitations in architecture.
Start pre-mapping.
I: Removed bmsDECODER inst ND50_0 that is redundant to ND47
I: Removed bmsDECODER inst ND52_0 that is redundant to ND47
I: Removed bmsDECODER inst ND54_0 that is redundant to ND47
I: Removed bmsDECODER inst ND56_0 that is redundant to ND47
I: Removed bmsDECODER inst ND58_0 that is redundant to ND47
I: Removed bmsDECODER inst ND60_0 that is redundant to ND47
I: Removed bmsDECODER inst ND62_0 that is redundant to ND47
I: Removed bmsDECODER inst ND64_0 that is redundant to ND47
I: Removed bmsDECODER inst ND66_0 that is redundant to ND47
I: Removed bmsDECODER inst ND68_0 that is redundant to ND47
I: Removed bmsDECODER inst ND70_0 that is redundant to ND47
I: Removed bmsDECODER inst ND72_0 that is redundant to ND47
I: Removed bmsDECODER inst ND74_0 that is redundant to ND47
I: Removed bmsDECODER inst ND76_0 that is redundant to ND47
I: Removed bmsDECODER inst ND78_0 that is redundant to ND47
I: Removed bmsDECODER inst ND80_0 that is redundant to ND47
I: Removed bmsDECODER inst ND82_0 that is redundant to ND47
I: Removed bmsDECODER inst ND84_0 that is redundant to ND47
I: Removed bmsDECODER inst ND86_0 that is redundant to ND47
I: Removed bmsDECODER inst ND48_0 that is redundant to ND47
I: Removed bmsPMUX inst N253_1 that is redundant to N224_1
I: Removed bmsPMUX inst N282_1 that is redundant to N224_1
I: Removed bmsPMUX inst N311_1 that is redundant to N224_1
I: Removed bmsPMUX inst N340_1 that is redundant to N224_1
I: Removed bmsPMUX inst N369_1 that is redundant to N224_1
I: Removed bmsPMUX inst N398_1 that is redundant to N224_1
I: Removed bmsPMUX inst N427_1 that is redundant to N224_1
I: Removed bmsPMUX inst N456_1 that is redundant to N224_1
I: Removed bmsPMUX inst N485_1 that is redundant to N224_1
I: Removed bmsPMUX inst N514_1 that is redundant to N224_1
I: Removed bmsPMUX inst N543_1 that is redundant to N224_1
I: Removed bmsPMUX inst N572_1 that is redundant to N224_1
I: Removed bmsPMUX inst N601_1 that is redundant to N224_1
I: Removed bmsPMUX inst N630_1 that is redundant to N224_1
I: Removed bmsPMUX inst N659_1 that is redundant to N224_1
I: Removed bmsPMUX inst N688_1 that is redundant to N224_1
I: Removed bmsPMUX inst N717_1 that is redundant to N224_1
I: Removed bmsPMUX inst N746_1 that is redundant to N224_1
I: Removed bmsPMUX inst N775_1 that is redundant to N224_1
I: Removed bmsREDOR inst N260 that is redundant to N231
I: Removed bmsREDOR inst N289 that is redundant to N231
I: Removed bmsREDOR inst N318 that is redundant to N231
I: Removed bmsREDOR inst N347 that is redundant to N231
I: Removed bmsREDOR inst N376 that is redundant to N231
I: Removed bmsREDOR inst N405 that is redundant to N231
I: Removed bmsREDOR inst N434 that is redundant to N231
I: Removed bmsREDOR inst N463 that is redundant to N231
I: Removed bmsREDOR inst N492 that is redundant to N231
I: Removed bmsREDOR inst N521 that is redundant to N231
I: Removed bmsREDOR inst N550 that is redundant to N231
I: Removed bmsREDOR inst N579 that is redundant to N231
I: Removed bmsREDOR inst N608 that is redundant to N231
I: Removed bmsREDOR inst N637 that is redundant to N231
I: Removed bmsREDOR inst N666 that is redundant to N231
I: Removed bmsREDOR inst N695 that is redundant to N231
I: Removed bmsREDOR inst N724 that is redundant to N231
I: Removed bmsREDOR inst N753 that is redundant to N231
I: Removed bmsREDOR inst N782 that is redundant to N231
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'wr_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N115 (bmsREDAND).
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N27 (bmsWIDEINV).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully. Time elapsed: 0.800s wall, 0.750s user + 0.047s system = 0.797s CPU (99.6%)

Start mod-gen.
W: Public-4008: Instance 'u_video_pixel_counter/line_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/p_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/active_x[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_b_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_g_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_r_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0]
W: Register block_mean_cal/u_block_mean/block_mean_temp[9] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/b_temp[13] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/g_temp[0] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/r_temp[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[1] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[1] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[10] that is redundant to u_aq_axi_master/reg_rd_len[9]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[10] that is redundant to u_aq_axi_master/reg_wr_len[9]
Executing : mod-gen successfully. Time elapsed: 3.908s wall, 3.859s user + 0.031s system = 3.891s CPU (99.5%)

Start logic-optimization.
W: Removed GTP_DLATCH inst block_mean_cal/u_block_mean/next_state[1] that is stuck at constant 0.
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7657_4 that is redundant to fifo_led/u_WS2812/N6877_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6877_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7837_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7237_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7417_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6817_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7717_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7357_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6937_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7477_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6757_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7597_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7897_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7177_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7117_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7537_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7777_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7057_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7297_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6997_4 that is redundant to fifo_led/u_WS2812/N911
Executing : logic-optimization successfully. Time elapsed: 3.249s wall, 2.859s user + 0.391s system = 3.250s CPU (100.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst block_mean_cal/u_block_mean/state[1] that is stuck at constant 0.
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[8] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.610s wall, 0.609s user + 0.000s system = 0.609s CPU (99.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 2.999s wall, 2.828s user + 0.172s system = 3.000s CPU (100.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.766s wall, 0.750s user + 0.016s system = 0.766s CPU (99.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.950s wall, 0.953s user + 0.000s system = 0.953s CPU (100.3%)


Cell Usage:
GTP_APM_E1 (SIMD)           4 uses
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     550 uses
GTP_DFF_C                   591 uses
GTP_DFF_CE                 1953 uses
GTP_DFF_E                    29 uses
GTP_DFF_P                     8 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     8 uses
GTP_DFF_S                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                   20 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                      56 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     27 uses
GTP_LUT2                    155 uses
GTP_LUT3                    273 uses
GTP_LUT4                    208 uses
GTP_LUT5                    470 uses
GTP_LUT5CARRY              1960 uses
GTP_LUT5M                   375 uses
GTP_MUX2LUT6                120 uses
GTP_MUX2LUT7                 34 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 30 uses
GTP_ROM64X1                  11 uses

I/O ports: 102
GTP_INBUF                  30 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 15 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 3610 of 17536 (20.59%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 3610
Total Registers: 3155 of 26304 (11.99%)
Total Latches: 0

DRM18K:
Total DRM18K = 21.0 of 48 (43.75%)

APMs:
Total APMs = 2.00 of 30 (6.67%)

Total I/O ports = 105 of 240 (43.75%)


Number of unique control sets : 175
  CLK(video_clk5x)                                 : 30
  CLK(pclk_mod_in_g)                               : 34
  CLK(video_clk)                                   : 90
  CLK(sys_clk_g)                                   : 396
  CLK(ui_clk), CE(u_aq_axi_master.N649)            : 1
  CLK(sys_clk_g), CE(fifo_led.u_hc595.N167)        : 3
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(pclk_mod_in_g), CE(~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(sys_clk_g), CE(~fifo_led.empty)              : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn)       : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11)      : 13
  CLK(ui_clk), C(~nt_rst_n)                        : 32
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 34
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 33
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr)   : 40
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr)     : 42
  CLK(ui_clk), CP(frame_read_write_m0.write_fifo_aclr)         : 43
      CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr)      : 42
      CLK(ui_clk), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(video_clk), C(~nt_rst_n)                     : 92
  CLK(pclk_mod_in_g), CP(~nt_rst_n)                : 113
      CLK(pclk_mod_in_g), C(~nt_rst_n)             : 112
      CLK(pclk_mod_in_g), P(~nt_rst_n)             : 1
  CLK(sys_clk_g), C(~nt_rst_n)                     : 125
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6757)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6817)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6877)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6937)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6997)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7057)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7117)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7177)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7237)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7297)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7357)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7417)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7477)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7537)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7597)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7657)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7717)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7777)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7837)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7897)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)         : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N19)     : 2
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N583)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23)     : 3
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)     : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)        : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3)    : 5
  CLK(block_mean_cal.cnt_de_o), CP(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)       : 6
      CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 5
      CLK(block_mean_cal.cnt_de_o), P(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 1
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1121)  : 6
  CLK(pclk_mod_in_g), CP(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)      : 6
      CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 5
      CLK(pclk_mod_in_g), P(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6639)    : 6
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.data_flag)     : 6
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N594)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N594)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N594)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383)       : 7
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)          : 7
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 6
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N488)         : 7
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N488)      : 6
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N488)      : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N151)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N153)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N154)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N155)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N156)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N157)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N158)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N159)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N160)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N161)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N162)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N163)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N164)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N165)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N166)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N167)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N168)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N169)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N170)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N171)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N172)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N173)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N174)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N175)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N176)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N177)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N178)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N179)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N180)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N181)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N182)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N183)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N184)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N185)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N186)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N187)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N188)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N189)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N190)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N191)    : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos)  : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N559)    : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N644)    : 8
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1117)  : 9
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6697)    : 10
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)      : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 11
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 12
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N248)       : 12
  CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 13
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)    : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1091)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1096)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1101)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1106)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1208)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1213)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1218)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1223)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1228)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1233)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1238)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1243)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1248)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1253)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1258)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1263)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1268)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1273)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1278)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1283)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1288)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1293)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1298)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1303)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1308)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1313)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1318)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1323)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1328)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1333)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1338)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1343)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1348)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1353)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1358)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1363)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1368)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1373)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1378)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1383)  : 14
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360)      : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N281)     : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N228)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N252)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N209)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N232)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N513)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N731)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N504)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N450)    : 32
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1125)  : 560
  CLK(video_clk5x), RS(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])           : 11
      CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 8
      CLK(video_clk5x), S(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 3


Number of DFF:CE Signals : 158
  u_aq_axi_master.N649(from GTP_LUT2:Z)            : 1
  fifo_led.u_WS2812.N6757(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6817(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6877(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6937(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6997(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7057(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7117(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7177(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7237(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7297(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7357(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7417(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7477(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7537(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7597(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7657(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7717(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7777(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7837(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7897(from GTP_LUT4:Z)         : 2
  u_aq_axi_master.N19(from GTP_LUT2:Z)             : 2
  u_aq_axi_master.N583(from GTP_LUT2:Z)            : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104(from GTP_LUT5:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done(from GTP_DFF_C:Q)       : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294(from GTP_LUT2:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412(from GTP_LUT2:Z)    : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag(from GTP_INV:Z)       : 2
  fifo_led.u_hc595.N167(from GTP_LUT4:Z)           : 3
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23(from GTP_LUT5:Z)   : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99(from GTP_LUT5:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110(from GTP_LUT5:Z)      : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3(from GTP_LUT4:Z)  : 5
  block_mean_cal.u_block_mean.N1121(from GTP_LUT3:Z)     : 6
  block_mean_cal.u_video_pixel_counter.N45(from GTP_LUT5:Z)    : 6
  block_mean_cal.u_video_pixel_counter.N88(from GTP_LUT3:Z)    : 6
  fifo_led.u_WS2812.N6639(from GTP_LUT4:Z)         : 6
  fifo_led.u_data_tx.data_flag(from GTP_LUT2:Z)    : 6
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT5:Z)      : 6
  u_aq_axi_master.N594(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N185(from GTP_LUT5:Z)       : 7
  u_aq_axi_master.N488(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383(from GTP_LUT5:Z)  : 7
  fifo_led.u_data_tx.N151(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N153(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N154(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N155(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N156(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N157(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N158(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N159(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N160(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N161(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N162(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N163(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N164(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N165(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N166(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N167(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N168(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N169(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N170(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N171(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N172(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N173(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N174(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N175(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N176(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N177(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N178(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N179(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N180(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N181(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N182(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N183(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N184(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N185(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N186(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N187(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N188(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N189(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N190(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N191(from GTP_LUT5:Z)         : 8
  u_aq_axi_master.N559(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N644(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286(from GTP_LUT4:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos(from GTP_LUT2:Z)      : 8
  block_mean_cal.u_block_mean.N1117(from GTP_LUT5M:Z)    : 9
  fifo_led.u_WS2812.N6697(from GTP_LUT5:Z)         : 10
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267(from GTP_LUT4:Z)     : 11
  ~fifo_led.empty(from GTP_INV:Z)                  : 11
  ~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 11
  video_timing_data_m0.color_bar_m0.N248(from GTP_LUT4:Z)      : 12
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 12
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 13
  block_mean_cal.u_block_mean.N1091(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1096(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1101(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1106(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1208(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1213(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1218(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1223(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1228(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1233(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1238(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1243(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1248(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1253(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1258(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1263(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1268(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1273(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1278(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1283(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1288(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1293(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1298(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1303(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1308(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1313(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1318(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1323(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1328(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1333(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1338(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1343(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1348(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1353(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1358(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1363(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1368(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1373(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1378(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1383(from GTP_LUT5:Z)     : 14
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 14
  frame_read_write_m0.frame_fifo_read_m0.N281(from GTP_LUT4:Z)       : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360(from GTP_LUT4:Z)    : 16
  frame_read_write_m0.frame_fifo_read_m0.N228(from GTP_LUT4:Z)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N252(from GTP_LUT3:Z)       : 19
  frame_read_write_m0.frame_fifo_write_m0.N209(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N232(from GTP_LUT3:Z)      : 19
  u_aq_axi_master.N513(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N731(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N504(from GTP_LUT5:Z)            : 23
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 23
  u_aq_axi_master.N450(from GTP_LUT5:Z)            : 32
  block_mean_cal.u_block_mean.N1125(from GTP_LUT3:Z)     : 560

Number of DFF:CLK Signals : 7
  block_mean_cal.cnt_de_o(from GTP_DFF_C:Q)        : 19
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 243
  ui_clk(from GTP_PLL_E1:CLKOUT3)                  : 400
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 917
  pclk_mod_in_g(from GTP_CLKBUFG:CLKOUT)           : 1357

Number of DFF:CP Signals : 6
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn(from GTP_INV:Z)   : 10
  block_mean_cal.u_video_pixel_counter.N11(from GTP_LUT2:Z)    : 19
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 99
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 110
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_rst_n(from GTP_INV:Z)                        : 2189

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)   : 11

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds5' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred(period: 10000 ps) and sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred(period: 13461 ps), its may be asynchronous clocks.
Action synthesize: Real time elapsed is 19.000 sec
Action synthesize: CPU time elapsed is 17.000 sec
Current time: Tue Nov  8 23:05:46 2022
Action synthesize: Peak memory pool usage is 305,704,960 bytes
Process "Synthesize" done.
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 684)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 693)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 711)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 720)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 855)] | Port ds1 has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 861)] | Port ds2 has been placed at location H13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 867)] | Port ds3 has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 898)] | Port ds0 has been placed at location D17, whose type is share pin.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'shcp1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stcp1' unspecified I/O constraint.
Open UCE successfully.
W: Timing-4106: Can not find the port 'u_ipsl_hmic_h_top' in the design 'top'.
W: Timing-4106: Can not find the port 'u_ipsl_hmic_h_top' in the design 'top'.
Save Constraint in file D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc success.
C: Flow-2004: Constraint file modified: "D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc". 


Process "Compile" started.
Current time: Tue Nov  8 23:14:48 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v
I: Found Verilog include file D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 112)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 114)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 367)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 368)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 369)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 549)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 550)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 551)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/top.v successfully.
W: Public-4030: File 'D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 1)] Analyzing module block_mean (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v(line number: 1)] Analyzing module rgb_to_gray (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 1)] Analyzing module top_block_mean (library work)
I: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 14)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 54)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v(line number: 1)] Analyzing module data_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v(line number: 2)] Analyzing module hc595 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 1)] Analyzing module top_fifo_to_led (library work)
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 21)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 22)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 70)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v(line number: 3)] Analyzing module ws2812 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 1)] Analyzing module port_in (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 1)] Analyzing module gamma_fix_2_2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v(line number: 18)] Analyzing module gamma_fix_2_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 20)] Analyzing module ipml_rom_v1_5_gamma_fix_2_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v(line number: 25)] Analyzing module ipml_fifo_v1_6_fifo_led (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v(line number: 18)] Analyzing module fifo_led (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 19)] Analyzing module ipml_spram_v1_5_gamma_fix_2_2 (library work)
I: Found Verilog include file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/gamma_fix_2_2_init_param.v
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_fifo_led (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_16i_64o_512 (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_64i_16o_128 (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.096s wall, 0.062s user + 0.031s system = 0.094s CPU (97.7%)

Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 30)] Elaborating module top
I: top parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 491)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22051)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 124)] Net clkfb in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 127)] Net pfden in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout0_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout0_2pad_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout1_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 131)] Net clkout2_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 132)] Net clkout3_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 133)] Net clkout4_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 134)] Net clkout5_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_idiv in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv0 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_odiv1 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_odiv2 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_odiv3 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_odiv4 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_fdiv in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty0 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_duty1 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_duty2 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_duty3 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_duty4 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encb parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encr parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encg parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20688)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20846)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v(line number: 30)] Elaborating module video_timing_data
I: top.video_timing_data_m0 parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v(line number: 33)] Elaborating module color_bar
I: top.video_timing_data_m0.color_bar_m0 parameter value:
    H_ACTIVE = 16'b0000010100000000
    H_FP = 16'b0000000001101110
    H_SYNC = 16'b0000000000101000
    H_BP = 16'b0000000011011100
    V_ACTIVE = 16'b0000001011010000
    V_FP = 16'b0000000000000101
    V_SYNC = 16'b0000000000000101
    V_BP = 16'b0000000000010100
    HS_POL = 1'b1
    VS_POL = 1'b1
    H_TOTAL = 16'b0000011001110010
    V_TOTAL = 16'b0000001011101110
    WHITE_R = 8'b11111111
    WHITE_G = 8'b11111111
    WHITE_B = 8'b11111111
    YELLOW_R = 8'b11111111
    YELLOW_G = 8'b11111111
    YELLOW_B = 8'b00000000
    CYAN_R = 8'b00000000
    CYAN_G = 8'b11111111
    CYAN_B = 8'b11111111
    GREEN_R = 8'b00000000
    GREEN_G = 8'b11111111
    GREEN_B = 8'b00000000
    MAGENTA_R = 8'b11111111
    MAGENTA_G = 8'b00000000
    MAGENTA_B = 8'b11111111
    RED_R = 8'b11111111
    RED_G = 8'b00000000
    RED_B = 8'b00000000
    BLUE_R = 8'b00000000
    BLUE_G = 8'b00000000
    BLUE_B = 8'b11111111
    BLACK_R = 8'b00000000
    BLACK_G = 8'b00000000
    BLACK_B = 8'b00000000
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 322)] Width mismatch between port vout_data and signal bound to it for instantiated module video_timing_data
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: top.frame_read_write_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    READ_DATA_BITS = 32'b00000000000000000000000000100000
    WRITE_DATA_BITS = 32'b00000000000000000000000000100000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000001000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_16i_64o_512
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512 parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_16i_64o_512
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 2051)] Elaborating module GTP_DRM18K
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[2] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[3] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[20] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[21] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[38] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[39] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[56] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[57] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[74] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[75] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[92] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[93] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[110] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[111] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[128] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[129] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[146] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[147] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[148] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[149] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[150] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[151] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[152] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[153] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[154] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[155] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[156] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[157] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[158] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[159] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[160] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[161] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[164] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[165] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[166] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[167] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[168] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[169] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[170] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[171] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[172] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[173] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[174] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[175] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[176] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[177] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[178] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[179] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[182] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[183] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[184] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[185] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[186] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[187] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[188] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[189] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[190] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[191] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[192] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[193] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[194] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[195] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[196] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[197] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[200] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[201] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[202] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[203] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[204] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[205] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[206] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[207] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[208] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[209] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[210] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[211] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[212] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[213] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[214] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[215] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[218] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[219] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[220] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[221] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[222] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[223] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[224] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[225] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[226] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[227] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[228] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[229] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[230] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[231] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[232] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[233] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[236] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[237] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[238] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[239] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[240] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[241] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[242] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[243] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[244] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[245] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[246] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[247] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[248] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[249] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[250] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[251] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[254] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[255] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[256] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[257] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[258] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[259] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[260] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[261] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[262] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[263] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[264] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[265] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[266] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[267] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[268] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[269] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[272] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[273] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[274] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[275] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[276] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[277] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[278] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[279] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[280] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[281] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[282] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[283] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[284] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[285] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[286] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[287] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[148] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[149] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[150] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[151] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[152] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[153] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[154] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[155] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[156] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[157] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[158] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[159] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[160] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[161] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[166] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[167] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[168] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[169] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[170] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[171] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[172] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[173] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[174] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[175] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[176] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[177] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[178] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[179] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[184] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[185] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[186] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[187] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[188] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[189] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[190] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[191] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[192] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[193] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[194] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[195] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[196] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[197] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[202] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[203] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[204] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[205] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[206] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[207] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[208] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[209] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[210] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[211] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[212] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[213] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[214] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[215] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[220] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[221] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[222] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[223] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[224] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[225] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[226] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[227] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[228] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[229] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[230] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[231] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[232] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[233] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[238] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[239] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[240] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[241] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[242] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[243] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[244] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[245] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[246] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[247] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[248] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[249] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[250] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[251] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[256] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[257] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[258] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[259] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[260] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[261] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[262] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[263] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[264] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[265] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[266] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[267] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[268] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[269] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[274] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[275] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[276] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[277] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[278] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[279] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[280] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[281] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[282] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[283] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[284] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[285] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[286] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[287] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 99)] Width mismatch between port rd_water_level and signal bound to it for instantiated module afifo_16i_64o_512
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
I: top.frame_read_write_m0.frame_fifo_write_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000001000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_64i_16o_128
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128 parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_64i_16o_128
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 679)] Case condition never applies
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 140)] Width mismatch between port wr_water_level and signal bound to it for instantiated module afifo_64i_16o_128
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v(line number: 31)] Elaborating module frame_fifo_read
I: top.frame_read_write_m0.frame_fifo_read_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    FIFO_DEPTH = 32'b00000000000000000000001000000000
    BURST_SIZE = 32'b00000000000000000000000001000000
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 21)] Elaborating module ddr3
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    PHY_TMRD = 32'b00000000000000000000000000000010
    PHY_TMOD = 32'b00000000000000000000000000000110
    PHY_TZQINIT = 32'b00000000000000000000000100000000
    PHY_TXPR = 32'b00000000000000000000000000000010
    PHY_TRP = 32'b00000000000000000000000000000011
    PHY_TRFC = 32'b00000000000000000000000000100000
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    PHY_TXS = 8'b00100010
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1 parameter value:
    DATA_WIDTH = 16BIT
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_phy_io_v1_1 parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    TMRD = 32'b00000000000000000000000000000010
    TMOD = 32'b00000000000000000000000000000110
    TZQINIT = 32'b00000000000000000000000100000000
    TXPR = 32'b00000000000000000000000000000010
    TRP = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000000100000
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    TXS = 8'b00100010
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1231)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18942)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18970)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1833)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 690)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18786)] Elaborating module GTP_INV
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19031)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19359)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18763)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20800)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18794)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18852)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20859)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1 parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1 parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 785)] Elaborating module GTP_DDRC
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance top.u_ipsl_hmic_h_top
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 384)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 386)] Width mismatch between port areset_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 388)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 389)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 405)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 409)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 410)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 414)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 419)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 460)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 461)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 478)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 483)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 484)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 495)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 504)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 505)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 513)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 514)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 1)] Elaborating module top_block_mean
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v(line number: 1)] Elaborating module rgb_to_gray
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v(line number: 2)] Elaborating module video_pixel_counter
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 1)] Elaborating module block_mean
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 1)] Elaborating module gamma_fix_2_2_top
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v(line number: 18)] Elaborating module gamma_fix_2_2
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 20)] Elaborating module ipml_rom_v1_5_gamma_fix_2_2
I: top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2 parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 19)] Elaborating module ipml_spram_v1_5_gamma_fix_2_2
I: top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2.U_ipml_spram_gamma_fix_2_2 parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 258)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 267)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 271)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 275)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 279)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 279)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 283)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 283)] Case condition never applies
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1890)] Elaborating module GTP_DRM9K
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 428)] Net DA_bus[8] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 428)] Net DA_bus[17] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 429)] Net DB_bus[8] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 429)] Net DB_bus[17] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 32)] Give initial value 0 for the no drive pin rst in module instance top.block_mean_cal.gamma_fix_2_2_rom
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 1)] Elaborating module top_fifo_to_led
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 1)] Elaborating module port_in
I: top.fifo_led.u_port_in parameter value:
    cnt_max = 32'b00000000000000000000000000101001
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v(line number: 18)] Elaborating module fifo_led
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v(line number: 25)] Elaborating module ipml_fifo_v1_6_fifo_led
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_fifo_led
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 488)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 683)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 684)] Case condition never applies
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[9] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[10] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[11] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[12] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[13] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[14] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[15] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[16] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 100)] Give initial value 0 for the no drive pin wr_rst in module instance top.fifo_led.u_port_in
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 100)] Give initial value 0 for the no drive pin rd_rst in module instance top.fifo_led.u_port_in
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v(line number: 1)] Elaborating module data_tx
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v(line number: 3)] Elaborating module ws2812
I: top.fifo_led.u_WS2812 parameter value:
    rst_delay = 32'b00000000000000000001001110001000
    led_number = 32'b00000000000000000000000000010100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v(line number: 2)] Elaborating module hc595
I: top.fifo_led.u_hc595 parameter value:
    CNT_MAX = 32'b00000000000000000000000000000010
    S_EN = 32'b00000000000000000000000000000001
W: Verilog-2036: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 455)] Net s00_axi_buser connected to input port of module instance top has no driver, tie it to 0
W: Verilog-2036: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 455)] Net s00_axi_ruser connected to input port of module instance top has no driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 124)] Net cmos_16bit_wr in top(original module top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.603s wall, 0.422s user + 0.172s system = 0.594s CPU (98.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.521s wall, 0.531s user + 0.000s system = 0.531s CPU (102.0%)

Start rtl-infer.
W: Sdm-2004: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 178)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-infer successfully. Time elapsed: 6.317s wall, 3.750s user + 2.500s system = 6.250s CPU (98.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.113s wall, 0.109s user + 0.000s system = 0.109s CPU (96.4%)

Start rtl-data-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-data-opt successfully. Time elapsed: 1.058s wall, 1.047s user + 0.000s system = 1.047s CPU (98.9%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N62 N100 N163 rd_burst_finish read_req_d2 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxx0
S2(0010)-->S3(0011): 1xxxx
S3(0011)-->S1(0001): xxxx1
S3(0011)-->S4(0100): xx1xx
S4(0100)-->S5(0101): xxx1x
S5(0101)-->S1(0001): xxxx1
S5(0101)-->S3(0011): x1xx0
S5(0101)-->S6(0110): x0xx0
S6(0110)-->S0(0000): xxxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N220 N235 cnt[3:1] dll_update_ack_rst_ctrl_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S3(0011): xxxxxx1
S3(0011)-->S4(0100): x1xxxxx
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S6(0110): xxxxx0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xx1xxxx
S8(1000)-->S9(1001): xxxx1xx
S9(1001)-->S10(1010): xxx1xxx
S10(1010)-->S7(0111): 1xxxxxx
S10(1010)-->S0(0000): xxxxxx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N84 cnt update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: ddrphy_update_done 
S0(00)-->S1(10): x
S1(10)-->S0(00): 1
S0(00)-->S1(10): 0
S1(10)-->S1(10): 0

I: FSM wr_state_fsm[2:0] inferred.
FSM wr_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID N74 N461 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxx1x
S1(001)-->S2(010): 0xx1xxx
S2(010)-->S3(011): 0xxxxxx
S3(011)-->S4(100): 01xxxxx
S4(100)-->S5(101): 0xxx1xx
S5(101)-->S1(001): 0x1xxx0
S5(101)-->S6(110): 0x1xxx1
S6(110)-->S0(000): xxxxxxx
S0(000)-->S0(000): 1xxxxxx
S1(001)-->S0(000): 1xxxxxx
S2(010)-->S0(000): 1xxxxxx
S3(011)-->S0(000): 1xxxxxx
S4(100)-->S0(000): 1xxxxxx
S5(101)-->S0(000): 1xxxxxx
S6(110)-->S0(000): 1xxxxxx

I: FSM rd_state_fsm[2:0] inferred.
FSM rd_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY N227 N574 RD_START reg_r_last 
S0(000)-->S1(001): xxx1x
S1(001)-->S2(010): x1xxx
S2(010)-->S3(011): xxxxx
S3(011)-->S4(100): 1xxxx
S4(100)-->S1(001): xx1x0
S4(100)-->S5(101): xx1x1
S5(101)-->S0(000): xxxxx

Executing : FSM inference successfully. Time elapsed: 0.302s wall, 0.250s user + 0.062s system = 0.312s CPU (103.5%)

Start sdm2adm.
I: Constant propagation done on N310_1 (bmsWIDEMUX).
I: Constant propagation done on N280 (bmsWIDEMUX).
I: Constant propagation done on N346_1 (bmsWIDEMUX).
I: Constant propagation done on N328_1 (bmsWIDEMUX).
I: Constant propagation done on N287 (bmsWIDEMUX).
I: Constant propagation done on N89_11 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N141 (bmsREDXOR).
I: Constant propagation done on N151 (bmsREDXOR).
Executing : sdm2adm successfully. Time elapsed: 1.245s wall, 1.203s user + 0.016s system = 1.219s CPU (97.9%)

Saving design to DB.
Action compile: Real time elapsed is 15.000 sec
Action compile: CPU time elapsed is 10.594 sec
Current time: Tue Nov  8 23:15:02 2022
Action compile: Peak memory pool usage is 147,427,328 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov  8 23:15:02 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 684)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 693)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 711)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 720)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 855)] | Port ds1 has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 861)] | Port ds2 has been placed at location H13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 867)] | Port ds3 has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 898)] | Port ds0 has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 910)] | Port stcp1 has been placed at location F14, whose type is share pin.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
Constraint check end.
Executing : get_ports pclk_mod_in
Executing : get_ports pclk_mod_in successfully.
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_mod5[2:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3l[4:0]' is being ignored due to limitations in architecture.
Start pre-mapping.
I: Removed bmsDECODER inst ND50_0 that is redundant to ND47
I: Removed bmsDECODER inst ND52_0 that is redundant to ND47
I: Removed bmsDECODER inst ND54_0 that is redundant to ND47
I: Removed bmsDECODER inst ND56_0 that is redundant to ND47
I: Removed bmsDECODER inst ND58_0 that is redundant to ND47
I: Removed bmsDECODER inst ND60_0 that is redundant to ND47
I: Removed bmsDECODER inst ND62_0 that is redundant to ND47
I: Removed bmsDECODER inst ND64_0 that is redundant to ND47
I: Removed bmsDECODER inst ND66_0 that is redundant to ND47
I: Removed bmsDECODER inst ND68_0 that is redundant to ND47
I: Removed bmsDECODER inst ND70_0 that is redundant to ND47
I: Removed bmsDECODER inst ND72_0 that is redundant to ND47
I: Removed bmsDECODER inst ND74_0 that is redundant to ND47
I: Removed bmsDECODER inst ND76_0 that is redundant to ND47
I: Removed bmsDECODER inst ND78_0 that is redundant to ND47
I: Removed bmsDECODER inst ND80_0 that is redundant to ND47
I: Removed bmsDECODER inst ND82_0 that is redundant to ND47
I: Removed bmsDECODER inst ND84_0 that is redundant to ND47
I: Removed bmsDECODER inst ND86_0 that is redundant to ND47
I: Removed bmsDECODER inst ND48_0 that is redundant to ND47
I: Removed bmsPMUX inst N253_1 that is redundant to N224_1
I: Removed bmsPMUX inst N282_1 that is redundant to N224_1
I: Removed bmsPMUX inst N311_1 that is redundant to N224_1
I: Removed bmsPMUX inst N340_1 that is redundant to N224_1
I: Removed bmsPMUX inst N369_1 that is redundant to N224_1
I: Removed bmsPMUX inst N398_1 that is redundant to N224_1
I: Removed bmsPMUX inst N427_1 that is redundant to N224_1
I: Removed bmsPMUX inst N456_1 that is redundant to N224_1
I: Removed bmsPMUX inst N485_1 that is redundant to N224_1
I: Removed bmsPMUX inst N514_1 that is redundant to N224_1
I: Removed bmsPMUX inst N543_1 that is redundant to N224_1
I: Removed bmsPMUX inst N572_1 that is redundant to N224_1
I: Removed bmsPMUX inst N601_1 that is redundant to N224_1
I: Removed bmsPMUX inst N630_1 that is redundant to N224_1
I: Removed bmsPMUX inst N659_1 that is redundant to N224_1
I: Removed bmsPMUX inst N688_1 that is redundant to N224_1
I: Removed bmsPMUX inst N717_1 that is redundant to N224_1
I: Removed bmsPMUX inst N746_1 that is redundant to N224_1
I: Removed bmsPMUX inst N775_1 that is redundant to N224_1
I: Removed bmsREDOR inst N260 that is redundant to N231
I: Removed bmsREDOR inst N289 that is redundant to N231
I: Removed bmsREDOR inst N318 that is redundant to N231
I: Removed bmsREDOR inst N347 that is redundant to N231
I: Removed bmsREDOR inst N376 that is redundant to N231
I: Removed bmsREDOR inst N405 that is redundant to N231
I: Removed bmsREDOR inst N434 that is redundant to N231
I: Removed bmsREDOR inst N463 that is redundant to N231
I: Removed bmsREDOR inst N492 that is redundant to N231
I: Removed bmsREDOR inst N521 that is redundant to N231
I: Removed bmsREDOR inst N550 that is redundant to N231
I: Removed bmsREDOR inst N579 that is redundant to N231
I: Removed bmsREDOR inst N608 that is redundant to N231
I: Removed bmsREDOR inst N637 that is redundant to N231
I: Removed bmsREDOR inst N666 that is redundant to N231
I: Removed bmsREDOR inst N695 that is redundant to N231
I: Removed bmsREDOR inst N724 that is redundant to N231
I: Removed bmsREDOR inst N753 that is redundant to N231
I: Removed bmsREDOR inst N782 that is redundant to N231
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'wr_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N115 (bmsREDAND).
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N27 (bmsWIDEINV).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully. Time elapsed: 2.122s wall, 2.031s user + 0.094s system = 2.125s CPU (100.1%)

Start mod-gen.
W: Public-4008: Instance 'u_video_pixel_counter/line_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/p_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/active_x[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_b_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_g_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_r_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0]
W: Register block_mean_cal/u_block_mean/block_mean_temp[9] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/b_temp[13] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/g_temp[0] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/r_temp[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[1] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[1] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[10] that is redundant to u_aq_axi_master/reg_rd_len[9]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[10] that is redundant to u_aq_axi_master/reg_wr_len[9]
Executing : mod-gen successfully. Time elapsed: 9.321s wall, 9.266s user + 0.031s system = 9.297s CPU (99.7%)

Start logic-optimization.
W: Removed GTP_DLATCH inst block_mean_cal/u_block_mean/next_state[1] that is stuck at constant 0.
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7657_4 that is redundant to fifo_led/u_WS2812/N6877_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6877_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7837_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7237_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7417_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6817_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7717_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7357_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6937_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7477_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6757_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7597_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7897_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7177_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7117_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7537_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7777_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7057_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7297_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6997_4 that is redundant to fifo_led/u_WS2812/N911
Executing : logic-optimization successfully. Time elapsed: 7.323s wall, 6.594s user + 0.703s system = 7.297s CPU (99.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst block_mean_cal/u_block_mean/state[1] that is stuck at constant 0.
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[8] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 1.349s wall, 1.344s user + 0.016s system = 1.359s CPU (100.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 7.116s wall, 6.734s user + 0.375s system = 7.109s CPU (99.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 1.754s wall, 1.703s user + 0.047s system = 1.750s CPU (99.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 2.624s wall, 2.625s user + 0.000s system = 2.625s CPU (100.0%)


Cell Usage:
GTP_APM_E1 (SIMD)           4 uses
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     550 uses
GTP_DFF_C                   591 uses
GTP_DFF_CE                 1953 uses
GTP_DFF_E                    29 uses
GTP_DFF_P                     8 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     8 uses
GTP_DFF_S                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                   20 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                      56 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     27 uses
GTP_LUT2                    155 uses
GTP_LUT3                    273 uses
GTP_LUT4                    208 uses
GTP_LUT5                    470 uses
GTP_LUT5CARRY              1960 uses
GTP_LUT5M                   375 uses
GTP_MUX2LUT6                120 uses
GTP_MUX2LUT7                 34 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 30 uses
GTP_ROM64X1                  11 uses

I/O ports: 102
GTP_INBUF                  30 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 15 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 3610 of 17536 (20.59%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 3610
Total Registers: 3155 of 26304 (11.99%)
Total Latches: 0

DRM18K:
Total DRM18K = 21.0 of 48 (43.75%)

APMs:
Total APMs = 2.00 of 30 (6.67%)

Total I/O ports = 105 of 240 (43.75%)


Number of unique control sets : 175
  CLK(video_clk5x)                                 : 30
  CLK(pclk_mod_in_g)                               : 34
  CLK(video_clk)                                   : 90
  CLK(sys_clk_g)                                   : 396
  CLK(ui_clk), CE(u_aq_axi_master.N649)            : 1
  CLK(sys_clk_g), CE(fifo_led.u_hc595.N167)        : 3
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(pclk_mod_in_g), CE(~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(sys_clk_g), CE(~fifo_led.empty)              : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn)       : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11)      : 13
  CLK(ui_clk), C(~nt_rst_n)                        : 32
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 34
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 33
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr)   : 40
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr)     : 42
  CLK(ui_clk), CP(frame_read_write_m0.write_fifo_aclr)         : 43
      CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr)      : 42
      CLK(ui_clk), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(video_clk), C(~nt_rst_n)                     : 92
  CLK(pclk_mod_in_g), CP(~nt_rst_n)                : 113
      CLK(pclk_mod_in_g), C(~nt_rst_n)             : 112
      CLK(pclk_mod_in_g), P(~nt_rst_n)             : 1
  CLK(sys_clk_g), C(~nt_rst_n)                     : 125
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6757)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6817)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6877)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6937)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6997)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7057)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7117)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7177)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7237)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7297)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7357)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7417)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7477)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7537)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7597)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7657)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7717)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7777)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7837)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7897)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)         : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N19)     : 2
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N583)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23)     : 3
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)     : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)        : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3)    : 5
  CLK(block_mean_cal.cnt_de_o), CP(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)       : 6
      CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 5
      CLK(block_mean_cal.cnt_de_o), P(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 1
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1121)  : 6
  CLK(pclk_mod_in_g), CP(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)      : 6
      CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 5
      CLK(pclk_mod_in_g), P(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6639)    : 6
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.data_flag)     : 6
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N594)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N594)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N594)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383)       : 7
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)          : 7
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 6
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N488)         : 7
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N488)      : 6
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N488)      : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N151)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N153)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N154)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N155)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N156)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N157)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N158)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N159)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N160)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N161)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N162)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N163)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N164)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N165)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N166)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N167)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N168)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N169)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N170)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N171)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N172)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N173)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N174)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N175)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N176)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N177)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N178)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N179)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N180)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N181)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N182)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N183)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N184)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N185)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N186)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N187)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N188)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N189)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N190)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N191)    : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos)  : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N559)    : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N644)    : 8
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1117)  : 9
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6697)    : 10
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)      : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 11
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 12
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N248)       : 12
  CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 13
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)    : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1091)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1096)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1101)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1106)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1208)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1213)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1218)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1223)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1228)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1233)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1238)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1243)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1248)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1253)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1258)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1263)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1268)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1273)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1278)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1283)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1288)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1293)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1298)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1303)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1308)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1313)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1318)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1323)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1328)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1333)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1338)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1343)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1348)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1353)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1358)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1363)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1368)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1373)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1378)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1383)  : 14
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360)      : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N281)     : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N228)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N252)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N209)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N232)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N513)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N731)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N504)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N450)    : 32
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1125)  : 560
  CLK(video_clk5x), RS(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])           : 11
      CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 8
      CLK(video_clk5x), S(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 3


Number of DFF:CE Signals : 158
  u_aq_axi_master.N649(from GTP_LUT2:Z)            : 1
  fifo_led.u_WS2812.N6757(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6817(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6877(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6937(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6997(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7057(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7117(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7177(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7237(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7297(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7357(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7417(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7477(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7537(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7597(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7657(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7717(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7777(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7837(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7897(from GTP_LUT4:Z)         : 2
  u_aq_axi_master.N19(from GTP_LUT2:Z)             : 2
  u_aq_axi_master.N583(from GTP_LUT2:Z)            : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104(from GTP_LUT5:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done(from GTP_DFF_C:Q)       : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294(from GTP_LUT2:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412(from GTP_LUT2:Z)    : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag(from GTP_INV:Z)       : 2
  fifo_led.u_hc595.N167(from GTP_LUT4:Z)           : 3
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23(from GTP_LUT5:Z)   : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99(from GTP_LUT5:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110(from GTP_LUT5:Z)      : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3(from GTP_LUT4:Z)  : 5
  block_mean_cal.u_block_mean.N1121(from GTP_LUT3:Z)     : 6
  block_mean_cal.u_video_pixel_counter.N45(from GTP_LUT5:Z)    : 6
  block_mean_cal.u_video_pixel_counter.N88(from GTP_LUT3:Z)    : 6
  fifo_led.u_WS2812.N6639(from GTP_LUT4:Z)         : 6
  fifo_led.u_data_tx.data_flag(from GTP_LUT2:Z)    : 6
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT5:Z)      : 6
  u_aq_axi_master.N594(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N185(from GTP_LUT5:Z)       : 7
  u_aq_axi_master.N488(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383(from GTP_LUT5:Z)  : 7
  fifo_led.u_data_tx.N151(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N153(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N154(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N155(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N156(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N157(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N158(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N159(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N160(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N161(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N162(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N163(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N164(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N165(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N166(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N167(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N168(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N169(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N170(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N171(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N172(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N173(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N174(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N175(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N176(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N177(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N178(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N179(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N180(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N181(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N182(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N183(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N184(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N185(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N186(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N187(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N188(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N189(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N190(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N191(from GTP_LUT5:Z)         : 8
  u_aq_axi_master.N559(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N644(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286(from GTP_LUT4:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos(from GTP_LUT2:Z)      : 8
  block_mean_cal.u_block_mean.N1117(from GTP_LUT5M:Z)    : 9
  fifo_led.u_WS2812.N6697(from GTP_LUT5:Z)         : 10
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267(from GTP_LUT4:Z)     : 11
  ~fifo_led.empty(from GTP_INV:Z)                  : 11
  ~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 11
  video_timing_data_m0.color_bar_m0.N248(from GTP_LUT4:Z)      : 12
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 12
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 13
  block_mean_cal.u_block_mean.N1091(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1096(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1101(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1106(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1208(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1213(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1218(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1223(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1228(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1233(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1238(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1243(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1248(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1253(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1258(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1263(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1268(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1273(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1278(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1283(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1288(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1293(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1298(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1303(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1308(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1313(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1318(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1323(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1328(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1333(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1338(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1343(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1348(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1353(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1358(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1363(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1368(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1373(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1378(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1383(from GTP_LUT5:Z)     : 14
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 14
  frame_read_write_m0.frame_fifo_read_m0.N281(from GTP_LUT4:Z)       : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360(from GTP_LUT4:Z)    : 16
  frame_read_write_m0.frame_fifo_read_m0.N228(from GTP_LUT4:Z)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N252(from GTP_LUT3:Z)       : 19
  frame_read_write_m0.frame_fifo_write_m0.N209(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N232(from GTP_LUT3:Z)      : 19
  u_aq_axi_master.N513(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N731(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N504(from GTP_LUT5:Z)            : 23
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 23
  u_aq_axi_master.N450(from GTP_LUT5:Z)            : 32
  block_mean_cal.u_block_mean.N1125(from GTP_LUT3:Z)     : 560

Number of DFF:CLK Signals : 7
  block_mean_cal.cnt_de_o(from GTP_DFF_C:Q)        : 19
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 243
  ui_clk(from GTP_PLL_E1:CLKOUT3)                  : 400
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 917
  pclk_mod_in_g(from GTP_CLKBUFG:CLKOUT)           : 1357

Number of DFF:CP Signals : 6
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn(from GTP_INV:Z)   : 10
  block_mean_cal.u_video_pixel_counter.N11(from GTP_LUT2:Z)    : 19
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 99
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 110
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_rst_n(from GTP_INV:Z)                        : 2189

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)   : 11

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds5' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred(period: 10000 ps) and sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred(period: 13461 ps), its may be asynchronous clocks.
Action synthesize: Real time elapsed is 44.000 sec
Action synthesize: CPU time elapsed is 40.891 sec
Current time: Tue Nov  8 23:15:45 2022
Action synthesize: Peak memory pool usage is 305,819,648 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Nov  8 23:15:46 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/final_test/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

License checkout: fabric_inserter
Creating module hierarchy.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_ipsl_hmic_h_top/pll_pclk in design, driver pin CLKOUT1(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net ui_clk in design, driver pin CLKOUT3(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance frame_read_write_m0/frame_fifo_read_m0/fifo_aclr).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 4.109375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 2        | 30            | 7                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3727     | 26304         | 15                  
| LUT                   | 4181     | 17536         | 24                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 26       | 48            | 55                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 105      | 240           | 44                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 4             | 25                  
| START                 | 0        | 1             | 0                   
| USCM                  | 8        | 20            | 40                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Projects/FPGA_match/final_test/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 37.000 sec
Action dev_map: CPU time elapsed is 14.000 sec
Current time: Tue Nov  8 23:16:22 2022
Action dev_map: Peak memory pool usage is 267,124,736 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Nov  8 23:16:23 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/final_test/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/Projects/FPGA_match/final_test/device_map/top.pcf
Constraint check start.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port ds0 -LOC D17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 23)] | Port ds0 has been placed at location D17, whose type is share pin.
Executing : def_port ds0 -LOC D17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds1 -LOC E18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 24)] | Port ds1 has been placed at location E18, whose type is share pin.
Executing : def_port ds1 -LOC E18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds2 -LOC H13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 25)] | Port ds2 has been placed at location H13, whose type is share pin.
Executing : def_port ds2 -LOC H13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds3 -LOC G13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 26)] | Port ds3 has been placed at location G13, whose type is share pin.
Executing : def_port ds3 -LOC G13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds4 -LOC F13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port ds4 -LOC F13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds5 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port ds5 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_casn_ch0 -LOC T1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_cke_ch0 -LOC L4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_csn_ch0 -LOC R1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_ddr_clk_w -LOC U3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_ddr_clkn_w -LOC V3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_out -LOC P8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_loop_out -LOC P8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_out_h -LOC U4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_loop_out_h -LOC U4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_odt_ch0 -LOC V2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_rasn_ch0 -LOC R2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_rstn_ch0 -LOC M2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_wen_ch0 -LOC V1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port shcp -LOC J14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port shcp -LOC J14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port shcp1 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port shcp1 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port stcp -LOC J15 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port stcp -LOC J15 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port stcp1 -LOC F14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 64)] | Port stcp1 has been placed at location F14, whose type is share pin.
Executing : def_port stcp1 -LOC F14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 68)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 69)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 71)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 72)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port pad_loop_in -LOC P7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port pad_loop_in -LOC P7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_in_h -LOC V4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port pad_loop_in_h -LOC V4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f D:/Projects/FPGA_match/final_test/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 652190


Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance sys_clkbufg/gopclkbufg to USCM_74_104.
Mapping instance cmos_pclkbufg/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_6/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_107.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_51.
Mapping instance video_clk5xbufg/gopclkbufg to USCM_74_108.
Mapping instance video_clkbufg/gopclkbufg to USCM_74_109.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_111.
Pre global placement takes 22.00 sec.

Global placement started.
Run super clustering :
	Initial slack -2009.
	2 iterations finished.
	Final slack -1707.
Super clustering done.
Design Utilization : 24%.
Wirelength after global placement is 49333.
Global placement takes 10.17 sec.

Post global placement started.
Placed fixed group with base inst de_input_ibuf/opit_1 on IOL_151_10.
Placed fixed group with base inst ds0_obuf/opit_1 on IOL_151_257.
Placed fixed group with base inst ds1_obuf/opit_1 on IOL_151_254.
Placed fixed group with base inst ds2_obuf/opit_1 on IOL_151_225.
Placed fixed group with base inst ds3_obuf/opit_1 on IOL_151_233.
Placed fixed group with base inst ds4_obuf/opit_1 on IOL_151_241.
Placed fixed group with base inst ds5_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst hs_input_ibuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pclk_mod_in_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rgb_b_ibuf[0]/opit_1 on IOL_151_9.
Placed fixed group with base inst rgb_b_ibuf[1]/opit_1 on IOL_151_17.
Placed fixed group with base inst rgb_b_ibuf[2]/opit_1 on IOL_151_18.
Placed fixed group with base inst rgb_b_ibuf[3]/opit_1 on IOL_151_41.
Placed fixed group with base inst rgb_b_ibuf[4]/opit_1 on IOL_151_42.
Placed fixed group with base inst rgb_b_ibuf[5]/opit_1 on IOL_151_21.
Placed fixed group with base inst rgb_b_ibuf[6]/opit_1 on IOL_151_22.
Placed fixed group with base inst rgb_b_ibuf[7]/opit_1 on IOL_151_81.
Placed fixed group with base inst rgb_g_ibuf[0]/opit_1 on IOL_151_73.
Placed fixed group with base inst rgb_g_ibuf[1]/opit_1 on IOL_151_77.
Placed fixed group with base inst rgb_g_ibuf[2]/opit_1 on IOL_151_145.
Placed fixed group with base inst rgb_g_ibuf[3]/opit_1 on IOL_151_146.
Placed fixed group with base inst rgb_g_ibuf[4]/opit_1 on IOL_151_130.
Placed fixed group with base inst rgb_g_ibuf[5]/opit_1 on IOL_151_129.
Placed fixed group with base inst rgb_g_ibuf[6]/opit_1 on IOL_151_166.
Placed fixed group with base inst rgb_g_ibuf[7]/opit_1 on IOL_151_138.
Placed fixed group with base inst rgb_r_ibuf[0]/opit_1 on IOL_151_133.
Placed fixed group with base inst rgb_r_ibuf[1]/opit_1 on IOL_151_165.
Placed fixed group with base inst rgb_r_ibuf[2]/opit_1 on IOL_151_134.
Placed fixed group with base inst rgb_r_ibuf[3]/opit_1 on IOL_151_162.
Placed fixed group with base inst rgb_r_ibuf[4]/opit_1 on IOL_151_45.
Placed fixed group with base inst rgb_r_ibuf[5]/opit_1 on IOL_151_50.
Placed fixed group with base inst rgb_r_ibuf[6]/opit_1 on IOL_151_49.
Placed fixed group with base inst rgb_r_ibuf[7]/opit_1 on IOL_151_5.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst shcp1_obuf/opit_1 on IOL_151_174.
Placed fixed group with base inst shcp_obuf/opit_1 on IOL_151_209.
Placed fixed group with base inst stcp1_obuf/opit_1 on IOL_151_242.
Placed fixed group with base inst stcp_obuf/opit_1 on IOL_151_210.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed group with base inst vs_input_ibuf/opit_1 on IOL_151_13.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_111.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_74_106.
Placed fixed instance cmos_pclkbufg/gopclkbufg on USCM_74_105.
Placed fixed instance sys_clkbufg/gopclkbufg on USCM_74_104.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance video_clk5xbufg/gopclkbufg on USCM_74_108.
Placed fixed instance video_clkbufg/gopclkbufg on USCM_74_109.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_51.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
IO placement started.
IO placement takes 0.06 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 52598.
Macro cell placement takes 0.08 sec.

Run super clustering :
	Initial slack -2009.
	2 iterations finished.
	Final slack -1707.
Super clustering done.
Design Utilization : 24%.
Wirelength after post global placement is 50920.
Post global placement takes 9.38 sec.

Legalization started.
Wirelength after legalization is 54611.
Legalization takes 1.23 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is -1158.
Wirelength after replication placement is 54611.
Legalized cost -1158.000000.
Cost at iteration 0 : -1158.000000, wslk -1020.
Cost at iteration 1 : -1015.000000, wslk -1015.
Cost at iteration 2 : -1015.000000, wslk -1015.
Cost at iteration 3 : -1015.000000, wslk -1015.
Cost at iteration 4 : -1015.000000, wslk -1015.
Cost at iteration 5 : -1015.000000, wslk -1015.
Cost at iteration 6 : -1015.000000, wslk -1015.
Cost at iteration 7 : -1015.000000, wslk -1015.
Cost at iteration 8 : -1015.000000, wslk -1015.
Cost at iteration 9 : -1015.000000, wslk -1015.
Cost at iteration 10 : -1015.000000, wslk -1015.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 55274.
Timing-driven detailed placement takes 6.14 sec.

Worst slack is -1015, TNS after placement is -20493.
Placement done.
Total placement takes 51.13 sec.
Finished placement. (CPU time elapsed 0h:00m:53s)

Routing started.
Building routing graph takes 2.42 sec.
Worst slack is -1015, TNS before global route is -20493.
Processing design graph takes 1.25 sec.
Total memory for routing:
	50.404510 M.
Total nets for routing : 7769.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 73 nets, it takes 0.03 sec.
Unrouted nets 166 at the end of iteration 0.
Unrouted nets 106 at the end of iteration 1.
Unrouted nets 70 at the end of iteration 2.
Unrouted nets 38 at the end of iteration 3.
Unrouted nets 32 at the end of iteration 4.
Unrouted nets 20 at the end of iteration 5.
Unrouted nets 16 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 7 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 0 at the end of iteration 49.
Global Routing step 2 processed 303 nets, it takes 2.63 sec.
Unrouted nets 118 at the end of iteration 0.
Unrouted nets 41 at the end of iteration 1.
Unrouted nets 21 at the end of iteration 2.
Unrouted nets 9 at the end of iteration 3.
Unrouted nets 4 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 processed 589 nets, it takes 0.70 sec.
Global routing takes 3.41 sec.
Total 8719 subnets.
    forward max bucket size 18484 , backward 581.
        Unrouted nets 4831 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.546875 sec.
    forward max bucket size 18615 , backward 745.
        Unrouted nets 3660 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.343750 sec.
    forward max bucket size 18833 , backward 387.
        Unrouted nets 2651 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.156250 sec.
    forward max bucket size 590 , backward 447.
        Unrouted nets 2272 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.593750 sec.
    forward max bucket size 207 , backward 529.
        Unrouted nets 1725 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.406250 sec.
    forward max bucket size 421 , backward 285.
        Unrouted nets 1271 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.375000 sec.
    forward max bucket size 227 , backward 222.
        Unrouted nets 955 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.218750 sec.
    forward max bucket size 247 , backward 299.
        Unrouted nets 694 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.218750 sec.
    forward max bucket size 314 , backward 408.
        Unrouted nets 490 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.140625 sec.
    forward max bucket size 348 , backward 490.
        Unrouted nets 345 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.109375 sec.
    forward max bucket size 335 , backward 480.
        Unrouted nets 200 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.078125 sec.
    forward max bucket size 149 , backward 93.
        Unrouted nets 134 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.062500 sec.
    forward max bucket size 195 , backward 98.
        Unrouted nets 103 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.046875 sec.
    forward max bucket size 151 , backward 72.
        Unrouted nets 83 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.046875 sec.
    forward max bucket size 184 , backward 111.
        Unrouted nets 61 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.046875 sec.
    forward max bucket size 40 , backward 47.
        Unrouted nets 40 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 32 , backward 52.
        Unrouted nets 13 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.046875 sec.
    forward max bucket size 21 , backward 21.
        Unrouted nets 2 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 20.
        Unrouted nets 3 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.031250 sec.
    forward max bucket size 10 , backward 13.
        Unrouted nets 0 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from block_mean_cal/u_video_pixel_counter/de_d/opit_0_inv:Q to block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/opit_0_A2Q21:CLK is routed by SRB.
Detailed routing takes 6.78 sec.
Start fix hold violation.
Build tmp routing results takes 0.08 sec.
Timing analysis takes 0.66 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 420.
Incremental timing analysis takes 0.55 sec.
Hold violation fix iter 1 takes 0.03 sec, total_step_forward 2160.
Incremental timing analysis takes 0.53 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.56 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.80 sec.
Used srb routing arc is 65007.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 18.16 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 2        | 30            | 7                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 1287     | 3274          | 40                  
|   FF                     | 2825     | 19644         | 15                  
|   LUT                    | 3271     | 13096         | 25                  
|   LUT-FF pairs           | 753      | 13096         | 6                   
| Use of CLMS              | 424      | 1110          | 39                  
|   FF                     | 902      | 6660          | 14                  
|   LUT                    | 1008     | 4440          | 23                  
|   LUT-FF pairs           | 228      | 4440          | 6                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 34                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 26       | 48            | 55                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 105      | 240           | 44                  
|   IOBD                   | 53       | 120           | 45                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 51       | 114           | 45                  
| Use of IOCKDIV           | 1        | 12            | 9                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 121      | 240           | 51                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 34                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:01m:13s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 84.000 sec
Action pnr: CPU time elapsed is 81.734 sec
Current time: Tue Nov  8 23:17:46 2022
Action pnr: Peak memory pool usage is 639,729,664 bytes
Finished placement and routing. (CPU time elapsed 0h:01m:13s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Nov  8 23:17:46 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 652190

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[6]/opit_0_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds5' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred(period: 10000 ps) and sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred(period: 13461 ps), its may be asynchronous clocks.
Action report_timing: Real time elapsed is 8.000 sec
Action report_timing: CPU time elapsed is 7.219 sec
Current time: Tue Nov  8 23:17:54 2022
Action report_timing: Peak memory pool usage is 525,889,536 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Nov  8 23:17:55 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.062500 sec.
Generating architecture configuration.
The bitstream file is "D:/Projects/FPGA_match/final_test/generate_bitstream/top.sbit"
Generate programming file takes 11.875000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 14.797 sec
Current time: Tue Nov  8 23:18:10 2022
Action gen_bit_stream: Peak memory pool usage is 384,323,584 bytes
Process "Generate Bitstream" done.
Process exit normally.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Tue Nov  8 23:54:23 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v
I: Found Verilog include file D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 112)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 114)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 367)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 368)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 369)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 549)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 550)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 551)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/top.v successfully.
W: Public-4030: File 'D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 1)] Analyzing module block_mean (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v(line number: 1)] Analyzing module rgb_to_gray (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 1)] Analyzing module top_block_mean (library work)
I: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 14)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 54)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v(line number: 1)] Analyzing module data_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v(line number: 2)] Analyzing module hc595 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 1)] Analyzing module top_fifo_to_led (library work)
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 21)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 22)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 70)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v(line number: 3)] Analyzing module ws2812 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 1)] Analyzing module port_in (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 1)] Analyzing module gamma_fix_2_2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v(line number: 18)] Analyzing module gamma_fix_2_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 20)] Analyzing module ipml_rom_v1_5_gamma_fix_2_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v(line number: 25)] Analyzing module ipml_fifo_v1_6_fifo_led (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v(line number: 18)] Analyzing module fifo_led (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 19)] Analyzing module ipml_spram_v1_5_gamma_fix_2_2 (library work)
I: Found Verilog include file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/gamma_fix_2_2_init_param.v
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_fifo_led (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_16i_64o_512 (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_64i_16o_128 (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.049s wall, 0.031s user + 0.016s system = 0.047s CPU (95.0%)

Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 30)] Elaborating module top
I: top parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 491)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22051)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 124)] Net clkfb in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 127)] Net pfden in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout0_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout0_2pad_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout1_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 131)] Net clkout2_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 132)] Net clkout3_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 133)] Net clkout4_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 134)] Net clkout5_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_idiv in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv0 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_odiv1 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_odiv2 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_odiv3 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_odiv4 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_fdiv in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty0 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_duty1 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_duty2 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_duty3 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_duty4 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encb parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encr parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encg parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20688)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20846)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v(line number: 30)] Elaborating module video_timing_data
I: top.video_timing_data_m0 parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v(line number: 33)] Elaborating module color_bar
I: top.video_timing_data_m0.color_bar_m0 parameter value:
    H_ACTIVE = 16'b0000010100000000
    H_FP = 16'b0000000001101110
    H_SYNC = 16'b0000000000101000
    H_BP = 16'b0000000011011100
    V_ACTIVE = 16'b0000001011010000
    V_FP = 16'b0000000000000101
    V_SYNC = 16'b0000000000000101
    V_BP = 16'b0000000000010100
    HS_POL = 1'b1
    VS_POL = 1'b1
    H_TOTAL = 16'b0000011001110010
    V_TOTAL = 16'b0000001011101110
    WHITE_R = 8'b11111111
    WHITE_G = 8'b11111111
    WHITE_B = 8'b11111111
    YELLOW_R = 8'b11111111
    YELLOW_G = 8'b11111111
    YELLOW_B = 8'b00000000
    CYAN_R = 8'b00000000
    CYAN_G = 8'b11111111
    CYAN_B = 8'b11111111
    GREEN_R = 8'b00000000
    GREEN_G = 8'b11111111
    GREEN_B = 8'b00000000
    MAGENTA_R = 8'b11111111
    MAGENTA_G = 8'b00000000
    MAGENTA_B = 8'b11111111
    RED_R = 8'b11111111
    RED_G = 8'b00000000
    RED_B = 8'b00000000
    BLUE_R = 8'b00000000
    BLUE_G = 8'b00000000
    BLUE_B = 8'b11111111
    BLACK_R = 8'b00000000
    BLACK_G = 8'b00000000
    BLACK_B = 8'b00000000
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 322)] Width mismatch between port vout_data and signal bound to it for instantiated module video_timing_data
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: top.frame_read_write_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    READ_DATA_BITS = 32'b00000000000000000000000000100000
    WRITE_DATA_BITS = 32'b00000000000000000000000000100000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000001000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_16i_64o_512
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512 parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_16i_64o_512
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 2051)] Elaborating module GTP_DRM18K
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[2] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[3] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[20] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[21] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[38] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[39] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[56] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[57] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[74] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[75] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[92] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[93] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[110] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[111] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[128] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[129] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[146] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[147] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[148] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[149] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[150] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[151] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[152] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[153] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[154] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[155] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[156] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[157] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[158] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[159] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[160] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[161] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[164] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[165] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[166] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[167] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[168] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[169] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[170] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[171] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[172] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[173] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[174] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[175] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[176] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[177] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[178] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[179] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[182] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[183] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[184] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[185] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[186] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[187] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[188] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[189] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[190] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[191] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[192] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[193] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[194] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[195] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[196] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[197] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[200] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[201] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[202] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[203] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[204] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[205] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[206] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[207] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[208] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[209] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[210] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[211] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[212] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[213] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[214] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[215] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[218] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[219] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[220] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[221] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[222] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[223] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[224] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[225] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[226] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[227] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[228] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[229] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[230] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[231] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[232] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[233] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[236] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[237] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[238] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[239] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[240] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[241] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[242] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[243] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[244] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[245] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[246] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[247] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[248] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[249] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[250] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[251] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[254] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[255] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[256] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[257] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[258] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[259] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[260] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[261] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[262] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[263] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[264] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[265] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[266] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[267] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[268] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[269] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[272] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[273] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[274] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[275] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[276] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[277] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[278] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[279] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[280] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[281] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[282] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[283] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[284] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[285] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[286] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[287] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[148] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[149] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[150] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[151] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[152] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[153] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[154] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[155] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[156] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[157] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[158] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[159] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[160] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[161] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[166] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[167] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[168] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[169] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[170] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[171] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[172] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[173] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[174] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[175] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[176] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[177] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[178] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[179] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[184] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[185] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[186] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[187] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[188] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[189] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[190] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[191] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[192] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[193] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[194] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[195] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[196] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[197] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[202] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[203] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[204] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[205] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[206] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[207] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[208] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[209] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[210] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[211] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[212] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[213] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[214] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[215] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[220] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[221] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[222] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[223] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[224] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[225] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[226] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[227] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[228] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[229] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[230] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[231] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[232] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[233] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[238] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[239] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[240] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[241] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[242] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[243] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[244] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[245] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[246] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[247] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[248] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[249] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[250] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[251] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[256] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[257] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[258] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[259] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[260] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[261] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[262] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[263] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[264] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[265] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[266] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[267] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[268] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[269] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[274] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[275] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[276] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[277] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[278] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[279] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[280] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[281] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[282] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[283] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[284] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[285] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[286] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[287] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 99)] Width mismatch between port rd_water_level and signal bound to it for instantiated module afifo_16i_64o_512
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
I: top.frame_read_write_m0.frame_fifo_write_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000001000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_64i_16o_128
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128 parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_64i_16o_128
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 679)] Case condition never applies
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 140)] Width mismatch between port wr_water_level and signal bound to it for instantiated module afifo_64i_16o_128
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v(line number: 31)] Elaborating module frame_fifo_read
I: top.frame_read_write_m0.frame_fifo_read_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    FIFO_DEPTH = 32'b00000000000000000000001000000000
    BURST_SIZE = 32'b00000000000000000000000001000000
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 21)] Elaborating module ddr3
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    PHY_TMRD = 32'b00000000000000000000000000000010
    PHY_TMOD = 32'b00000000000000000000000000000110
    PHY_TZQINIT = 32'b00000000000000000000000100000000
    PHY_TXPR = 32'b00000000000000000000000000000010
    PHY_TRP = 32'b00000000000000000000000000000011
    PHY_TRFC = 32'b00000000000000000000000000100000
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    PHY_TXS = 8'b00100010
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1 parameter value:
    DATA_WIDTH = 16BIT
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_phy_io_v1_1 parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    TMRD = 32'b00000000000000000000000000000010
    TMOD = 32'b00000000000000000000000000000110
    TZQINIT = 32'b00000000000000000000000100000000
    TXPR = 32'b00000000000000000000000000000010
    TRP = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000000100000
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    TXS = 8'b00100010
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1231)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18942)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18970)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1833)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 690)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18786)] Elaborating module GTP_INV
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19031)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19359)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18763)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20800)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18794)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18852)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20859)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1 parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1 parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 785)] Elaborating module GTP_DDRC
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance top.u_ipsl_hmic_h_top
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 384)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 386)] Width mismatch between port areset_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 388)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 389)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 405)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 409)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 410)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 414)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 419)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 460)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 461)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 478)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 483)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 484)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 495)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 504)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 505)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 513)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 514)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 1)] Elaborating module top_block_mean
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v(line number: 1)] Elaborating module rgb_to_gray
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v(line number: 2)] Elaborating module video_pixel_counter
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 1)] Elaborating module block_mean
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 1)] Elaborating module gamma_fix_2_2_top
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v(line number: 18)] Elaborating module gamma_fix_2_2
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 20)] Elaborating module ipml_rom_v1_5_gamma_fix_2_2
I: top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2 parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 19)] Elaborating module ipml_spram_v1_5_gamma_fix_2_2
I: top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2.U_ipml_spram_gamma_fix_2_2 parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 258)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 267)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 271)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 275)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 279)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 279)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 283)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 283)] Case condition never applies
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1890)] Elaborating module GTP_DRM9K
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 428)] Net DA_bus[8] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 428)] Net DA_bus[17] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 429)] Net DB_bus[8] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 429)] Net DB_bus[17] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 32)] Give initial value 0 for the no drive pin rst in module instance top.block_mean_cal.gamma_fix_2_2_rom
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 1)] Elaborating module top_fifo_to_led
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 1)] Elaborating module port_in
I: top.fifo_led.u_port_in parameter value:
    cnt_max = 32'b00000000000000000000000000101001
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v(line number: 18)] Elaborating module fifo_led
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v(line number: 25)] Elaborating module ipml_fifo_v1_6_fifo_led
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_fifo_led
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 488)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 683)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 684)] Case condition never applies
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[9] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[10] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[11] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[12] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[13] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[14] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[15] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[16] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 100)] Give initial value 0 for the no drive pin wr_rst in module instance top.fifo_led.u_port_in
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 100)] Give initial value 0 for the no drive pin rd_rst in module instance top.fifo_led.u_port_in
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v(line number: 1)] Elaborating module data_tx
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v(line number: 3)] Elaborating module ws2812
I: top.fifo_led.u_WS2812 parameter value:
    rst_delay = 32'b00000000000000000001001110001000
    led_number = 32'b00000000000000000000000000010100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v(line number: 2)] Elaborating module hc595
I: top.fifo_led.u_hc595 parameter value:
    CNT_MAX = 32'b00000000000000000000000000000010
    S_EN = 32'b00000000000000000000000000000001
W: Verilog-2036: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 455)] Net s00_axi_buser connected to input port of module instance top has no driver, tie it to 0
W: Verilog-2036: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 455)] Net s00_axi_ruser connected to input port of module instance top has no driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 124)] Net cmos_16bit_wr in top(original module top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.259s wall, 0.172s user + 0.078s system = 0.250s CPU (96.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.189s wall, 0.188s user + 0.000s system = 0.188s CPU (99.3%)

Start rtl-infer.
W: Sdm-2004: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 178)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-infer successfully. Time elapsed: 2.637s wall, 1.938s user + 0.703s system = 2.641s CPU (100.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.050s wall, 0.031s user + 0.000s system = 0.031s CPU (62.1%)

Start rtl-data-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-data-opt successfully. Time elapsed: 0.388s wall, 0.391s user + 0.000s system = 0.391s CPU (100.7%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N62 N100 N163 rd_burst_finish read_req_d2 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxx0
S2(0010)-->S3(0011): 1xxxx
S3(0011)-->S1(0001): xxxx1
S3(0011)-->S4(0100): xx1xx
S4(0100)-->S5(0101): xxx1x
S5(0101)-->S1(0001): xxxx1
S5(0101)-->S3(0011): x1xx0
S5(0101)-->S6(0110): x0xx0
S6(0110)-->S0(0000): xxxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N220 N235 cnt[3:1] dll_update_ack_rst_ctrl_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S3(0011): xxxxxx1
S3(0011)-->S4(0100): x1xxxxx
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S6(0110): xxxxx0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xx1xxxx
S8(1000)-->S9(1001): xxxx1xx
S9(1001)-->S10(1010): xxx1xxx
S10(1010)-->S7(0111): 1xxxxxx
S10(1010)-->S0(0000): xxxxxx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N84 cnt update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: ddrphy_update_done 
S0(00)-->S1(10): x
S1(10)-->S0(00): 1
S0(00)-->S1(10): 0
S1(10)-->S1(10): 0

I: FSM wr_state_fsm[2:0] inferred.
FSM wr_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID N74 N461 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxx1x
S1(001)-->S2(010): 0xx1xxx
S2(010)-->S3(011): 0xxxxxx
S3(011)-->S4(100): 01xxxxx
S4(100)-->S5(101): 0xxx1xx
S5(101)-->S1(001): 0x1xxx0
S5(101)-->S6(110): 0x1xxx1
S6(110)-->S0(000): xxxxxxx
S0(000)-->S0(000): 1xxxxxx
S1(001)-->S0(000): 1xxxxxx
S2(010)-->S0(000): 1xxxxxx
S3(011)-->S0(000): 1xxxxxx
S4(100)-->S0(000): 1xxxxxx
S5(101)-->S0(000): 1xxxxxx
S6(110)-->S0(000): 1xxxxxx

I: FSM rd_state_fsm[2:0] inferred.
FSM rd_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY N227 N574 RD_START reg_r_last 
S0(000)-->S1(001): xxx1x
S1(001)-->S2(010): x1xxx
S2(010)-->S3(011): xxxxx
S3(011)-->S4(100): 1xxxx
S4(100)-->S1(001): xx1x0
S4(100)-->S5(101): xx1x1
S5(101)-->S0(000): xxxxx

Executing : FSM inference successfully. Time elapsed: 0.122s wall, 0.078s user + 0.047s system = 0.125s CPU (102.8%)

Start sdm2adm.
I: Constant propagation done on N310_1 (bmsWIDEMUX).
I: Constant propagation done on N280 (bmsWIDEMUX).
I: Constant propagation done on N346_1 (bmsWIDEMUX).
I: Constant propagation done on N328_1 (bmsWIDEMUX).
I: Constant propagation done on N287 (bmsWIDEMUX).
I: Constant propagation done on N89_11 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N141 (bmsREDXOR).
I: Constant propagation done on N151 (bmsREDXOR).
Executing : sdm2adm successfully. Time elapsed: 0.452s wall, 0.422s user + 0.031s system = 0.453s CPU (100.3%)

Saving design to DB.
Action compile: Real time elapsed is 7.000 sec
Action compile: CPU time elapsed is 4.422 sec
Current time: Tue Nov  8 23:54:29 2022
Action compile: Peak memory pool usage is 148,254,720 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov  8 23:54:29 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 684)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 693)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 711)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 720)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 855)] | Port ds1 has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 861)] | Port ds2 has been placed at location H13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 867)] | Port ds3 has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 898)] | Port ds0 has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 910)] | Port stcp1 has been placed at location F14, whose type is share pin.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
Constraint check end.
Executing : get_ports pclk_mod_in
Executing : get_ports pclk_mod_in successfully.
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_mod5[2:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3l[4:0]' is being ignored due to limitations in architecture.
Start pre-mapping.
I: Removed bmsDECODER inst ND50_0 that is redundant to ND47
I: Removed bmsDECODER inst ND52_0 that is redundant to ND47
I: Removed bmsDECODER inst ND54_0 that is redundant to ND47
I: Removed bmsDECODER inst ND56_0 that is redundant to ND47
I: Removed bmsDECODER inst ND58_0 that is redundant to ND47
I: Removed bmsDECODER inst ND60_0 that is redundant to ND47
I: Removed bmsDECODER inst ND62_0 that is redundant to ND47
I: Removed bmsDECODER inst ND64_0 that is redundant to ND47
I: Removed bmsDECODER inst ND66_0 that is redundant to ND47
I: Removed bmsDECODER inst ND68_0 that is redundant to ND47
I: Removed bmsDECODER inst ND70_0 that is redundant to ND47
I: Removed bmsDECODER inst ND72_0 that is redundant to ND47
I: Removed bmsDECODER inst ND74_0 that is redundant to ND47
I: Removed bmsDECODER inst ND76_0 that is redundant to ND47
I: Removed bmsDECODER inst ND78_0 that is redundant to ND47
I: Removed bmsDECODER inst ND80_0 that is redundant to ND47
I: Removed bmsDECODER inst ND82_0 that is redundant to ND47
I: Removed bmsDECODER inst ND84_0 that is redundant to ND47
I: Removed bmsDECODER inst ND86_0 that is redundant to ND47
I: Removed bmsDECODER inst ND48_0 that is redundant to ND47
I: Removed bmsPMUX inst N253_1 that is redundant to N224_1
I: Removed bmsPMUX inst N282_1 that is redundant to N224_1
I: Removed bmsPMUX inst N311_1 that is redundant to N224_1
I: Removed bmsPMUX inst N340_1 that is redundant to N224_1
I: Removed bmsPMUX inst N369_1 that is redundant to N224_1
I: Removed bmsPMUX inst N398_1 that is redundant to N224_1
I: Removed bmsPMUX inst N427_1 that is redundant to N224_1
I: Removed bmsPMUX inst N456_1 that is redundant to N224_1
I: Removed bmsPMUX inst N485_1 that is redundant to N224_1
I: Removed bmsPMUX inst N514_1 that is redundant to N224_1
I: Removed bmsPMUX inst N543_1 that is redundant to N224_1
I: Removed bmsPMUX inst N572_1 that is redundant to N224_1
I: Removed bmsPMUX inst N601_1 that is redundant to N224_1
I: Removed bmsPMUX inst N630_1 that is redundant to N224_1
I: Removed bmsPMUX inst N659_1 that is redundant to N224_1
I: Removed bmsPMUX inst N688_1 that is redundant to N224_1
I: Removed bmsPMUX inst N717_1 that is redundant to N224_1
I: Removed bmsPMUX inst N746_1 that is redundant to N224_1
I: Removed bmsPMUX inst N775_1 that is redundant to N224_1
I: Removed bmsREDOR inst N260 that is redundant to N231
I: Removed bmsREDOR inst N289 that is redundant to N231
I: Removed bmsREDOR inst N318 that is redundant to N231
I: Removed bmsREDOR inst N347 that is redundant to N231
I: Removed bmsREDOR inst N376 that is redundant to N231
I: Removed bmsREDOR inst N405 that is redundant to N231
I: Removed bmsREDOR inst N434 that is redundant to N231
I: Removed bmsREDOR inst N463 that is redundant to N231
I: Removed bmsREDOR inst N492 that is redundant to N231
I: Removed bmsREDOR inst N521 that is redundant to N231
I: Removed bmsREDOR inst N550 that is redundant to N231
I: Removed bmsREDOR inst N579 that is redundant to N231
I: Removed bmsREDOR inst N608 that is redundant to N231
I: Removed bmsREDOR inst N637 that is redundant to N231
I: Removed bmsREDOR inst N666 that is redundant to N231
I: Removed bmsREDOR inst N695 that is redundant to N231
I: Removed bmsREDOR inst N724 that is redundant to N231
I: Removed bmsREDOR inst N753 that is redundant to N231
I: Removed bmsREDOR inst N782 that is redundant to N231
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'wr_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N115 (bmsREDAND).
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N27 (bmsWIDEINV).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully. Time elapsed: 0.783s wall, 0.750s user + 0.031s system = 0.781s CPU (99.8%)

Start mod-gen.
W: Public-4008: Instance 'u_video_pixel_counter/line_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/p_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/active_x[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_b_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_g_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_r_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0]
W: Register block_mean_cal/u_block_mean/block_mean_temp[9] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/b_temp[13] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/g_temp[0] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/r_temp[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[1] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[1] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[10] that is redundant to u_aq_axi_master/reg_rd_len[9]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[10] that is redundant to u_aq_axi_master/reg_wr_len[9]
Executing : mod-gen successfully. Time elapsed: 3.879s wall, 3.859s user + 0.016s system = 3.875s CPU (99.9%)

Start logic-optimization.
W: Removed GTP_DLATCH inst block_mean_cal/u_block_mean/next_state[1] that is stuck at constant 0.
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7657_4 that is redundant to fifo_led/u_WS2812/N6877_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6877_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7837_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7237_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7417_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6817_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7717_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7357_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6937_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7477_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6757_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7597_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7897_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7177_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7117_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7537_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7777_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7057_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7297_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6997_4 that is redundant to fifo_led/u_WS2812/N911
Executing : logic-optimization successfully. Time elapsed: 3.051s wall, 2.844s user + 0.203s system = 3.047s CPU (99.9%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst block_mean_cal/u_block_mean/state[1] that is stuck at constant 0.
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[8] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.597s wall, 0.609s user + 0.000s system = 0.609s CPU (102.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 2.831s wall, 2.750s user + 0.078s system = 2.828s CPU (99.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.738s wall, 0.719s user + 0.016s system = 0.734s CPU (99.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.949s wall, 0.938s user + 0.000s system = 0.938s CPU (98.8%)


Cell Usage:
GTP_APM_E1 (SIMD)           4 uses
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     548 uses
GTP_DFF_C                   591 uses
GTP_DFF_CE                 1953 uses
GTP_DFF_E                    31 uses
GTP_DFF_P                     8 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     8 uses
GTP_DFF_S                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                   20 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                      56 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     27 uses
GTP_LUT2                    152 uses
GTP_LUT3                    272 uses
GTP_LUT4                    208 uses
GTP_LUT5                    472 uses
GTP_LUT5CARRY              1960 uses
GTP_LUT5M                   374 uses
GTP_MUX2LUT6                120 uses
GTP_MUX2LUT7                 34 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 30 uses
GTP_ROM64X1                  11 uses

I/O ports: 102
GTP_INBUF                  30 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 15 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 3607 of 17536 (20.57%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 3607
Total Registers: 3155 of 26304 (11.99%)
Total Latches: 0

DRM18K:
Total DRM18K = 21.0 of 48 (43.75%)

APMs:
Total APMs = 2.00 of 30 (6.67%)

Total I/O ports = 105 of 240 (43.75%)


Number of unique control sets : 176
  CLK(video_clk5x)                                 : 30
  CLK(pclk_mod_in_g)                               : 34
  CLK(video_clk)                                   : 90
  CLK(sys_clk_g)                                   : 394
  CLK(ui_clk), CE(u_aq_axi_master.N649)            : 1
  CLK(sys_clk_g), CE(fifo_led.u_hc595.N143)        : 2
  CLK(sys_clk_g), CE(fifo_led.u_hc595.N168)        : 3
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(pclk_mod_in_g), CE(~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(sys_clk_g), CE(~fifo_led.empty)              : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn)       : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11)      : 13
  CLK(ui_clk), C(~nt_rst_n)                        : 32
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 34
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 33
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr)   : 40
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr)     : 42
  CLK(ui_clk), CP(frame_read_write_m0.write_fifo_aclr)         : 43
      CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr)      : 42
      CLK(ui_clk), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(video_clk), C(~nt_rst_n)                     : 92
  CLK(pclk_mod_in_g), CP(~nt_rst_n)                : 113
      CLK(pclk_mod_in_g), C(~nt_rst_n)             : 112
      CLK(pclk_mod_in_g), P(~nt_rst_n)             : 1
  CLK(sys_clk_g), C(~nt_rst_n)                     : 125
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6757)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6817)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6877)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6937)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6997)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7057)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7117)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7177)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7237)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7297)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7357)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7417)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7477)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7537)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7597)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7657)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7717)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7777)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7837)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7897)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)         : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N19)     : 2
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N583)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23)     : 3
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)     : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)        : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3)    : 5
  CLK(block_mean_cal.cnt_de_o), CP(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)       : 6
      CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 5
      CLK(block_mean_cal.cnt_de_o), P(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 1
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1121)  : 6
  CLK(pclk_mod_in_g), CP(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)      : 6
      CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 5
      CLK(pclk_mod_in_g), P(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6639)    : 6
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.data_flag)     : 6
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N594)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N594)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N594)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383)       : 7
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)          : 7
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 6
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N488)         : 7
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N488)      : 6
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N488)      : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N151)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N153)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N154)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N155)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N156)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N157)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N158)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N159)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N160)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N161)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N162)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N163)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N164)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N165)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N166)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N167)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N168)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N169)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N170)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N171)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N172)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N173)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N174)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N175)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N176)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N177)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N178)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N179)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N180)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N181)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N182)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N183)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N184)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N185)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N186)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N187)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N188)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N189)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N190)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N191)    : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos)  : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N559)    : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N644)    : 8
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1117)  : 9
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6697)    : 10
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)      : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 11
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 12
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N248)       : 12
  CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 13
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)    : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1091)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1096)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1101)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1106)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1208)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1213)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1218)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1223)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1228)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1233)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1238)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1243)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1248)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1253)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1258)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1263)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1268)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1273)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1278)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1283)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1288)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1293)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1298)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1303)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1308)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1313)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1318)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1323)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1328)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1333)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1338)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1343)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1348)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1353)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1358)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1363)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1368)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1373)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1378)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1383)  : 14
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360)      : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N281)     : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N228)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N252)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N209)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N232)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N513)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N731)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N504)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N450)    : 32
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1125)  : 560
  CLK(video_clk5x), RS(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])           : 11
      CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 8
      CLK(video_clk5x), S(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 3


Number of DFF:CE Signals : 159
  u_aq_axi_master.N649(from GTP_LUT2:Z)            : 1
  fifo_led.u_WS2812.N6757(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6817(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6877(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6937(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6997(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7057(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7117(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7177(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7237(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7297(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7357(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7417(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7477(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7537(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7597(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7657(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7717(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7777(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7837(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7897(from GTP_LUT4:Z)         : 2
  fifo_led.u_hc595.N143(from GTP_LUT5:Z)           : 2
  u_aq_axi_master.N19(from GTP_LUT2:Z)             : 2
  u_aq_axi_master.N583(from GTP_LUT2:Z)            : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104(from GTP_LUT5:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done(from GTP_DFF_C:Q)       : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294(from GTP_LUT2:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412(from GTP_LUT2:Z)    : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag(from GTP_INV:Z)       : 2
  fifo_led.u_hc595.N168(from GTP_LUT4:Z)           : 3
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23(from GTP_LUT5:Z)   : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99(from GTP_LUT5:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110(from GTP_LUT5:Z)      : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3(from GTP_LUT4:Z)  : 5
  block_mean_cal.u_block_mean.N1121(from GTP_LUT3:Z)     : 6
  block_mean_cal.u_video_pixel_counter.N45(from GTP_LUT5:Z)    : 6
  block_mean_cal.u_video_pixel_counter.N88(from GTP_LUT3:Z)    : 6
  fifo_led.u_WS2812.N6639(from GTP_LUT3:Z)         : 6
  fifo_led.u_data_tx.data_flag(from GTP_LUT2:Z)    : 6
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT5:Z)      : 6
  u_aq_axi_master.N594(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N185(from GTP_LUT5:Z)       : 7
  u_aq_axi_master.N488(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383(from GTP_LUT5:Z)  : 7
  fifo_led.u_data_tx.N151(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N153(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N154(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N155(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N156(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N157(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N158(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N159(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N160(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N161(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N162(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N163(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N164(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N165(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N166(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N167(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N168(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N169(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N170(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N171(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N172(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N173(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N174(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N175(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N176(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N177(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N178(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N179(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N180(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N181(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N182(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N183(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N184(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N185(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N186(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N187(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N188(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N189(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N190(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N191(from GTP_LUT5:Z)         : 8
  u_aq_axi_master.N559(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N644(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286(from GTP_LUT4:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos(from GTP_LUT2:Z)      : 8
  block_mean_cal.u_block_mean.N1117(from GTP_LUT5M:Z)    : 9
  fifo_led.u_WS2812.N6697(from GTP_LUT5:Z)         : 10
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267(from GTP_LUT5M:Z)    : 11
  ~fifo_led.empty(from GTP_INV:Z)                  : 11
  ~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 11
  video_timing_data_m0.color_bar_m0.N248(from GTP_LUT5:Z)      : 12
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 12
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 13
  block_mean_cal.u_block_mean.N1091(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1096(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1101(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1106(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1208(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1213(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1218(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1223(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1228(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1233(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1238(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1243(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1248(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1253(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1258(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1263(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1268(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1273(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1278(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1283(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1288(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1293(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1298(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1303(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1308(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1313(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1318(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1323(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1328(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1333(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1338(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1343(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1348(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1353(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1358(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1363(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1368(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1373(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1378(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1383(from GTP_LUT5:Z)     : 14
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 14
  frame_read_write_m0.frame_fifo_read_m0.N281(from GTP_LUT4:Z)       : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360(from GTP_LUT4:Z)    : 16
  frame_read_write_m0.frame_fifo_read_m0.N228(from GTP_LUT4:Z)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N252(from GTP_LUT3:Z)       : 19
  frame_read_write_m0.frame_fifo_write_m0.N209(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N232(from GTP_LUT3:Z)      : 19
  u_aq_axi_master.N513(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N731(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N504(from GTP_LUT5:Z)            : 23
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 23
  u_aq_axi_master.N450(from GTP_LUT5:Z)            : 32
  block_mean_cal.u_block_mean.N1125(from GTP_LUT3:Z)     : 560

Number of DFF:CLK Signals : 7
  block_mean_cal.cnt_de_o(from GTP_DFF_C:Q)        : 19
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 243
  ui_clk(from GTP_PLL_E1:CLKOUT3)                  : 400
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 917
  pclk_mod_in_g(from GTP_CLKBUFG:CLKOUT)           : 1357

Number of DFF:CP Signals : 6
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn(from GTP_INV:Z)   : 10
  block_mean_cal.u_video_pixel_counter.N11(from GTP_LUT2:Z)    : 19
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 99
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 110
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_rst_n(from GTP_INV:Z)                        : 2189

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)   : 11

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds5' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred(period: 10000 ps) and sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred(period: 13461 ps), its may be asynchronous clocks.
Action synthesize: Real time elapsed is 18.000 sec
Action synthesize: CPU time elapsed is 16.438 sec
Current time: Tue Nov  8 23:54:46 2022
Action synthesize: Peak memory pool usage is 306,020,352 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Nov  8 23:54:46 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/final_test/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

License checkout: fabric_inserter
Creating module hierarchy.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_ipsl_hmic_h_top/pll_pclk in design, driver pin CLKOUT1(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net ui_clk in design, driver pin CLKOUT3(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance frame_read_write_m0/frame_fifo_read_m0/fifo_aclr).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 1.562500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 2        | 30            | 7                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3727     | 26304         | 15                  
| LUT                   | 4178     | 17536         | 24                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 26       | 48            | 55                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 105      | 240           | 44                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 4             | 25                  
| START                 | 0        | 1             | 0                   
| USCM                  | 8        | 20            | 40                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Projects/FPGA_match/final_test/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 14.000 sec
Action dev_map: CPU time elapsed is 5.141 sec
Current time: Tue Nov  8 23:55:00 2022
Action dev_map: Peak memory pool usage is 267,235,328 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Nov  8 23:55:01 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/final_test/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/Projects/FPGA_match/final_test/device_map/top.pcf
Constraint check start.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port ds0 -LOC D17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 23)] | Port ds0 has been placed at location D17, whose type is share pin.
Executing : def_port ds0 -LOC D17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds1 -LOC E18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 24)] | Port ds1 has been placed at location E18, whose type is share pin.
Executing : def_port ds1 -LOC E18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds2 -LOC H13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 25)] | Port ds2 has been placed at location H13, whose type is share pin.
Executing : def_port ds2 -LOC H13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds3 -LOC G13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 26)] | Port ds3 has been placed at location G13, whose type is share pin.
Executing : def_port ds3 -LOC G13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds4 -LOC F13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port ds4 -LOC F13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds5 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port ds5 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_casn_ch0 -LOC T1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_cke_ch0 -LOC L4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_csn_ch0 -LOC R1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_ddr_clk_w -LOC U3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_ddr_clkn_w -LOC V3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_out -LOC P8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_loop_out -LOC P8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_out_h -LOC U4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_loop_out_h -LOC U4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_odt_ch0 -LOC V2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_rasn_ch0 -LOC R2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_rstn_ch0 -LOC M2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_wen_ch0 -LOC V1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port shcp -LOC J14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port shcp -LOC J14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port shcp1 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port shcp1 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port stcp -LOC J15 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port stcp -LOC J15 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port stcp1 -LOC F14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 64)] | Port stcp1 has been placed at location F14, whose type is share pin.
Executing : def_port stcp1 -LOC F14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 68)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 69)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 71)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 72)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port pad_loop_in -LOC P7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port pad_loop_in -LOC P7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_in_h -LOC V4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port pad_loop_in_h -LOC V4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f D:/Projects/FPGA_match/final_test/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 652190


Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance sys_clkbufg/gopclkbufg to USCM_74_104.
Mapping instance cmos_pclkbufg/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_6/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_107.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_51.
Mapping instance video_clk5xbufg/gopclkbufg to USCM_74_108.
Mapping instance video_clkbufg/gopclkbufg to USCM_74_109.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_111.
Pre global placement takes 8.81 sec.

Global placement started.
Run super clustering :
	Initial slack -2009.
	2 iterations finished.
	Final slack -1707.
Super clustering done.
Design Utilization : 24%.
Wirelength after global placement is 47746.
Global placement takes 4.50 sec.

Post global placement started.
Placed fixed group with base inst de_input_ibuf/opit_1 on IOL_151_10.
Placed fixed group with base inst ds0_obuf/opit_1 on IOL_151_257.
Placed fixed group with base inst ds1_obuf/opit_1 on IOL_151_254.
Placed fixed group with base inst ds2_obuf/opit_1 on IOL_151_225.
Placed fixed group with base inst ds3_obuf/opit_1 on IOL_151_233.
Placed fixed group with base inst ds4_obuf/opit_1 on IOL_151_241.
Placed fixed group with base inst ds5_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst hs_input_ibuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pclk_mod_in_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rgb_b_ibuf[0]/opit_1 on IOL_151_9.
Placed fixed group with base inst rgb_b_ibuf[1]/opit_1 on IOL_151_17.
Placed fixed group with base inst rgb_b_ibuf[2]/opit_1 on IOL_151_18.
Placed fixed group with base inst rgb_b_ibuf[3]/opit_1 on IOL_151_41.
Placed fixed group with base inst rgb_b_ibuf[4]/opit_1 on IOL_151_42.
Placed fixed group with base inst rgb_b_ibuf[5]/opit_1 on IOL_151_21.
Placed fixed group with base inst rgb_b_ibuf[6]/opit_1 on IOL_151_22.
Placed fixed group with base inst rgb_b_ibuf[7]/opit_1 on IOL_151_81.
Placed fixed group with base inst rgb_g_ibuf[0]/opit_1 on IOL_151_73.
Placed fixed group with base inst rgb_g_ibuf[1]/opit_1 on IOL_151_77.
Placed fixed group with base inst rgb_g_ibuf[2]/opit_1 on IOL_151_145.
Placed fixed group with base inst rgb_g_ibuf[3]/opit_1 on IOL_151_146.
Placed fixed group with base inst rgb_g_ibuf[4]/opit_1 on IOL_151_130.
Placed fixed group with base inst rgb_g_ibuf[5]/opit_1 on IOL_151_129.
Placed fixed group with base inst rgb_g_ibuf[6]/opit_1 on IOL_151_166.
Placed fixed group with base inst rgb_g_ibuf[7]/opit_1 on IOL_151_138.
Placed fixed group with base inst rgb_r_ibuf[0]/opit_1 on IOL_151_133.
Placed fixed group with base inst rgb_r_ibuf[1]/opit_1 on IOL_151_165.
Placed fixed group with base inst rgb_r_ibuf[2]/opit_1 on IOL_151_134.
Placed fixed group with base inst rgb_r_ibuf[3]/opit_1 on IOL_151_162.
Placed fixed group with base inst rgb_r_ibuf[4]/opit_1 on IOL_151_45.
Placed fixed group with base inst rgb_r_ibuf[5]/opit_1 on IOL_151_50.
Placed fixed group with base inst rgb_r_ibuf[6]/opit_1 on IOL_151_49.
Placed fixed group with base inst rgb_r_ibuf[7]/opit_1 on IOL_151_5.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst shcp1_obuf/opit_1 on IOL_151_174.
Placed fixed group with base inst shcp_obuf/opit_1 on IOL_151_209.
Placed fixed group with base inst stcp1_obuf/opit_1 on IOL_151_242.
Placed fixed group with base inst stcp_obuf/opit_1 on IOL_151_210.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed group with base inst vs_input_ibuf/opit_1 on IOL_151_13.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_111.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_74_106.
Placed fixed instance cmos_pclkbufg/gopclkbufg on USCM_74_105.
Placed fixed instance sys_clkbufg/gopclkbufg on USCM_74_104.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance video_clk5xbufg/gopclkbufg on USCM_74_108.
Placed fixed instance video_clkbufg/gopclkbufg on USCM_74_109.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_51.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 51364.
Macro cell placement takes 0.05 sec.

Run super clustering :
	Initial slack -2009.
	2 iterations finished.
	Final slack -1707.
Super clustering done.
Design Utilization : 24%.
Wirelength after post global placement is 52185.
Post global placement takes 4.09 sec.

Legalization started.
Wirelength after legalization is 56157.
Legalization takes 0.50 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is -1169.
Wirelength after replication placement is 56157.
Legalized cost -1169.000000.
Cost at iteration 0 : -1169.000000, wslk -1065.
Cost at iteration 1 : -1065.000000, wslk -1015.
Cost at iteration 2 : -1015.000000, wslk -1015.
Cost at iteration 3 : -1015.000000, wslk -1015.
Cost at iteration 4 : -1015.000000, wslk -1015.
Cost at iteration 5 : -1015.000000, wslk -1015.
Cost at iteration 6 : -1015.000000, wslk -1015.
Cost at iteration 7 : -1015.000000, wslk -1015.
Cost at iteration 8 : -1015.000000, wslk -1015.
Cost at iteration 9 : -1015.000000, wslk -1015.
Cost at iteration 10 : -1015.000000, wslk -1015.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 56873.
Timing-driven detailed placement takes 2.63 sec.

Worst slack is -1015, TNS after placement is -20038.
Placement done.
Total placement takes 21.45 sec.
Finished placement. (CPU time elapsed 0h:00m:22s)

Routing started.
Building routing graph takes 1.00 sec.
Worst slack is -1015, TNS before global route is -20038.
Processing design graph takes 0.47 sec.
Total memory for routing:
	50.406071 M.
Total nets for routing : 7788.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 84 nets, it takes 0.02 sec.
Unrouted nets 199 at the end of iteration 0.
Unrouted nets 132 at the end of iteration 1.
Unrouted nets 92 at the end of iteration 2.
Unrouted nets 63 at the end of iteration 3.
Unrouted nets 48 at the end of iteration 4.
Unrouted nets 32 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 31 at the end of iteration 7.
Unrouted nets 27 at the end of iteration 8.
Unrouted nets 28 at the end of iteration 9.
Unrouted nets 23 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 7 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 0 at the end of iteration 35.
Global Routing step 2 processed 334 nets, it takes 2.19 sec.
Unrouted nets 92 at the end of iteration 0.
Unrouted nets 41 at the end of iteration 1.
Unrouted nets 16 at the end of iteration 2.
Unrouted nets 10 at the end of iteration 3.
Unrouted nets 3 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 processed 593 nets, it takes 0.77 sec.
Global routing takes 3.00 sec.
Total 8785 subnets.
    forward max bucket size 18375 , backward 424.
        Unrouted nets 4899 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.484375 sec.
    forward max bucket size 18505 , backward 312.
        Unrouted nets 3695 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.265625 sec.
    forward max bucket size 17882 , backward 360.
        Unrouted nets 2650 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.031250 sec.
    forward max bucket size 18715 , backward 326.
        Unrouted nets 1995 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.000000 sec.
    forward max bucket size 252 , backward 317.
        Unrouted nets 1731 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.562500 sec.
    forward max bucket size 267 , backward 476.
        Unrouted nets 1342 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.359375 sec.
    forward max bucket size 236 , backward 171.
        Unrouted nets 945 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.234375 sec.
    forward max bucket size 251 , backward 168.
        Unrouted nets 681 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.140625 sec.
    forward max bucket size 184 , backward 244.
        Unrouted nets 450 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.109375 sec.
    forward max bucket size 147 , backward 317.
        Unrouted nets 325 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.093750 sec.
    forward max bucket size 238 , backward 135.
        Unrouted nets 235 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.078125 sec.
    forward max bucket size 289 , backward 230.
        Unrouted nets 158 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.062500 sec.
    forward max bucket size 163 , backward 126.
        Unrouted nets 92 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.046875 sec.
    forward max bucket size 26 , backward 31.
        Unrouted nets 74 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.046875 sec.
    forward max bucket size 45 , backward 78.
        Unrouted nets 37 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.031250 sec.
    forward max bucket size 34 , backward 61.
        Unrouted nets 25 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 19.
        Unrouted nets 12 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.031250 sec.
    forward max bucket size 253 , backward 25.
        Unrouted nets 10 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 396 , backward 35.
        Unrouted nets 13 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.031250 sec.
    forward max bucket size 496 , backward 47.
        Unrouted nets 9 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 17.
        Unrouted nets 8 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
    forward max bucket size 12 , backward 14.
        Unrouted nets 6 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 9.
        Unrouted nets 4 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 0 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.031250 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from block_mean_cal/u_video_pixel_counter/de_d/opit_0_inv:Q to block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/opit_0_A2Q21:CLK is routed by SRB.
Detailed routing takes 7.19 sec.
Start fix hold violation.
Build tmp routing results takes 0.06 sec.
Timing analysis takes 0.66 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 411.
Incremental timing analysis takes 0.52 sec.
Hold violation fix iter 1 takes 0.03 sec, total_step_forward 2411.
Incremental timing analysis takes 0.52 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.50 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.78 sec.
Used srb routing arc is 64935.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 15.66 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 2        | 30            | 7                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 1292     | 3274          | 40                  
|   FF                     | 2820     | 19644         | 15                  
|   LUT                    | 3251     | 13096         | 25                  
|   LUT-FF pairs           | 770      | 13096         | 6                   
| Use of CLMS              | 418      | 1110          | 38                  
|   FF                     | 907      | 6660          | 14                  
|   LUT                    | 1023     | 4440          | 24                  
|   LUT-FF pairs           | 211      | 4440          | 5                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 34                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 26       | 48            | 55                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 105      | 240           | 44                  
|   IOBD                   | 53       | 120           | 45                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 51       | 114           | 45                  
| Use of IOCKDIV           | 1        | 12            | 9                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 121      | 240           | 51                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 34                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 2        | 24            | 9                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:39s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 44.000 sec
Action pnr: CPU time elapsed is 42.875 sec
Current time: Tue Nov  8 23:55:44 2022
Action pnr: Peak memory pool usage is 638,586,880 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:39s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Nov  8 23:55:45 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 652190

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[6]/opit_0_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds5' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred(period: 10000 ps) and sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred(period: 13461 ps), its may be asynchronous clocks.
Action report_timing: Real time elapsed is 8.000 sec
Action report_timing: CPU time elapsed is 7.266 sec
Current time: Tue Nov  8 23:55:52 2022
Action report_timing: Peak memory pool usage is 525,996,032 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Nov  8 23:55:53 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.078125 sec.
Generating architecture configuration.
The bitstream file is "D:/Projects/FPGA_match/final_test/generate_bitstream/top.sbit"
Generate programming file takes 11.671875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 14.578 sec
Current time: Tue Nov  8 23:56:08 2022
Action gen_bit_stream: Peak memory pool usage is 384,880,640 bytes
Process "Generate Bitstream" done.
Process exit normally.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Wed Nov  9 00:17:44 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v
I: Found Verilog include file D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 112)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 114)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 367)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 368)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 369)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 549)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 550)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 551)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/top.v successfully.
W: Public-4030: File 'D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 1)] Analyzing module block_mean (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v(line number: 1)] Analyzing module rgb_to_gray (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 1)] Analyzing module top_block_mean (library work)
I: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 14)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 54)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v(line number: 1)] Analyzing module data_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v(line number: 2)] Analyzing module hc595 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 1)] Analyzing module top_fifo_to_led (library work)
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 21)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 22)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 70)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v(line number: 3)] Analyzing module ws2812 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 1)] Analyzing module port_in (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 1)] Analyzing module gamma_fix_2_2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v(line number: 18)] Analyzing module gamma_fix_2_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 20)] Analyzing module ipml_rom_v1_5_gamma_fix_2_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v(line number: 25)] Analyzing module ipml_fifo_v1_6_fifo_led (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_6_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v(line number: 18)] Analyzing module fifo_led (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 19)] Analyzing module ipml_spram_v1_5_gamma_fix_2_2 (library work)
I: Found Verilog include file D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/gamma_fix_2_2_init_param.v
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_fifo_led (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_16i_64o_512 (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v
I: Verilog-0002: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_afifo_64i_16o_128 (library work)
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/final_test} D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.078s wall, 0.031s user + 0.047s system = 0.078s CPU (100.6%)

Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 30)] Elaborating module top
I: top parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 491)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22051)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 124)] Net clkfb in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 127)] Net pfden in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout0_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout0_2pad_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout1_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 131)] Net clkout2_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 132)] Net clkout3_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 133)] Net clkout4_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 134)] Net clkout5_gate in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_idiv in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv0 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_odiv1 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_odiv2 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_odiv3 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_odiv4 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_fdiv in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty0 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_duty1 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_duty2 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_duty3 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_duty4 in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase0[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase1[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase2[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 150)] Net dyn_phase3[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[0] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[1] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[2] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[3] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[4] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[5] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[6] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[7] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[8] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[9] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[10] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[11] in video_pll(original module video_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/video_pll/video_pll.v(line number: 151)] Net dyn_phase4[12] in video_pll(original module video_pll) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encb parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encr parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top.dvi_encoder_m0.encg parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20688)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20846)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/video_timing_data.v(line number: 30)] Elaborating module video_timing_data
I: top.video_timing_data_m0 parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/color_bar.v(line number: 33)] Elaborating module color_bar
I: top.video_timing_data_m0.color_bar_m0 parameter value:
    H_ACTIVE = 16'b0000010100000000
    H_FP = 16'b0000000001101110
    H_SYNC = 16'b0000000000101000
    H_BP = 16'b0000000011011100
    V_ACTIVE = 16'b0000001011010000
    V_FP = 16'b0000000000000101
    V_SYNC = 16'b0000000000000101
    V_BP = 16'b0000000000010100
    HS_POL = 1'b1
    VS_POL = 1'b1
    H_TOTAL = 16'b0000011001110010
    V_TOTAL = 16'b0000001011101110
    WHITE_R = 8'b11111111
    WHITE_G = 8'b11111111
    WHITE_B = 8'b11111111
    YELLOW_R = 8'b11111111
    YELLOW_G = 8'b11111111
    YELLOW_B = 8'b00000000
    CYAN_R = 8'b00000000
    CYAN_G = 8'b11111111
    CYAN_B = 8'b11111111
    GREEN_R = 8'b00000000
    GREEN_G = 8'b11111111
    GREEN_B = 8'b00000000
    MAGENTA_R = 8'b11111111
    MAGENTA_G = 8'b00000000
    MAGENTA_B = 8'b11111111
    RED_R = 8'b11111111
    RED_G = 8'b00000000
    RED_B = 8'b00000000
    BLUE_R = 8'b00000000
    BLUE_G = 8'b00000000
    BLUE_B = 8'b11111111
    BLACK_R = 8'b00000000
    BLACK_G = 8'b00000000
    BLACK_B = 8'b00000000
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 322)] Width mismatch between port vout_data and signal bound to it for instantiated module video_timing_data
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: top.frame_read_write_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    READ_DATA_BITS = 32'b00000000000000000000000000100000
    WRITE_DATA_BITS = 32'b00000000000000000000000000100000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000001000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_6_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_16i_64o_512
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512 parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_16i_64o_512
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 2051)] Elaborating module GTP_DRM18K
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[2] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[3] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[20] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[21] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[38] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[39] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[56] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[57] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[74] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[75] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[92] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[93] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[110] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[111] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[128] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[129] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[146] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[147] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[148] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[149] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[150] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[151] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[152] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[153] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[154] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[155] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[156] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[157] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[158] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[159] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[160] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[161] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[164] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[165] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[166] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[167] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[168] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[169] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[170] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[171] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[172] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[173] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[174] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[175] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[176] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[177] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[178] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[179] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[182] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[183] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[184] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[185] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[186] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[187] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[188] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[189] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[190] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[191] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[192] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[193] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[194] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[195] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[196] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[197] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[200] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[201] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[202] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[203] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[204] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[205] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[206] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[207] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[208] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[209] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[210] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[211] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[212] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[213] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[214] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[215] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[218] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[219] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[220] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[221] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[222] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[223] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[224] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[225] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[226] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[227] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[228] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[229] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[230] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[231] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[232] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[233] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[236] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[237] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[238] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[239] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[240] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[241] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[242] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[243] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[244] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[245] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[246] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[247] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[248] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[249] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[250] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[251] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[254] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[255] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[256] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[257] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[258] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[259] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[260] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[261] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[262] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[263] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[264] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[265] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[266] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[267] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[268] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[269] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[272] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[273] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[274] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[275] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[276] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[277] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[278] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[279] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[280] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[281] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[282] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[283] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[284] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[285] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[286] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 768)] Net DA_bus[287] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[148] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[149] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[150] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[151] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[152] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[153] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[154] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[155] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[156] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[157] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[158] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[159] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[160] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[161] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[166] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[167] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[168] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[169] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[170] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[171] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[172] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[173] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[174] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[175] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[176] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[177] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[178] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[179] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[184] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[185] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[186] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[187] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[188] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[189] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[190] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[191] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[192] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[193] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[194] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[195] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[196] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[197] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[202] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[203] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[204] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[205] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[206] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[207] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[208] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[209] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[210] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[211] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[212] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[213] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[214] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[215] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[220] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[221] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[222] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[223] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[224] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[225] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[226] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[227] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[228] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[229] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[230] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[231] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[232] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[233] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[238] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[239] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[240] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[241] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[242] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[243] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[244] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[245] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[246] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[247] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[248] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[249] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[250] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[251] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[256] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[257] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[258] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[259] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[260] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[261] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[262] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[263] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[264] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[265] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[266] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[267] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[268] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[269] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[274] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[275] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[276] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[277] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[278] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[279] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[280] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[281] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[282] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[283] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[284] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[285] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[286] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_6_afifo_16i_64o_512.v(line number: 769)] Net DB_bus[287] in ipml_sdpram_v1_6_afifo_16i_64o_512(original module ipml_sdpram_v1_6_afifo_16i_64o_512) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 99)] Width mismatch between port rd_water_level and signal bound to it for instantiated module afifo_16i_64o_512
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
I: top.frame_read_write_m0.frame_fifo_write_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    BURST_SIZE = 32'b00000000000000000000000001000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_6_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_6_afifo_64i_16o_128
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128 parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_afifo_64i_16o_128
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = SYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 679)] Case condition never applies
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_6_afifo_64i_16o_128.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_afifo_64i_16o_128(original module ipml_sdpram_v1_6_afifo_64i_16o_128) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 140)] Width mismatch between port wr_water_level and signal bound to it for instantiated module afifo_64i_16o_128
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_fifo_read.v(line number: 31)] Elaborating module frame_fifo_read
I: top.frame_read_write_m0.frame_fifo_read_m0 parameter value:
    MEM_DATA_BITS = 32'b00000000000000000000000001000000
    ADDR_BITS = 32'b00000000000000000000000000011001
    BUSRT_BITS = 32'b00000000000000000000000000001010
    FIFO_DEPTH = 32'b00000000000000000000001000000000
    BURST_SIZE = 32'b00000000000000000000000001000000
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[9] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[10] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[11] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[12] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[13] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[14] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[15] in frame_read_write(original module frame_read_write) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 21)] Elaborating module ddr3
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    PHY_TMRD = 32'b00000000000000000000000000000010
    PHY_TMOD = 32'b00000000000000000000000000000110
    PHY_TZQINIT = 32'b00000000000000000000000100000000
    PHY_TXPR = 32'b00000000000000000000000000000010
    PHY_TRP = 32'b00000000000000000000000000000011
    PHY_TRFC = 32'b00000000000000000000000000100000
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    PHY_TXS = 8'b00100010
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1 parameter value:
    DATA_WIDTH = 16BIT
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_phy_io_v1_1 parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    TMRD = 32'b00000000000000000000000000000010
    TMOD = 32'b00000000000000000000000000000110
    TZQINIT = 32'b00000000000000000000000100000000
    TXPR = 32'b00000000000000000000000000000010
    TRP = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000000100000
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    TXS = 8'b00100010
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1231)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18942)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18970)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1833)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 690)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18786)] Elaborating module GTP_INV
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19031)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19359)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18763)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20800)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18794)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18852)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20859)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1 parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: top.u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1 parameter value:
    TRFC_MIN = 10'b0000100000
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001110
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 785)] Elaborating module GTP_DDRC
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance top.u_ipsl_hmic_h_top
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance top.u_ipsl_hmic_h_top
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 384)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 386)] Width mismatch between port areset_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 388)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 389)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 405)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 409)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 410)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 414)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 419)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/sources_1/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 460)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 461)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 478)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 483)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 484)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 495)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 504)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 505)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 513)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 514)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/top.v(line number: 1)] Elaborating module top_block_mean
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/rgb_to_gray.v(line number: 1)] Elaborating module rgb_to_gray
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/video_pixel_counter.v(line number: 2)] Elaborating module video_pixel_counter
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 1)] Elaborating module block_mean
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 1)] Elaborating module gamma_fix_2_2_top
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/gamma_fix_2_2.v(line number: 18)] Elaborating module gamma_fix_2_2
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 20)] Elaborating module ipml_rom_v1_5_gamma_fix_2_2
I: top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2 parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 19)] Elaborating module ipml_spram_v1_5_gamma_fix_2_2
I: top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2.U_ipml_spram_gamma_fix_2_2 parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 258)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 267)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 271)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 275)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 279)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 279)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 283)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 283)] Case condition never applies
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1890)] Elaborating module GTP_DRM9K
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 428)] Net DA_bus[8] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 428)] Net DA_bus[17] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 429)] Net DB_bus[8] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_spram_v1_5_gamma_fix_2_2.v(line number: 429)] Net DB_bus[17] in ipml_spram_v1_5_gamma_fix_2_2(original module ipml_spram_v1_5_gamma_fix_2_2) does not have a driver, tie it to 0
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/ipcore/gamma_fix_2_2/rtl/ipml_rom_v1_5_gamma_fix_2_2.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance top.block_mean_cal.gamma_fix_2_2_rom.gamma_fix_2_2_rom.U_ipml_rom_gamma_fix_2_2
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/block_mean/gamma_fix_2_2.v(line number: 32)] Give initial value 0 for the no drive pin rst in module instance top.block_mean_cal.gamma_fix_2_2_rom
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/top.v(line number: 1)] Elaborating module top_fifo_to_led
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 1)] Elaborating module port_in
I: top.fifo_led.u_port_in parameter value:
    cnt_max = 32'b00000000000000000000000000101001
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/fifo_led.v(line number: 18)] Elaborating module fifo_led
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_fifo_v1_6_fifo_led.v(line number: 25)] Elaborating module ipml_fifo_v1_6_fifo_led
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_fifo_led
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_sdpram parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 486)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 487)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 488)] Case condition never applies
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 682)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 683)] Case condition never applies
W: Verilog-2038: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 684)] Case condition never applies
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[9] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[10] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[11] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[12] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[13] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[14] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[15] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[16] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/final_test/ipcore/fifo_led/rtl/ipml_sdpram_v1_6_fifo_led.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_fifo_led(original module ipml_sdpram_v1_6_fifo_led) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: top.fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/Projects/FPGA_match/final_test/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 100)] Give initial value 0 for the no drive pin wr_rst in module instance top.fifo_led.u_port_in
W: Verilog-2023: [D:/Projects/FPGA_match/final_test/source/mean_to_fifo/port.v(line number: 100)] Give initial value 0 for the no drive pin rd_rst in module instance top.fifo_led.u_port_in
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/data_tx.v(line number: 1)] Elaborating module data_tx
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/ws2812.v(line number: 3)] Elaborating module ws2812
I: top.fifo_led.u_WS2812 parameter value:
    rst_delay = 32'b00000000000000000001001110001000
    led_number = 32'b00000000000000000000000000010100
I: Verilog-0003: [D:/Projects/FPGA_match/final_test/source/fifo_to_led/hc595.v(line number: 2)] Elaborating module hc595
I: top.fifo_led.u_hc595 parameter value:
    CNT_MAX = 32'b00000000000000000000000000000010
    S_EN = 32'b00000000000000000000000000000001
W: Verilog-2036: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 455)] Net s00_axi_buser connected to input port of module instance top has no driver, tie it to 0
W: Verilog-2036: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 455)] Net s00_axi_ruser connected to input port of module instance top has no driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/final_test/source/sources_1/top.v(line number: 124)] Net cmos_16bit_wr in top(original module top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.261s wall, 0.203s user + 0.062s system = 0.266s CPU (101.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.189s wall, 0.172s user + 0.016s system = 0.188s CPU (99.4%)

Start rtl-infer.
W: Sdm-2004: [D:/Projects/FPGA_match/final_test/source/block_mean/block_mean.v(line number: 178)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-infer successfully. Time elapsed: 2.635s wall, 2.062s user + 0.578s system = 2.641s CPU (100.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.048s wall, 0.047s user + 0.000s system = 0.047s CPU (97.4%)

Start rtl-data-opt.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : rtl-data-opt successfully. Time elapsed: 0.371s wall, 0.375s user + 0.000s system = 0.375s CPU (101.2%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N62 N100 N163 rd_burst_finish read_req_d2 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxx0
S2(0010)-->S3(0011): 1xxxx
S3(0011)-->S1(0001): xxxx1
S3(0011)-->S4(0100): xx1xx
S4(0100)-->S5(0101): xxx1x
S5(0101)-->S1(0001): xxxx1
S5(0101)-->S3(0011): x1xx0
S5(0101)-->S6(0110): x0xx0
S6(0110)-->S0(0000): xxxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N220 N235 cnt[3:1] dll_update_ack_rst_ctrl_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S3(0011): xxxxxx1
S3(0011)-->S4(0100): x1xxxxx
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S6(0110): xxxxx0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xx1xxxx
S8(1000)-->S9(1001): xxxx1xx
S9(1001)-->S10(1010): xxx1xxx
S10(1010)-->S7(0111): 1xxxxxx
S10(1010)-->S0(0000): xxxxxx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N84 cnt update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: ddrphy_update_done 
S0(00)-->S1(10): x
S1(10)-->S0(00): 1
S0(00)-->S1(10): 0
S1(10)-->S1(10): 0

I: FSM wr_state_fsm[2:0] inferred.
FSM wr_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID N74 N461 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxx1x
S1(001)-->S2(010): 0xx1xxx
S2(010)-->S3(011): 0xxxxxx
S3(011)-->S4(100): 01xxxxx
S4(100)-->S5(101): 0xxx1xx
S5(101)-->S1(001): 0x1xxx0
S5(101)-->S6(110): 0x1xxx1
S6(110)-->S0(000): xxxxxxx
S0(000)-->S0(000): 1xxxxxx
S1(001)-->S0(000): 1xxxxxx
S2(010)-->S0(000): 1xxxxxx
S3(011)-->S0(000): 1xxxxxx
S4(100)-->S0(000): 1xxxxxx
S5(101)-->S0(000): 1xxxxxx
S6(110)-->S0(000): 1xxxxxx

I: FSM rd_state_fsm[2:0] inferred.
FSM rd_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY N227 N574 RD_START reg_r_last 
S0(000)-->S1(001): xxx1x
S1(001)-->S2(010): x1xxx
S2(010)-->S3(011): xxxxx
S3(011)-->S4(100): 1xxxx
S4(100)-->S1(001): xx1x0
S4(100)-->S5(101): xx1x1
S5(101)-->S0(000): xxxxx

Executing : FSM inference successfully. Time elapsed: 0.122s wall, 0.078s user + 0.031s system = 0.109s CPU (90.0%)

Start sdm2adm.
I: Constant propagation done on N310_1 (bmsWIDEMUX).
I: Constant propagation done on N280 (bmsWIDEMUX).
I: Constant propagation done on N346_1 (bmsWIDEMUX).
I: Constant propagation done on N328_1 (bmsWIDEMUX).
I: Constant propagation done on N287 (bmsWIDEMUX).
I: Constant propagation done on N89_11 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N141 (bmsREDXOR).
I: Constant propagation done on N151 (bmsREDXOR).
Executing : sdm2adm successfully. Time elapsed: 0.462s wall, 0.453s user + 0.016s system = 0.469s CPU (101.4%)

Saving design to DB.
Action compile: Real time elapsed is 7.000 sec
Action compile: CPU time elapsed is 4.609 sec
Current time: Wed Nov  9 00:17:50 2022
Action compile: Peak memory pool usage is 148,332,544 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov  9 00:17:50 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 684)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 693)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 711)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 720)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 855)] | Port ds1 has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 861)] | Port ds2 has been placed at location H13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 867)] | Port ds3 has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 898)] | Port ds0 has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 910)] | Port stcp1 has been placed at location F14, whose type is share pin.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
Constraint check end.
Executing : get_ports pclk_mod_in
Executing : get_ports pclk_mod_in successfully.
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_mod5[2:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3l[4:0]' is being ignored due to limitations in architecture.
Start pre-mapping.
I: Removed bmsDECODER inst ND50_0 that is redundant to ND47
I: Removed bmsDECODER inst ND52_0 that is redundant to ND47
I: Removed bmsDECODER inst ND54_0 that is redundant to ND47
I: Removed bmsDECODER inst ND56_0 that is redundant to ND47
I: Removed bmsDECODER inst ND58_0 that is redundant to ND47
I: Removed bmsDECODER inst ND60_0 that is redundant to ND47
I: Removed bmsDECODER inst ND62_0 that is redundant to ND47
I: Removed bmsDECODER inst ND64_0 that is redundant to ND47
I: Removed bmsDECODER inst ND66_0 that is redundant to ND47
I: Removed bmsDECODER inst ND68_0 that is redundant to ND47
I: Removed bmsDECODER inst ND70_0 that is redundant to ND47
I: Removed bmsDECODER inst ND72_0 that is redundant to ND47
I: Removed bmsDECODER inst ND74_0 that is redundant to ND47
I: Removed bmsDECODER inst ND76_0 that is redundant to ND47
I: Removed bmsDECODER inst ND78_0 that is redundant to ND47
I: Removed bmsDECODER inst ND80_0 that is redundant to ND47
I: Removed bmsDECODER inst ND82_0 that is redundant to ND47
I: Removed bmsDECODER inst ND84_0 that is redundant to ND47
I: Removed bmsDECODER inst ND86_0 that is redundant to ND47
I: Removed bmsDECODER inst ND48_0 that is redundant to ND47
I: Removed bmsPMUX inst N253_1 that is redundant to N224_1
I: Removed bmsPMUX inst N282_1 that is redundant to N224_1
I: Removed bmsPMUX inst N311_1 that is redundant to N224_1
I: Removed bmsPMUX inst N340_1 that is redundant to N224_1
I: Removed bmsPMUX inst N369_1 that is redundant to N224_1
I: Removed bmsPMUX inst N398_1 that is redundant to N224_1
I: Removed bmsPMUX inst N427_1 that is redundant to N224_1
I: Removed bmsPMUX inst N456_1 that is redundant to N224_1
I: Removed bmsPMUX inst N485_1 that is redundant to N224_1
I: Removed bmsPMUX inst N514_1 that is redundant to N224_1
I: Removed bmsPMUX inst N543_1 that is redundant to N224_1
I: Removed bmsPMUX inst N572_1 that is redundant to N224_1
I: Removed bmsPMUX inst N601_1 that is redundant to N224_1
I: Removed bmsPMUX inst N630_1 that is redundant to N224_1
I: Removed bmsPMUX inst N659_1 that is redundant to N224_1
I: Removed bmsPMUX inst N688_1 that is redundant to N224_1
I: Removed bmsPMUX inst N717_1 that is redundant to N224_1
I: Removed bmsPMUX inst N746_1 that is redundant to N224_1
I: Removed bmsPMUX inst N775_1 that is redundant to N224_1
I: Removed bmsREDOR inst N260 that is redundant to N231
I: Removed bmsREDOR inst N289 that is redundant to N231
I: Removed bmsREDOR inst N318 that is redundant to N231
I: Removed bmsREDOR inst N347 that is redundant to N231
I: Removed bmsREDOR inst N376 that is redundant to N231
I: Removed bmsREDOR inst N405 that is redundant to N231
I: Removed bmsREDOR inst N434 that is redundant to N231
I: Removed bmsREDOR inst N463 that is redundant to N231
I: Removed bmsREDOR inst N492 that is redundant to N231
I: Removed bmsREDOR inst N521 that is redundant to N231
I: Removed bmsREDOR inst N550 that is redundant to N231
I: Removed bmsREDOR inst N579 that is redundant to N231
I: Removed bmsREDOR inst N608 that is redundant to N231
I: Removed bmsREDOR inst N637 that is redundant to N231
I: Removed bmsREDOR inst N666 that is redundant to N231
I: Removed bmsREDOR inst N695 that is redundant to N231
I: Removed bmsREDOR inst N724 that is redundant to N231
I: Removed bmsREDOR inst N753 that is redundant to N231
I: Removed bmsREDOR inst N782 that is redundant to N231
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'wr_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N115 (bmsREDAND).
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N27 (bmsWIDEINV).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully. Time elapsed: 0.764s wall, 0.734s user + 0.031s system = 0.766s CPU (100.2%)

Start mod-gen.
W: Public-4008: Instance 'u_video_pixel_counter/line_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/p_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/active_x[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_b_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_g_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_r_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0]
W: Register block_mean_cal/u_block_mean/block_mean_temp[9] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/b_temp[13] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/g_temp[0] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/r_temp[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[1] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[1] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[10] that is redundant to u_aq_axi_master/reg_rd_len[9]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[10] that is redundant to u_aq_axi_master/reg_wr_len[9]
Executing : mod-gen successfully. Time elapsed: 3.938s wall, 3.906s user + 0.016s system = 3.922s CPU (99.6%)

Start logic-optimization.
W: Removed GTP_DLATCH inst block_mean_cal/u_block_mean/next_state[1] that is stuck at constant 0.
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7657_4 that is redundant to fifo_led/u_WS2812/N6877_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6877_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7837_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7237_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7417_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6817_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7717_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7357_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6937_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7477_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6757_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7597_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7897_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7177_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7117_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7537_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7777_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7057_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7297_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6997_4 that is redundant to fifo_led/u_WS2812/N911
Executing : logic-optimization successfully. Time elapsed: 3.061s wall, 2.938s user + 0.141s system = 3.078s CPU (100.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst block_mean_cal/u_block_mean/state[1] that is stuck at constant 0.
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[8] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.602s wall, 0.594s user + 0.000s system = 0.594s CPU (98.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 2.844s wall, 2.750s user + 0.094s system = 2.844s CPU (100.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.724s wall, 0.734s user + 0.000s system = 0.734s CPU (101.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.953s wall, 0.953s user + 0.000s system = 0.953s CPU (100.0%)


Cell Usage:
GTP_APM_E1 (SIMD)           4 uses
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     548 uses
GTP_DFF_C                   591 uses
GTP_DFF_CE                 1953 uses
GTP_DFF_E                    31 uses
GTP_DFF_P                     8 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     8 uses
GTP_DFF_S                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                   20 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                      56 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     27 uses
GTP_LUT2                    152 uses
GTP_LUT3                    272 uses
GTP_LUT4                    208 uses
GTP_LUT5                    472 uses
GTP_LUT5CARRY              1960 uses
GTP_LUT5M                   374 uses
GTP_MUX2LUT6                120 uses
GTP_MUX2LUT7                 34 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 30 uses
GTP_ROM64X1                  11 uses

I/O ports: 102
GTP_INBUF                  30 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 15 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 3607 of 17536 (20.57%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 3607
Total Registers: 3155 of 26304 (11.99%)
Total Latches: 0

DRM18K:
Total DRM18K = 21.0 of 48 (43.75%)

APMs:
Total APMs = 2.00 of 30 (6.67%)

Total I/O ports = 105 of 240 (43.75%)


Number of unique control sets : 176
  CLK(video_clk5x)                                 : 30
  CLK(pclk_mod_in_g)                               : 34
  CLK(video_clk)                                   : 90
  CLK(sys_clk_g)                                   : 394
  CLK(ui_clk), CE(u_aq_axi_master.N649)            : 1
  CLK(sys_clk_g), CE(fifo_led.u_hc595.N143)        : 2
  CLK(sys_clk_g), CE(fifo_led.u_hc595.N168)        : 3
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(pclk_mod_in_g), CE(~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(sys_clk_g), CE(~fifo_led.empty)              : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn)       : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11)      : 13
  CLK(ui_clk), C(~nt_rst_n)                        : 32
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 34
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 33
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr)   : 40
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr)     : 42
  CLK(ui_clk), CP(frame_read_write_m0.write_fifo_aclr)         : 43
      CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr)      : 42
      CLK(ui_clk), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(video_clk), C(~nt_rst_n)                     : 92
  CLK(pclk_mod_in_g), CP(~nt_rst_n)                : 113
      CLK(pclk_mod_in_g), C(~nt_rst_n)             : 112
      CLK(pclk_mod_in_g), P(~nt_rst_n)             : 1
  CLK(sys_clk_g), C(~nt_rst_n)                     : 125
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6757)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6817)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6877)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6937)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6997)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7057)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7117)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7177)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7237)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7297)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7357)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7417)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7477)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7537)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7597)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7657)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7717)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7777)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7837)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7897)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)         : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N19)     : 2
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N583)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23)     : 3
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)     : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)        : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3)    : 5
  CLK(block_mean_cal.cnt_de_o), CP(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)       : 6
      CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 5
      CLK(block_mean_cal.cnt_de_o), P(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 1
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1121)  : 6
  CLK(pclk_mod_in_g), CP(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)      : 6
      CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 5
      CLK(pclk_mod_in_g), P(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6639)    : 6
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.data_flag)     : 6
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N594)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N594)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N594)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383)       : 7
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)          : 7
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 6
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N488)         : 7
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N488)      : 6
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N488)      : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N151)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N153)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N154)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N155)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N156)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N157)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N158)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N159)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N160)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N161)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N162)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N163)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N164)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N165)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N166)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N167)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N168)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N169)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N170)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N171)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N172)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N173)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N174)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N175)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N176)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N177)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N178)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N179)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N180)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N181)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N182)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N183)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N184)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N185)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N186)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N187)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N188)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N189)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N190)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N191)    : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos)  : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N559)    : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N644)    : 8
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1117)  : 9
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6697)    : 10
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)      : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 11
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 12
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N248)       : 12
  CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 13
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)    : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1091)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1096)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1101)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1106)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1208)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1213)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1218)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1223)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1228)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1233)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1238)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1243)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1248)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1253)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1258)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1263)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1268)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1273)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1278)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1283)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1288)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1293)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1298)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1303)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1308)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1313)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1318)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1323)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1328)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1333)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1338)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1343)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1348)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1353)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1358)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1363)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1368)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1373)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1378)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1383)  : 14
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360)      : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N281)     : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N228)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N252)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N209)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N232)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N513)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N731)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N504)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N450)    : 32
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1125)  : 560
  CLK(video_clk5x), RS(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])           : 11
      CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 8
      CLK(video_clk5x), S(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 3


Number of DFF:CE Signals : 159
  u_aq_axi_master.N649(from GTP_LUT2:Z)            : 1
  fifo_led.u_WS2812.N6757(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6817(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6877(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6937(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6997(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7057(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7117(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7177(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7237(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7297(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7357(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7417(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7477(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7537(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7597(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7657(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7717(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7777(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7837(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7897(from GTP_LUT4:Z)         : 2
  fifo_led.u_hc595.N143(from GTP_LUT5:Z)           : 2
  u_aq_axi_master.N19(from GTP_LUT2:Z)             : 2
  u_aq_axi_master.N583(from GTP_LUT2:Z)            : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104(from GTP_LUT5:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done(from GTP_DFF_C:Q)       : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294(from GTP_LUT2:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412(from GTP_LUT2:Z)    : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag(from GTP_INV:Z)       : 2
  fifo_led.u_hc595.N168(from GTP_LUT4:Z)           : 3
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23(from GTP_LUT5:Z)   : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99(from GTP_LUT5:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110(from GTP_LUT5:Z)      : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3(from GTP_LUT4:Z)  : 5
  block_mean_cal.u_block_mean.N1121(from GTP_LUT3:Z)     : 6
  block_mean_cal.u_video_pixel_counter.N45(from GTP_LUT5:Z)    : 6
  block_mean_cal.u_video_pixel_counter.N88(from GTP_LUT3:Z)    : 6
  fifo_led.u_WS2812.N6639(from GTP_LUT3:Z)         : 6
  fifo_led.u_data_tx.data_flag(from GTP_LUT2:Z)    : 6
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT5:Z)      : 6
  u_aq_axi_master.N594(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N185(from GTP_LUT5:Z)       : 7
  u_aq_axi_master.N488(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383(from GTP_LUT5:Z)  : 7
  fifo_led.u_data_tx.N151(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N153(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N154(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N155(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N156(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N157(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N158(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N159(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N160(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N161(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N162(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N163(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N164(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N165(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N166(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N167(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N168(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N169(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N170(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N171(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N172(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N173(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N174(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N175(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N176(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N177(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N178(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N179(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N180(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N181(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N182(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N183(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N184(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N185(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N186(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N187(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N188(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N189(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N190(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N191(from GTP_LUT5:Z)         : 8
  u_aq_axi_master.N559(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N644(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286(from GTP_LUT4:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos(from GTP_LUT2:Z)      : 8
  block_mean_cal.u_block_mean.N1117(from GTP_LUT5M:Z)    : 9
  fifo_led.u_WS2812.N6697(from GTP_LUT5:Z)         : 10
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267(from GTP_LUT5M:Z)    : 11
  ~fifo_led.empty(from GTP_INV:Z)                  : 11
  ~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 11
  video_timing_data_m0.color_bar_m0.N248(from GTP_LUT5:Z)      : 12
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 12
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 13
  block_mean_cal.u_block_mean.N1091(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1096(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1101(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1106(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1208(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1213(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1218(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1223(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1228(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1233(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1238(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1243(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1248(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1253(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1258(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1263(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1268(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1273(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1278(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1283(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1288(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1293(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1298(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1303(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1308(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1313(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1318(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1323(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1328(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1333(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1338(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1343(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1348(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1353(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1358(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1363(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1368(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1373(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1378(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1383(from GTP_LUT5:Z)     : 14
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 14
  frame_read_write_m0.frame_fifo_read_m0.N281(from GTP_LUT4:Z)       : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360(from GTP_LUT4:Z)    : 16
  frame_read_write_m0.frame_fifo_read_m0.N228(from GTP_LUT4:Z)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N252(from GTP_LUT3:Z)       : 19
  frame_read_write_m0.frame_fifo_write_m0.N209(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N232(from GTP_LUT3:Z)      : 19
  u_aq_axi_master.N513(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N731(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N504(from GTP_LUT5:Z)            : 23
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 23
  u_aq_axi_master.N450(from GTP_LUT5:Z)            : 32
  block_mean_cal.u_block_mean.N1125(from GTP_LUT3:Z)     : 560

Number of DFF:CLK Signals : 7
  block_mean_cal.cnt_de_o(from GTP_DFF_C:Q)        : 19
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 243
  ui_clk(from GTP_PLL_E1:CLKOUT3)                  : 400
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 917
  pclk_mod_in_g(from GTP_CLKBUFG:CLKOUT)           : 1357

Number of DFF:CP Signals : 6
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn(from GTP_INV:Z)   : 10
  block_mean_cal.u_video_pixel_counter.N11(from GTP_LUT2:Z)    : 19
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 99
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 110
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_rst_n(from GTP_INV:Z)                        : 2189

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)   : 11

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds5' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred(period: 10000 ps) and sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred(period: 13461 ps), its may be asynchronous clocks.
Action synthesize: Real time elapsed is 18.000 sec
Action synthesize: CPU time elapsed is 16.563 sec
Current time: Wed Nov  9 00:18:07 2022
Action synthesize: Peak memory pool usage is 306,262,016 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Nov  9 00:18:07 2022
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/final_test/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

License checkout: fabric_inserter
Creating module hierarchy.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_ipsl_hmic_h_top/pll_pclk in design, driver pin CLKOUT1(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net ui_clk in design, driver pin CLKOUT3(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance frame_read_write_m0/frame_fifo_read_m0/fifo_aclr).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 1.593750 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 2        | 30            | 7                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3727     | 26304         | 15                  
| LUT                   | 4178     | 17536         | 24                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 26       | 48            | 55                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 105      | 240           | 44                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 4             | 25                  
| START                 | 0        | 1             | 0                   
| USCM                  | 8        | 20            | 40                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Projects/FPGA_match/final_test/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 15.000 sec
Action dev_map: CPU time elapsed is 5.203 sec
Current time: Wed Nov  9 00:18:21 2022
Action dev_map: Peak memory pool usage is 266,727,424 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Nov  9 00:18:21 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/final_test/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/Projects/FPGA_match/final_test/device_map/top.pcf
Constraint check start.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port ds0 -LOC D17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 23)] | Port ds0 has been placed at location D17, whose type is share pin.
Executing : def_port ds0 -LOC D17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds1 -LOC E18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 24)] | Port ds1 has been placed at location E18, whose type is share pin.
Executing : def_port ds1 -LOC E18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds2 -LOC H13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 25)] | Port ds2 has been placed at location H13, whose type is share pin.
Executing : def_port ds2 -LOC H13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds3 -LOC G13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 26)] | Port ds3 has been placed at location G13, whose type is share pin.
Executing : def_port ds3 -LOC G13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds4 -LOC F13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port ds4 -LOC F13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds5 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port ds5 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_casn_ch0 -LOC T1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_cke_ch0 -LOC L4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_csn_ch0 -LOC R1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_ddr_clk_w -LOC U3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_ddr_clkn_w -LOC V3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_out -LOC P8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_loop_out -LOC P8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_out_h -LOC U4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_loop_out_h -LOC U4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_odt_ch0 -LOC V2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_rasn_ch0 -LOC R2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_rstn_ch0 -LOC M2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_wen_ch0 -LOC V1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port shcp -LOC J14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port shcp -LOC J14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port shcp1 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port shcp1 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port stcp -LOC J15 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port stcp -LOC J15 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port stcp1 -LOC F14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 64)] | Port stcp1 has been placed at location F14, whose type is share pin.
Executing : def_port stcp1 -LOC F14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 68)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 69)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 71)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 72)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port pad_loop_in -LOC P7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port pad_loop_in -LOC P7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_in_h -LOC V4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port pad_loop_in_h -LOC V4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f D:/Projects/FPGA_match/final_test/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 652190


Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance sys_clkbufg/gopclkbufg to USCM_74_104.
Mapping instance cmos_pclkbufg/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_6/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_107.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_51.
Mapping instance video_clk5xbufg/gopclkbufg to USCM_74_108.
Mapping instance video_clkbufg/gopclkbufg to USCM_74_109.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_111.
Pre global placement takes 9.02 sec.

Global placement started.
Run super clustering :
	Initial slack -2009.
	2 iterations finished.
	Final slack -1707.
Super clustering done.
Design Utilization : 24%.
Wirelength after global placement is 48460.
Global placement takes 4.50 sec.

Post global placement started.
Placed fixed group with base inst de_input_ibuf/opit_1 on IOL_151_10.
Placed fixed group with base inst ds0_obuf/opit_1 on IOL_151_257.
Placed fixed group with base inst ds1_obuf/opit_1 on IOL_151_254.
Placed fixed group with base inst ds2_obuf/opit_1 on IOL_151_225.
Placed fixed group with base inst ds3_obuf/opit_1 on IOL_151_233.
Placed fixed group with base inst ds4_obuf/opit_1 on IOL_151_241.
Placed fixed group with base inst ds5_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst hs_input_ibuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pclk_mod_in_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rgb_b_ibuf[0]/opit_1 on IOL_151_9.
Placed fixed group with base inst rgb_b_ibuf[1]/opit_1 on IOL_151_17.
Placed fixed group with base inst rgb_b_ibuf[2]/opit_1 on IOL_151_18.
Placed fixed group with base inst rgb_b_ibuf[3]/opit_1 on IOL_151_41.
Placed fixed group with base inst rgb_b_ibuf[4]/opit_1 on IOL_151_42.
Placed fixed group with base inst rgb_b_ibuf[5]/opit_1 on IOL_151_21.
Placed fixed group with base inst rgb_b_ibuf[6]/opit_1 on IOL_151_22.
Placed fixed group with base inst rgb_b_ibuf[7]/opit_1 on IOL_151_81.
Placed fixed group with base inst rgb_g_ibuf[0]/opit_1 on IOL_151_73.
Placed fixed group with base inst rgb_g_ibuf[1]/opit_1 on IOL_151_77.
Placed fixed group with base inst rgb_g_ibuf[2]/opit_1 on IOL_151_145.
Placed fixed group with base inst rgb_g_ibuf[3]/opit_1 on IOL_151_146.
Placed fixed group with base inst rgb_g_ibuf[4]/opit_1 on IOL_151_130.
Placed fixed group with base inst rgb_g_ibuf[5]/opit_1 on IOL_151_129.
Placed fixed group with base inst rgb_g_ibuf[6]/opit_1 on IOL_151_166.
Placed fixed group with base inst rgb_g_ibuf[7]/opit_1 on IOL_151_138.
Placed fixed group with base inst rgb_r_ibuf[0]/opit_1 on IOL_151_133.
Placed fixed group with base inst rgb_r_ibuf[1]/opit_1 on IOL_151_165.
Placed fixed group with base inst rgb_r_ibuf[2]/opit_1 on IOL_151_134.
Placed fixed group with base inst rgb_r_ibuf[3]/opit_1 on IOL_151_162.
Placed fixed group with base inst rgb_r_ibuf[4]/opit_1 on IOL_151_45.
Placed fixed group with base inst rgb_r_ibuf[5]/opit_1 on IOL_151_50.
Placed fixed group with base inst rgb_r_ibuf[6]/opit_1 on IOL_151_49.
Placed fixed group with base inst rgb_r_ibuf[7]/opit_1 on IOL_151_5.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst shcp1_obuf/opit_1 on IOL_151_174.
Placed fixed group with base inst shcp_obuf/opit_1 on IOL_151_209.
Placed fixed group with base inst stcp1_obuf/opit_1 on IOL_151_242.
Placed fixed group with base inst stcp_obuf/opit_1 on IOL_151_210.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed group with base inst vs_input_ibuf/opit_1 on IOL_151_13.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_111.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_74_106.
Placed fixed instance cmos_pclkbufg/gopclkbufg on USCM_74_105.
Placed fixed instance sys_clkbufg/gopclkbufg on USCM_74_104.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance video_clk5xbufg/gopclkbufg on USCM_74_108.
Placed fixed instance video_clkbufg/gopclkbufg on USCM_74_109.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_51.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 52253.
Macro cell placement takes 0.02 sec.

Run super clustering :
	Initial slack -2009.
	2 iterations finished.
	Final slack -1707.
Super clustering done.
Design Utilization : 24%.
Wirelength after post global placement is 52611.
Post global placement takes 4.33 sec.

Legalization started.
Wirelength after legalization is 55707.
Legalization takes 0.48 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is -1127.
Wirelength after replication placement is 55707.
Legalized cost -1127.000000.
Cost at iteration 0 : -1127.000000, wslk -1020.
Cost at iteration 1 : -1017.000000, wslk -1017.
Cost at iteration 2 : -1017.000000, wslk -1017.
Cost at iteration 3 : -1017.000000, wslk -1017.
Cost at iteration 4 : -1017.000000, wslk -1017.
Cost at iteration 5 : -1017.000000, wslk -1017.
Cost at iteration 6 : -1017.000000, wslk -1017.
Cost at iteration 7 : -1017.000000, wslk -1017.
Cost at iteration 8 : -1017.000000, wslk -1017.
Cost at iteration 9 : -1017.000000, wslk -1017.
Cost at iteration 10 : -1017.000000, wslk -1017.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 56346.
Timing-driven detailed placement takes 2.67 sec.

Worst slack is -1017, TNS after placement is -20272.
Placement done.
Total placement takes 21.95 sec.
Finished placement. (CPU time elapsed 0h:00m:23s)

Routing started.
Building routing graph takes 1.02 sec.
Worst slack is -1017, TNS before global route is -20272.
Processing design graph takes 0.52 sec.
Total memory for routing:
	50.406605 M.
Total nets for routing : 7792.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 84 nets, it takes 0.02 sec.
Unrouted nets 196 at the end of iteration 0.
Unrouted nets 140 at the end of iteration 1.
Unrouted nets 95 at the end of iteration 2.
Unrouted nets 56 at the end of iteration 3.
Unrouted nets 37 at the end of iteration 4.
Unrouted nets 18 at the end of iteration 5.
Unrouted nets 8 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 5 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 3 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 0 at the end of iteration 31.
Global Routing step 2 processed 325 nets, it takes 1.48 sec.
Unrouted nets 86 at the end of iteration 0.
Unrouted nets 47 at the end of iteration 1.
Unrouted nets 12 at the end of iteration 2.
Unrouted nets 6 at the end of iteration 3.
Unrouted nets 3 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 3 processed 574 nets, it takes 1.25 sec.
Global routing takes 2.77 sec.
Total 8826 subnets.
    forward max bucket size 18380 , backward 248.
        Unrouted nets 4832 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.515625 sec.
    forward max bucket size 242 , backward 285.
        Unrouted nets 3604 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.093750 sec.
    forward max bucket size 335 , backward 253.
        Unrouted nets 2696 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.000000 sec.
    forward max bucket size 239 , backward 221.
        Unrouted nets 2248 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.593750 sec.
    forward max bucket size 224 , backward 163.
        Unrouted nets 1695 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.421875 sec.
    forward max bucket size 295 , backward 168.
        Unrouted nets 1206 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.328125 sec.
    forward max bucket size 295 , backward 199.
        Unrouted nets 839 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.218750 sec.
    forward max bucket size 253 , backward 248.
        Unrouted nets 597 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.156250 sec.
    forward max bucket size 303 , backward 214.
        Unrouted nets 411 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.125000 sec.
    forward max bucket size 213 , backward 406.
        Unrouted nets 222 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.078125 sec.
    forward max bucket size 306 , backward 150.
        Unrouted nets 175 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.046875 sec.
    forward max bucket size 138 , backward 90.
        Unrouted nets 127 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.046875 sec.
    forward max bucket size 119 , backward 64.
        Unrouted nets 73 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.046875 sec.
    forward max bucket size 28 , backward 40.
        Unrouted nets 51 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 31.
        Unrouted nets 32 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.046875 sec.
    forward max bucket size 24 , backward 51.
        Unrouted nets 20 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 21.
        Unrouted nets 21 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 27.
        Unrouted nets 13 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 21.
        Unrouted nets 8 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 10.
        Unrouted nets 0 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from block_mean_cal/u_video_pixel_counter/de_d/opit_0_inv:Q to block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/opit_0_A2Q21:CLK is routed by SRB.
Detailed routing takes 6.14 sec.
Start fix hold violation.
Build tmp routing results takes 0.08 sec.
Timing analysis takes 0.69 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 641.
Incremental timing analysis takes 0.53 sec.
Hold violation fix iter 1 takes 0.02 sec, total_step_forward 1896.
Incremental timing analysis takes 0.52 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.53 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.80 sec.
Used srb routing arc is 64806.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 14.48 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 2        | 30            | 7                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 1292     | 3274          | 40                  
|   FF                     | 2798     | 19644         | 15                  
|   LUT                    | 3278     | 13096         | 26                  
|   LUT-FF pairs           | 765      | 13096         | 6                   
| Use of CLMS              | 411      | 1110          | 38                  
|   FF                     | 929      | 6660          | 14                  
|   LUT                    | 992      | 4440          | 23                  
|   LUT-FF pairs           | 216      | 4440          | 5                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 34                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 26       | 48            | 55                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 105      | 240           | 44                  
|   IOBD                   | 53       | 120           | 45                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 51       | 114           | 45                  
| Use of IOCKDIV           | 1        | 12            | 9                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 121      | 240           | 51                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 34                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:39s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 43.000 sec
Action pnr: CPU time elapsed is 42.234 sec
Current time: Wed Nov  9 00:19:04 2022
Action pnr: Peak memory pool usage is 639,279,104 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:39s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Nov  9 00:19:05 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 652190

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[6]/opit_0_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds5' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred(period: 10000 ps) and sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred(period: 13461 ps), its may be asynchronous clocks.
Action report_timing: Real time elapsed is 8.000 sec
Action report_timing: CPU time elapsed is 7.234 sec
Current time: Wed Nov  9 00:19:12 2022
Action report_timing: Peak memory pool usage is 525,549,568 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Nov  9 00:19:13 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.031250 sec.
Generating architecture configuration.
The bitstream file is "D:/Projects/FPGA_match/final_test/generate_bitstream/top.sbit"
Generate programming file takes 11.765625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 14.750 sec
Current time: Wed Nov  9 00:19:28 2022
Action gen_bit_stream: Peak memory pool usage is 384,708,608 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
