    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIC_IN
MIC_IN__0__MASK EQU 0x02
MIC_IN__0__PC EQU CYREG_PRT4_PC1
MIC_IN__0__PORT EQU 4
MIC_IN__0__SHIFT EQU 1
MIC_IN__AG EQU CYREG_PRT4_AG
MIC_IN__AMUX EQU CYREG_PRT4_AMUX
MIC_IN__BIE EQU CYREG_PRT4_BIE
MIC_IN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MIC_IN__BYP EQU CYREG_PRT4_BYP
MIC_IN__CTL EQU CYREG_PRT4_CTL
MIC_IN__DM0 EQU CYREG_PRT4_DM0
MIC_IN__DM1 EQU CYREG_PRT4_DM1
MIC_IN__DM2 EQU CYREG_PRT4_DM2
MIC_IN__DR EQU CYREG_PRT4_DR
MIC_IN__INP_DIS EQU CYREG_PRT4_INP_DIS
MIC_IN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MIC_IN__LCD_EN EQU CYREG_PRT4_LCD_EN
MIC_IN__MASK EQU 0x02
MIC_IN__PORT EQU 4
MIC_IN__PRT EQU CYREG_PRT4_PRT
MIC_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MIC_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MIC_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MIC_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MIC_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MIC_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MIC_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MIC_IN__PS EQU CYREG_PRT4_PS
MIC_IN__SHIFT EQU 1
MIC_IN__SLW EQU CYREG_PRT4_SLW

; SDCard_Clock_1
SDCard_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SDCard_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SDCard_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SDCard_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
SDCard_Clock_1__INDEX EQU 0x00
SDCard_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SDCard_Clock_1__PM_ACT_MSK EQU 0x01
SDCard_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SDCard_Clock_1__PM_STBY_MSK EQU 0x01

; SDCard_miso0
SDCard_miso0__0__MASK EQU 0x40
SDCard_miso0__0__PC EQU CYREG_PRT6_PC6
SDCard_miso0__0__PORT EQU 6
SDCard_miso0__0__SHIFT EQU 6
SDCard_miso0__AG EQU CYREG_PRT6_AG
SDCard_miso0__AMUX EQU CYREG_PRT6_AMUX
SDCard_miso0__BIE EQU CYREG_PRT6_BIE
SDCard_miso0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SDCard_miso0__BYP EQU CYREG_PRT6_BYP
SDCard_miso0__CTL EQU CYREG_PRT6_CTL
SDCard_miso0__DM0 EQU CYREG_PRT6_DM0
SDCard_miso0__DM1 EQU CYREG_PRT6_DM1
SDCard_miso0__DM2 EQU CYREG_PRT6_DM2
SDCard_miso0__DR EQU CYREG_PRT6_DR
SDCard_miso0__INP_DIS EQU CYREG_PRT6_INP_DIS
SDCard_miso0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SDCard_miso0__LCD_EN EQU CYREG_PRT6_LCD_EN
SDCard_miso0__MASK EQU 0x40
SDCard_miso0__PORT EQU 6
SDCard_miso0__PRT EQU CYREG_PRT6_PRT
SDCard_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SDCard_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SDCard_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SDCard_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SDCard_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SDCard_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SDCard_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SDCard_miso0__PS EQU CYREG_PRT6_PS
SDCard_miso0__SHIFT EQU 6
SDCard_miso0__SLW EQU CYREG_PRT6_SLW

; SDCard_mosi0
SDCard_mosi0__0__MASK EQU 0x40
SDCard_mosi0__0__PC EQU CYREG_PRT0_PC6
SDCard_mosi0__0__PORT EQU 0
SDCard_mosi0__0__SHIFT EQU 6
SDCard_mosi0__AG EQU CYREG_PRT0_AG
SDCard_mosi0__AMUX EQU CYREG_PRT0_AMUX
SDCard_mosi0__BIE EQU CYREG_PRT0_BIE
SDCard_mosi0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SDCard_mosi0__BYP EQU CYREG_PRT0_BYP
SDCard_mosi0__CTL EQU CYREG_PRT0_CTL
SDCard_mosi0__DM0 EQU CYREG_PRT0_DM0
SDCard_mosi0__DM1 EQU CYREG_PRT0_DM1
SDCard_mosi0__DM2 EQU CYREG_PRT0_DM2
SDCard_mosi0__DR EQU CYREG_PRT0_DR
SDCard_mosi0__INP_DIS EQU CYREG_PRT0_INP_DIS
SDCard_mosi0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SDCard_mosi0__LCD_EN EQU CYREG_PRT0_LCD_EN
SDCard_mosi0__MASK EQU 0x40
SDCard_mosi0__PORT EQU 0
SDCard_mosi0__PRT EQU CYREG_PRT0_PRT
SDCard_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SDCard_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SDCard_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SDCard_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SDCard_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SDCard_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SDCard_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SDCard_mosi0__PS EQU CYREG_PRT0_PS
SDCard_mosi0__SHIFT EQU 6
SDCard_mosi0__SLW EQU CYREG_PRT0_SLW

; SDCard_sclk0
SDCard_sclk0__0__MASK EQU 0x01
SDCard_sclk0__0__PC EQU CYREG_PRT6_PC0
SDCard_sclk0__0__PORT EQU 6
SDCard_sclk0__0__SHIFT EQU 0
SDCard_sclk0__AG EQU CYREG_PRT6_AG
SDCard_sclk0__AMUX EQU CYREG_PRT6_AMUX
SDCard_sclk0__BIE EQU CYREG_PRT6_BIE
SDCard_sclk0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SDCard_sclk0__BYP EQU CYREG_PRT6_BYP
SDCard_sclk0__CTL EQU CYREG_PRT6_CTL
SDCard_sclk0__DM0 EQU CYREG_PRT6_DM0
SDCard_sclk0__DM1 EQU CYREG_PRT6_DM1
SDCard_sclk0__DM2 EQU CYREG_PRT6_DM2
SDCard_sclk0__DR EQU CYREG_PRT6_DR
SDCard_sclk0__INP_DIS EQU CYREG_PRT6_INP_DIS
SDCard_sclk0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SDCard_sclk0__LCD_EN EQU CYREG_PRT6_LCD_EN
SDCard_sclk0__MASK EQU 0x01
SDCard_sclk0__PORT EQU 6
SDCard_sclk0__PRT EQU CYREG_PRT6_PRT
SDCard_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SDCard_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SDCard_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SDCard_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SDCard_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SDCard_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SDCard_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SDCard_sclk0__PS EQU CYREG_PRT6_PS
SDCard_sclk0__SHIFT EQU 0
SDCard_sclk0__SLW EQU CYREG_PRT6_SLW

; SDCard_SPI0_BSPIM
SDCard_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SDCard_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SDCard_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SDCard_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SDCard_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SDCard_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SDCard_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SDCard_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SDCard_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SDCard_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SDCard_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
SDCard_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SDCard_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
SDCard_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SDCard_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SDCard_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SDCard_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
SDCard_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SDCard_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SDCard_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
SDCard_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SDCard_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SDCard_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SDCard_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
SDCard_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
SDCard_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
SDCard_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SDCard_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SDCard_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
SDCard_SPI0_BSPIM_RxStsReg__4__POS EQU 4
SDCard_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
SDCard_SPI0_BSPIM_RxStsReg__5__POS EQU 5
SDCard_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
SDCard_SPI0_BSPIM_RxStsReg__6__POS EQU 6
SDCard_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
SDCard_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SDCard_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SDCard_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SDCard_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
SDCard_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
SDCard_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
SDCard_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
SDCard_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SDCard_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
SDCard_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
SDCard_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
SDCard_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB13_A0
SDCard_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB13_A1
SDCard_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
SDCard_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB13_D0
SDCard_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB13_D1
SDCard_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SDCard_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
SDCard_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB13_F0
SDCard_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB13_F1
SDCard_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
SDCard_SPI0_BSPIM_TxStsReg__0__POS EQU 0
SDCard_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
SDCard_SPI0_BSPIM_TxStsReg__1__POS EQU 1
SDCard_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SDCard_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SDCard_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
SDCard_SPI0_BSPIM_TxStsReg__2__POS EQU 2
SDCard_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
SDCard_SPI0_BSPIM_TxStsReg__3__POS EQU 3
SDCard_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
SDCard_SPI0_BSPIM_TxStsReg__4__POS EQU 4
SDCard_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
SDCard_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
SDCard_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SDCard_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB14_ST

; SDCard_SPI0_CS
SDCard_SPI0_CS__0__MASK EQU 0x80
SDCard_SPI0_CS__0__PC EQU CYREG_PRT0_PC7
SDCard_SPI0_CS__0__PORT EQU 0
SDCard_SPI0_CS__0__SHIFT EQU 7
SDCard_SPI0_CS__AG EQU CYREG_PRT0_AG
SDCard_SPI0_CS__AMUX EQU CYREG_PRT0_AMUX
SDCard_SPI0_CS__BIE EQU CYREG_PRT0_BIE
SDCard_SPI0_CS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SDCard_SPI0_CS__BYP EQU CYREG_PRT0_BYP
SDCard_SPI0_CS__CTL EQU CYREG_PRT0_CTL
SDCard_SPI0_CS__DM0 EQU CYREG_PRT0_DM0
SDCard_SPI0_CS__DM1 EQU CYREG_PRT0_DM1
SDCard_SPI0_CS__DM2 EQU CYREG_PRT0_DM2
SDCard_SPI0_CS__DR EQU CYREG_PRT0_DR
SDCard_SPI0_CS__INP_DIS EQU CYREG_PRT0_INP_DIS
SDCard_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SDCard_SPI0_CS__LCD_EN EQU CYREG_PRT0_LCD_EN
SDCard_SPI0_CS__MASK EQU 0x80
SDCard_SPI0_CS__PORT EQU 0
SDCard_SPI0_CS__PRT EQU CYREG_PRT0_PRT
SDCard_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SDCard_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SDCard_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SDCard_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SDCard_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SDCard_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SDCard_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SDCard_SPI0_CS__PS EQU CYREG_PRT0_PS
SDCard_SPI0_CS__SHIFT EQU 7
SDCard_SPI0_CS__SLW EQU CYREG_PRT0_SLW

; MIC_GND
MIC_GND__0__MASK EQU 0x01
MIC_GND__0__PC EQU CYREG_PRT4_PC0
MIC_GND__0__PORT EQU 4
MIC_GND__0__SHIFT EQU 0
MIC_GND__AG EQU CYREG_PRT4_AG
MIC_GND__AMUX EQU CYREG_PRT4_AMUX
MIC_GND__BIE EQU CYREG_PRT4_BIE
MIC_GND__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MIC_GND__BYP EQU CYREG_PRT4_BYP
MIC_GND__CTL EQU CYREG_PRT4_CTL
MIC_GND__DM0 EQU CYREG_PRT4_DM0
MIC_GND__DM1 EQU CYREG_PRT4_DM1
MIC_GND__DM2 EQU CYREG_PRT4_DM2
MIC_GND__DR EQU CYREG_PRT4_DR
MIC_GND__INP_DIS EQU CYREG_PRT4_INP_DIS
MIC_GND__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MIC_GND__LCD_EN EQU CYREG_PRT4_LCD_EN
MIC_GND__MASK EQU 0x01
MIC_GND__PORT EQU 4
MIC_GND__PRT EQU CYREG_PRT4_PRT
MIC_GND__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MIC_GND__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MIC_GND__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MIC_GND__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MIC_GND__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MIC_GND__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MIC_GND__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MIC_GND__PS EQU CYREG_PRT4_PS
MIC_GND__SHIFT EQU 0
MIC_GND__SLW EQU CYREG_PRT4_SLW

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 13
CYDEV_CHIP_DIE_PSOC4A EQU 6
CYDEV_CHIP_DIE_PSOC5LP EQU 12
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 6
CYDEV_CHIP_MEMBER_4C EQU 10
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 5
CYDEV_CHIP_MEMBER_4F EQU 7
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 4
CYDEV_CHIP_MEMBER_4L EQU 9
CYDEV_CHIP_MEMBER_4M EQU 8
CYDEV_CHIP_MEMBER_5A EQU 12
CYDEV_CHIP_MEMBER_5B EQU 11
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
