
*** Running vivado
    with args -log MCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCPU.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source MCPU.tcl -notrace
Command: synth_design -top MCPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11800 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 284.164 ; gain = 73.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MCPU' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/MCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'ADR' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/ADR.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADR' (2#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/ADR.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUoutDR' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/ALUoutDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUoutDR' (3#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/ALUoutDR.v:23]
INFO: [Synth 8-638] synthesizing module 'BDR' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/BDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'BDR' (4#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/BDR.v:23]
INFO: [Synth 8-638] synthesizing module 'IR' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (5#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-638] synthesizing module 'DBDR' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/DBDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'DBDR' (6#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/DBDR.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (7#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_ALUSrcA' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/Mux_ALUSrcA.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_ALUSrcA' (8#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/Mux_ALUSrcA.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_ALUSrcB' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_ALUSrc.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_ALUSrcB' (9#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_ALUSrc.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_ALU_memory_to_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU_mem_to_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_ALU_memory_to_reg' (10#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU_mem_to_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_PCSrc' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_PCSrc.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_PCSrc' (11#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_PCSrc.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_RegDst' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_RegDst.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_RegDst' (12#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_RegDst.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_WRdataSrc' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/Mux_WRdataSrc.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_WRdataSrc' (13#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/Mux_WRdataSrc.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_signExtend' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_signExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_signExtend' (14#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_signExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (15#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'Register' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-256] done synthesizing module 'Register' (16#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-638] synthesizing module 'addr_shift' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/addr_shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'addr_shift' (17#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/addr_shift.v:23]
INFO: [Synth 8-638] synthesizing module 'instructionMemory' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/vivado_homework/MCPU/instruction.txt' is read successfully [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v:32]
INFO: [Synth 8-256] done synthesizing module 'instructionMemory' (18#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'jumpInsExtend' [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/jumpInsExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'jumpInsExtend' (19#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/jumpInsExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'control_unit' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:60]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (20#1) [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'MCPU' (21#1) [E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/MCPU.v:23]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[27]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[26]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[25]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[24]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[23]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[22]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[21]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[20]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[19]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[18]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[17]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[16]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[15]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[14]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[13]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[12]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[11]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[10]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[9]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[8]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[7]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[6]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[5]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[4]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[3]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[2]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[1]
WARNING: [Synth 8-3331] design jumpInsExtend has unconnected port PC[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 360.191 ; gain = 149.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 360.191 ; gain = 149.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 360.191 ; gain = 149.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PCWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataMemWrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSrcA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSrcA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'memory_out_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/DataMemory.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'nextPC_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_PCSrc.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'WR_reg_addr_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_RegDst.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'instructionMemory_out_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'WRRegDSrc_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'DBdataSrc_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'DataMemWrite_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'DataMemRead_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:360]
WARNING: [Synth 8-327] inferring latch for variable 'PCWre_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 472.313 ; gain = 261.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                3 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 768   
	   3 Input      5 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 256   
	   4 Input      1 Bit        Muxes := 5     
	  18 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ADR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ALUoutDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module BDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DBDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 768   
	   5 Input      1 Bit        Muxes := 256   
Module Mux_ALUSrcA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux_ALUSrcB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux_ALU_memory_to_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux_PCSrc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux_RegDst 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Mux_WRdataSrc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux_signExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Register 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module instructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  18 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	  18 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "my_ALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design MCPU has port insMemWR driven by constant 1
WARNING: [Synth 8-3917] design MCPU has port ext_immediate_shift[1] driven by constant 0
WARNING: [Synth 8-3917] design MCPU has port ext_immediate_shift[0] driven by constant 0
WARNING: [Synth 8-3917] design MCPU has port jumpAddr_extend[1] driven by constant 0
WARNING: [Synth 8-3917] design MCPU has port jumpAddr_extend[0] driven by constant 0
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port data_addr[8]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\my_control_unit/DataMemRead_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\my_control_unit/ExtSel_reg )
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[31]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[30]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[29]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[28]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[27]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[26]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[25]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[24]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[23]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[22]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[21]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[20]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[19]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[18]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[17]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[16]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[15]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[14]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[13]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[12]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[11]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[10]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[9]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[8]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_out_reg[0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[31]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[30]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[29]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[28]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[27]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[26]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[25]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[24]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[23]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[22]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[21]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[20]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[19]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[18]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[17]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[16]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[15]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[14]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[13]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[12]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[11]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[10]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[9]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[8]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[7]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[6]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[5]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[4]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[3]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[2]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[1]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PCSrc/nextPC_reg[0]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[31]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[30]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[29]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[28]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[27]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[26]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[25]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[24]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[23]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[22]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[21]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[20]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[19]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[18]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[17]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[16]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[15]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[14]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[13]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[12]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[11]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[10]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[9]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[8]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[7]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[6]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[5]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[4]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[3]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[2]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[1]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_instructionMemory/instructionMemory_out_reg[0]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_control_unit/ExtSel_reg) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_control_unit/DataMemRead_reg) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PC/curPC_reg_rep[31]) is unused and will be removed from module MCPU.
WARNING: [Synth 8-3332] Sequential element (my_PC/curPC_reg_rep[30]) is unused and will be removed from module MCPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:34 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|instructionMemory | p_0_out    | 128x8         | LUT            | 
|instructionMemory | p_0_out    | 128x8         | LUT            | 
|instructionMemory | p_0_out    | 128x8         | LUT            | 
|instructionMemory | p_0_out    | 128x8         | LUT            | 
|MCPU              | p_0_out    | 128x8         | LUT            | 
|MCPU              | p_0_out    | 128x8         | LUT            | 
|MCPU              | p_0_out    | 128x8         | LUT            | 
|MCPU              | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|MCPU        | my_register/registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:35 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:43 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:46 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:47 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:48 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:48 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    37|
|4     |LUT2   |   225|
|5     |LUT3   |  2549|
|6     |LUT4   |   145|
|7     |LUT5   |  2453|
|8     |LUT6   |  3307|
|9     |MUXF7  |   606|
|10    |MUXF8  |   108|
|11    |RAM32M |    12|
|12    |FDRE   |  2394|
|13    |LD     |    24|
|14    |LDC    |     3|
|15    |IBUF   |     2|
|16    |OBUF   |   716|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             | 12618|
|2     |  my_register     |Register     |    12|
|3     |  my_ADR          |ADR          |   133|
|4     |  my_ALU          |ALU          |    13|
|5     |  my_ALUoutDR     |ALUoutDR     |  1261|
|6     |  my_BDR          |BDR          |  4146|
|7     |  my_DBDR         |DBDR         |    64|
|8     |  my_DataMemory   |DataMemory   |  5482|
|9     |  my_IR           |IR           |   243|
|10    |  my_PC           |PC           |   183|
|11    |  my_PCSrc        |Mux_PCSrc    |    71|
|12    |  my_RegDst       |Mux_RegDst   |     6|
|13    |  my_control_unit |control_unit |   284|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 1033.910 ; gain = 823.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 198 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1033.910 ; gain = 823.105
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:50 . Memory (MB): peak = 1033.910 ; gain = 823.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  LD => LDCE: 24 instances
  LDC => LDCE: 3 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:02:04 . Memory (MB): peak = 1033.910 ; gain = 823.418
INFO: [Common 17-1381] The checkpoint 'E:/vivado_homework/MCPU/MCPU/MCPU.runs/synth_1/MCPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1033.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 07 08:51:40 2017...
