# soc

Used to record my SoC design experience

# Tools 

>https://www.veripool.org/  
>https://www.edaplayground.com/  
>https://www.shiyanlou.com/  

>http://www.asic-world.com/  
>http://www.asic-world.com/verilog/tools.html  

# IPs

# SoCs
>ARM designstart    
