<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='267' type='unsigned int'/>
<offset>1632</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='267'>///&lt; # of SDep::Data sucss.</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='144' u='w' c='_ZN4llvm5SUnit7addPredERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='193' u='w' c='_ZN4llvm5SUnit10removePredERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='881' u='r' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGPrinter.cpp' l='39' u='r' c='_ZN4llvm14DOTGraphTraitsIPNS_11ScheduleDAGEE12isNodeHiddenEPKNS_5SUnitEPKS1_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2046' u='r' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2053' u='r' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2114' u='r' c='_ZNK12_GLOBAL__N_118RegReductionPQBase20MayReduceRegPressureEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2160' u='r' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2308' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2727' u='r' c='_ZL19canEnableCoalescingPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2949' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2999' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='3015' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNILPSched.cpp' l='88' u='r' c='_ZNK12_GLOBAL__N_115GCNILPScheduler15getNodePriorityEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNILPSched.cpp' l='96' u='r' c='_ZNK12_GLOBAL__N_115GCNILPScheduler15getNodePriorityEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='417' u='r' c='_ZNK4llvm16HexagonSubtarget21adjustSchedDependencyEPNS_5SUnitEiS2_iRNS_4SDepE'/>
