// Seed: 3572027910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  `define pp_5 0
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri id_5,
    input uwire id_6,
    output logic id_7,
    output uwire id_8,
    input wor id_9
    , id_15,
    input wor id_10,
    input uwire id_11,
    output uwire id_12,
    input uwire id_13
);
  always_ff @(1) id_12 = id_2;
  assign id_8  = id_2;
  assign id_12 = 1;
  always begin : LABEL_0
    id_7 <= 1;
  end
  supply0 id_16;
  id_17(
      id_2, id_5, 1'b0
  );
  assign id_16 = id_3;
  wire id_18, id_19, id_20, id_21, id_22;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_19
  );
  wire id_23;
  assign id_18 = id_21;
endmodule
