
Circuit 1 cell nfet_05v0 and Circuit 2 cell nfet_06v0 are black boxes.
Warning: Equate pins:  cell nfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_05v0                       |Circuit 2: nfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_05v0 and nfet_06v0 are equivalent.

Circuit 1 cell pfet_05v0 and Circuit 2 cell pfet_06v0 are black boxes.
Warning: Equate pins:  cell pfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_05v0                       |Circuit 2: pfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_05v0 and pfet_06v0 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
nfet_05v0 (8)                              |nfet_06v0 (8)                              
pfet_05v0 (8)                              |pfet_06v0 (8)                              
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
E                                          |E                                          
D                                          |D                                          
Q                                          |Q                                          
VPW                                        |VPW                                        
VNW                                        |VNW                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__latq_1 and gf180mcu_fd_sc_mcu9t5v0__latq_1 are equivalent.
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__nand2_1$1 in circuit DFF_2phase_1 (0)(1 instance)
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__inv_1$2 in circuit DFF_2phase_1 (0)(1 instance)
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__inv_1 in circuit DFF_2phase_1 (1)(1 instance)
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__nand2_1 in circuit DFF_2phase_1 (1)(1 instance)

Subcircuit summary:
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        |gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        
pfet_05v0 (3)                              |pfet_06v0 (3)                              
nfet_05v0 (3)                              |nfet_06v0 (3)                              
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VDD                                        |VDD                                        
Q                                          |Q                                          
D                                          |D                                          
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
gated_control                              |gated_control                              
EN                                         |EN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes DFF_2phase_1 and DFF_2phase_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__and2_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__and2_1 
-------------------------------------------|-------------------------------------------
pfet_05v0 (3)                              |pfet_06v0 (3)                              
nfet_05v0 (3)                              |nfet_06v0 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__and2_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__and2_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
VSS                                        |VSS                                        
A2                                         |A2                                         
Z                                          |Z                                          
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__and2_1 and gf180mcu_fd_sc_mcu9t5v0__and2_1 are equivalent.
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__inv_1$3 in circuit swmatrix_Tgate (0)(1 instance)
Flattening unmatched subcell nfet$1 in circuit swmatrix_Tgate (0)(1 instance)
Flattening unmatched subcell pfet$1 in circuit swmatrix_Tgate (0)(1 instance)
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__inv_1 in circuit swmatrix_Tgate (1)(1 instance)

Class swmatrix_Tgate (0):  Merged 22 parallel devices.
Subcircuit summary:
Circuit 1: swmatrix_Tgate                  |Circuit 2: swmatrix_Tgate                  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
nfet_03v3 (6->1)                           |nfet_03v3 (1)                              
pfet_03v3 (18->1)                          |pfet_03v3 (1)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_Tgate                  |Circuit 2: swmatrix_Tgate                  
-------------------------------------------|-------------------------------------------
T1                                         |T1                                         
T2                                         |T2                                         
gated_control                              |gated_control                              
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes swmatrix_Tgate and swmatrix_Tgate are equivalent.

Subcircuit summary:
Circuit 1: ShiftReg_row_10_2               |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
DFF_2phase_1 (10)                          |DFF_2phase_1 (10)                          
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 26                         |Number of nets: 26                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ShiftReg_row_10_2               |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
Q[1]                                       |Q[1]                                       
Q[2]                                       |Q[2]                                       
Q[3]                                       |Q[3]                                       
Q[4]                                       |Q[4]                                       
Q[5]                                       |Q[5]                                       
Q[6]                                       |Q[6]                                       
Q[7]                                       |Q[7]                                       
Q[8]                                       |Q[8]                                       
Q[9]                                       |Q[9]                                       
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
EN                                         |EN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
D_in                                       |D_in                                       
gc[1]                                      |gc[1]                                      
gc[2]                                      |gc[2]                                      
gc[3]                                      |gc[3]                                      
gc[4]                                      |gc[4]                                      
gc[5]                                      |gc[5]                                      
gc[6]                                      |gc[6]                                      
gc[7]                                      |gc[7]                                      
gc[8]                                      |gc[8]                                      
gc[9]                                      |gc[9]                                      
Q[10]                                      |Q[10]                                      
gc[10]                                     |gc[10]                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ShiftReg_row_10_2 and ShiftReg_row_10_2 are equivalent.
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__inv_1$4 in circuit En_clk_din (0)(2 instances)
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__inv_2 in circuit En_clk_din (1)(2 instances)

Class En_clk_din (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: En_clk_din                      |Circuit 2: En_clk_din                      
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__and2_1 (2)        |gf180mcu_fd_sc_mcu9t5v0__and2_1 (2)        
pfet_05v0 (2)                              |pfet_06v0 (4->2)                           
nfet_05v0 (2)                              |nfet_06v0 (4->2)                           
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: En_clk_din                      |Circuit 2: En_clk_din                      

---------------------------------------------------------------------------------------
Net: vss                                   |Net: VSS                                   
  gf180mcu_fd_sc_mcu9t5v0__and2_1/VSS = 2  |  gf180mcu_fd_sc_mcu9t5v0__and2_1/VSS = 2  
  gf180mcu_fd_sc_mcu9t5v0__and2_1/VPW = 2  |  gf180mcu_fd_sc_mcu9t5v0__and2_1/VPW = 2  
  nfet_05v0/(1|3) = 2                      |  nfet_06v0/(1|3) = 2                      
  nfet_05v0/4 = 2                          |  nfet_06v0/4 = 2                          
                                           |                                           
Net: vdd                                   |Net: VDD                                   
  gf180mcu_fd_sc_mcu9t5v0__and2_1/VDD = 2  |  gf180mcu_fd_sc_mcu9t5v0__and2_1/VDD = 2  
  gf180mcu_fd_sc_mcu9t5v0__and2_1/VNW = 2  |  gf180mcu_fd_sc_mcu9t5v0__and2_1/VNW = 2  
  pfet_05v0/(1|3) = 2                      |  pfet_06v0/(1|3) = 2                      
  pfet_05v0/4 = 2                          |  pfet_06v0/4 = 2                          
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: clock                                 |Net: clock                                 
  gf180mcu_fd_sc_mcu9t5v0__and2_1/Z = 1    |  gf180mcu_fd_sc_mcu9t5v0__and2_1/Z = 1    
                                           |                                           
Net: data_in                               |Net: Data_in                               
  gf180mcu_fd_sc_mcu9t5v0__and2_1/Z = 1    |  gf180mcu_fd_sc_mcu9t5v0__and2_1/Z = 1    
                                           |                                           
Net: clk                                   |Net: clk                                   
  gf180mcu_fd_sc_mcu9t5v0__and2_1/A2 = 1   |  gf180mcu_fd_sc_mcu9t5v0__and2_1/A1 = 1   
                                           |                                           
Net: d_in                                  |Net: D_in                                  
  gf180mcu_fd_sc_mcu9t5v0__and2_1/A2 = 1   |  gf180mcu_fd_sc_mcu9t5v0__and2_1/A1 = 1   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A1  |Net: net2                                  
  pfet_05v0/(1|3) = 1                      |  gf180mcu_fd_sc_mcu9t5v0__and2_1/A2 = 1   
  nfet_05v0/(1|3) = 1                      |  nfet_06v0/(1|3) = 1                      
  gf180mcu_fd_sc_mcu9t5v0__and2_1/A1 = 1   |  pfet_06v0/(1|3) = 1                      
                                           |                                           
Net: gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1  |Net: net1                                  
  gf180mcu_fd_sc_mcu9t5v0__and2_1/A1 = 1   |  gf180mcu_fd_sc_mcu9t5v0__and2_1/A2 = 1   
  pfet_05v0/(1|3) = 1                      |  nfet_06v0/(1|3) = 1                      
  nfet_05v0/(1|3) = 1                      |  pfet_06v0/(1|3) = 1                      
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: En_clk_din                      |Circuit 2: En_clk_din                      

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu9t5v0__and2_1_ |Instance: gf180mcu_fd_sc_mcu9t5v0__and2_1: 
  A1 = 3                                   |  A1 = 1                                   
  A2 = 1                                   |  A2 = 3                                   
  VDD = 8                                  |  VDD = 8                                  
  VSS = 8                                  |  VSS = 8                                  
  Z = 1                                    |  Z = 1                                    
  VNW = 8                                  |  VNW = 8                                  
  VPW = 8                                  |  VPW = 8                                  
                                           |                                           
Instance: gf180mcu_fd_sc_mcu9t5v0__and2_1_ |Instance: gf180mcu_fd_sc_mcu9t5v0__and2_1: 
  A1 = 3                                   |  A1 = 1                                   
  A2 = 1                                   |  A2 = 3                                   
  VDD = 8                                  |  VDD = 8                                  
  VSS = 8                                  |  VSS = 8                                  
  Z = 1                                    |  Z = 1                                    
  VNW = 8                                  |  VNW = 8                                  
  VPW = 8                                  |  VPW = 8                                  
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits En_clk_din En_clk_din
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__inv_1$5 in circuit NO_ClkGen (0)(18 instances)
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__nand2_1$2 in circuit NO_ClkGen (0)(2 instances)
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__nand2_1 in circuit NO_ClkGen (1)(2 instances)
Flattening unmatched subcell gf180mcu_fd_sc_mcu9t5v0__inv_1 in circuit NO_ClkGen (1)(18 instances)

Subcircuit summary:
Circuit 1: NO_ClkGen                       |Circuit 2: NO_ClkGen                       
-------------------------------------------|-------------------------------------------
pfet_05v0 (22)                             |pfet_06v0 (22)                             
nfet_05v0 (22)                             |nfet_06v0 (22)                             
Number of devices: 44                      |Number of devices: 44                      
Number of nets: 25                         |Number of nets: 25                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: NO_ClkGen                       |Circuit 2: NO_ClkGen                       

---------------------------------------------------------------------------------------
Net: /gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0 |Net: gf180mcu_fd_sc_mcu9t5v0__nand2_1:1/ne 
  nfet_05v0/(1|3) = 2                      |  nfet_06v0/(1|3) = 2                      
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/I |Net: CLKB                                  
  pfet_05v0/2 = 2                          |  nfet_06v0/2 = 2                          
  nfet_05v0/2 = 2                          |  pfet_06v0/2 = 2                          
  pfet_05v0/(1|3) = 1                      |  nfet_06v0/(1|3) = 1                      
  nfet_05v0/(1|3) = 1                      |  pfet_06v0/(1|3) = 1                      
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/Z |Net: OUT_bot_d                             
  pfet_05v0/(1|3) = 1                      |  nfet_06v0/2 = 1                          
  nfet_05v0/(1|3) = 1                      |  pfet_06v0/2 = 1                          
  pfet_05v0/2 = 1                          |  nfet_06v0/(1|3) = 1                      
  nfet_05v0/2 = 1                          |  pfet_06v0/(1|3) = 1                      
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vss                                   |Net: VSS                                   
  nfet_05v0/(1|3) = 20                     |  nfet_06v0/(1|3) = 20                     
  nfet_05v0/4 = 22                         |  nfet_06v0/4 = 22                         
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3/I  |Net: OUT_top                               
  pfet_05v0/(1|3) = 2                      |  nfet_06v0/(1|3) = 1                      
  nfet_05v0/(1|3) = 1                      |  pfet_06v0/(1|3) = 2                      
  pfet_05v0/2 = 1                          |  nfet_06v0/2 = 1                          
  nfet_05v0/2 = 1                          |  pfet_06v0/2 = 1                          
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: NO_ClkGen                       |Circuit 2: NO_ClkGen                       

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu9t5v0__nand2_1 |Instance: gf180mcu_fd_sc_mcu9t5v0__nand2_1 
  (1,3) = (5,2)                            |  (1,3) = (42,2)                           
  2 = 4                                    |  2 = 4                                    
  4 = 42                                   |  4 = 42                                   
                                           |                                           
Instance: gf180mcu_fd_sc_mcu9t5v0__nand2_1 |Instance: gf180mcu_fd_sc_mcu9t5v0__nand2_1 
  (1,3) = (42,2)                           |  (1,3) = (5,2)                            
  2 = 6                                    |  2 = 6                                    
  4 = 42                                   |  4 = 42                                   
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits NO_ClkGen NO_ClkGen

Subcircuit summary:
Circuit 1: swmatrix_row_10                 |Circuit 2: swmatrix_row_10                 
-------------------------------------------|-------------------------------------------
swmatrix_Tgate (10)                        |swmatrix_Tgate (10)                        
ShiftReg_row_10_2 (1)                      |ShiftReg_row_10_2 (1)                      
Number of devices: 11                      |Number of devices: 11                      
Number of nets: 37                         |Number of nets: 37                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_row_10                 |Circuit 2: swmatrix_row_10                 
-------------------------------------------|-------------------------------------------
ShiftReg_row_10_2_0/D_in                   |D_in **Mismatch**                          
d_out                                      |D_out                                      
ShiftReg_row_10_2_0/PHI_1                  |PHI_1 **Mismatch**                         
ShiftReg_row_10_2_0/PHI_2                  |PHI_2 **Mismatch**                         
ShiftReg_row_10_2_0/EN                     |enable **Mismatch**                        
BUS[1]                                     |BUS[1]                                     
BUS[2]                                     |BUS[2]                                     
BUS[4]                                     |BUS[4]                                     
BUS[6]                                     |BUS[6]                                     
BUS[5]                                     |BUS[5]                                     
BUS[3]                                     |BUS[3]                                     
BUS[8]                                     |BUS[8]                                     
BUS[10]                                    |BUS[10]                                    
BUS[9]                                     |BUS[9]                                     
BUS[7]                                     |BUS[7]                                     
pin                                        |pin                                        
swmatrix_Tgate_9/VDD                       |VDD **Mismatch**                           
VSUBS                                      |VSS **Mismatch**                           
---------------------------------------------------------------------------------------
Cell pin lists for swmatrix_row_10 and swmatrix_row_10 altered to match.
Device classes swmatrix_row_10 and swmatrix_row_10 are equivalent.

Subcircuit summary:
Circuit 1: swmatrix_24_by_10               |Circuit 2: swmatrix_24_by_10               
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__and2_1 (2)        |gf180mcu_fd_sc_mcu9t5v0__and2_1 (2)        
pfet_05v0 (24)                             |pfet_06v0 (26->24)                         
nfet_05v0 (24)                             |nfet_06v0 (26->24)                         
swmatrix_row_10 (24)                       |swmatrix_row_10 (24)                       
Number of devices: 74                      |Number of devices: 74                      
Number of nets: 158 **Mismatch**           |Number of nets: 89 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: swmatrix_24_by_10               |Circuit 2: swmatrix_24_by_10               

---------------------------------------------------------------------------------------
Net: swmatrix_row_10_0[1]/d_out            |Net: phi_1                                 
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/PHI_1 = 24               
                                           |  nfet_06v0/(1|3) = 1                      
                                           |  pfet_06v0/(1|3) = 1                      
                                           |  nfet_06v0/2 = 1                          
                                           |  pfet_06v0/2 = 1                          
                                           |                                           
Net: D_out                                 |Net: D_out                                 
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |                                           
Net: clk                                   |Net: clk                                   
  gf180mcu_fd_sc_mcu9t5v0__and2_1/A2 = 1   |  gf180mcu_fd_sc_mcu9t5v0__and2_1/A1 = 1   
                                           |                                           
Net: d_in                                  |Net: D_in                                  
  gf180mcu_fd_sc_mcu9t5v0__and2_1/A2 = 1   |  gf180mcu_fd_sc_mcu9t5v0__and2_1/A1 = 1   
                                           |                                           
Net: swmatrix_row_10_0[2]/d_out            |Net: D_out_row[1]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[3]/d_out            |Net: D_out_row[2]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[4]/d_out            |Net: D_out_row[3]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[5]/d_out            |Net: D_out_row[4]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[6]/d_out            |Net: D_out_row[5]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[7]/d_out            |Net: D_out_row[6]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[8]/d_out            |Net: D_out_row[7]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[9]/d_out            |Net: D_out_row[8]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[10]/d_out           |Net: D_out_row[9]                          
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[11]/d_out           |Net: D_out_row[10]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[12]/d_out           |Net: D_out_row[11]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[13]/d_out           |Net: D_out_row[12]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[14]/d_out           |Net: D_out_row[13]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[15]/d_out           |Net: D_out_row[14]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[16]/d_out           |Net: D_out_row[15]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[17]/d_out           |Net: D_out_row[16]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[18]/d_out           |Net: D_out_row[17]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[19]/d_out           |Net: D_out_row[18]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[20]/d_out           |Net: D_out_row[19]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[21]/d_out           |Net: D_out_row[20]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[22]/d_out           |Net: D_out_row[21]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[23]/d_out           |Net: D_out_row[22]                         
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[0]/ShiftReg_row_10_ |Net: D_out_row[23]                         
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: swmatrix_row_10_0[1]/ShiftReg_row_10_ |Net: Data_in                               
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |  swmatrix_row_10/D_in = 1                 
                                           |  gf180mcu_fd_sc_mcu9t5v0__and2_1/Z = 1    
                                           |                                           
Net: swmatrix_row_10_0[2]/ShiftReg_row_10_ |Net: NO_ClkGen:1/gf180mcu_fd_sc_mcu9t5v0__ 
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |  nfet_06v0/(1|3) = 2                      
                                           |                                           
Net: swmatrix_row_10_0[3]/ShiftReg_row_10_ |Net: NO_ClkGen:1/OUT_top                   
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |  nfet_06v0/(1|3) = 1                      
                                           |  pfet_06v0/(1|3) = 2                      
                                           |  nfet_06v0/2 = 1                          
                                           |  pfet_06v0/2 = 1                          
                                           |                                           
Net: vdd                                   |Net: VDD                                   
  gf180mcu_fd_sc_mcu9t5v0__and2_1/VDD = 2  |  gf180mcu_fd_sc_mcu9t5v0__and2_1/VDD = 2  
  gf180mcu_fd_sc_mcu9t5v0__and2_1/VNW = 2  |  gf180mcu_fd_sc_mcu9t5v0__and2_1/VNW = 2  
  pfet_05v0/(1|3) = 24                     |  pfet_06v0/4 = 24                         
  pfet_05v0/4 = 24                         |  swmatrix_row_10/VDD = 24                 
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |  pfet_06v0/(1|3) = 24                     
                                           |                                           
Net: swmatrix_row_10_0[5]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[6]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[7]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[8]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[9]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[10]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[11]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[12]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[13]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[14]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[15]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[16]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[17]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[18]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[19]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[20]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[21]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[22]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: swmatrix_row_10_0[0]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[1]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[2]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[3]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[4]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[5]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[6]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[7]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[8]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[9]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[10]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[11]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[12]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[13]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[14]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[15]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[16]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[17]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[18]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[19]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[20]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[21]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[22]/ShiftReg_row_10 |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: swmatrix_row_10_0[0]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[1]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[2]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[3]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[4]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[5]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[6]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[7]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[8]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[9]/swmatrix_Tgate_9 |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[10]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[11]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[12]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[13]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[14]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[15]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[16]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[17]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[18]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[19]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[20]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[21]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: swmatrix_row_10_0[22]/swmatrix_Tgate_ |(no matching net)                          
  swmatrix_row_10/swmatrix_Tgate_9/VDD = 1 |                                           
                                           |                                           
Net: En_clk_din_0/data_in                  |(no matching net)                          
  gf180mcu_fd_sc_mcu9t5v0__and2_1/Z = 1    |                                           
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: /NO_ClkGen_0//gf180mcu_fd_sc_mcu9t5v0 |(no matching net)                          
  nfet_05v0/(1|3) = 2                      |                                           
                                           |                                           
Net: swmatrix_row_10_0[4]/ShiftReg_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2_0/D_in |                                           
                                           |                                           
Net: NO_ClkGen_0/phi_1                     |(no matching net)                          
  pfet_05v0/(1|3) = 1                      |                                           
  nfet_05v0/(1|3) = 1                      |                                           
  pfet_05v0/2 = 1                          |                                           
  nfet_05v0/2 = 1                          |                                           
  swmatrix_row_10/ShiftReg_row_10_2_0/PHI_ |                                           
                                           |                                           
Net: /NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0_ |(no matching net)                          
  pfet_05v0/(1|3) = 2                      |                                           
  nfet_05v0/(1|3) = 1                      |                                           
  pfet_05v0/2 = 1                          |                                           
  nfet_05v0/2 = 1                          |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: /NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0_ |Net: NO_ClkGen:1/CLKB                      
  pfet_05v0/2 = 2                          |  nfet_06v0/2 = 2                          
  nfet_05v0/2 = 2                          |  pfet_06v0/2 = 2                          
  pfet_05v0/(1|3) = 1                      |  nfet_06v0/(1|3) = 1                      
  nfet_05v0/(1|3) = 1                      |  pfet_06v0/(1|3) = 1                      
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: /NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0_ |Net: NO_ClkGen:1/OUT_bot_d                 
  pfet_05v0/(1|3) = 1                      |  nfet_06v0/2 = 1                          
  nfet_05v0/(1|3) = 1                      |  pfet_06v0/2 = 1                          
  pfet_05v0/2 = 1                          |  nfet_06v0/(1|3) = 1                      
  nfet_05v0/2 = 1                          |  pfet_06v0/(1|3) = 1                      
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vss                                   |Net: VSS                                   
  gf180mcu_fd_sc_mcu9t5v0__and2_1/VSS = 2  |  gf180mcu_fd_sc_mcu9t5v0__and2_1/VSS = 2  
  gf180mcu_fd_sc_mcu9t5v0__and2_1/VPW = 2  |  gf180mcu_fd_sc_mcu9t5v0__and2_1/VPW = 2  
  nfet_05v0/(1|3) = 22                     |  nfet_06v0/4 = 24                         
  nfet_05v0/4 = 24                         |  swmatrix_row_10/VSS = 24                 
  swmatrix_row_10/VSUBS = 24               |  nfet_06v0/(1|3) = 22                     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: /En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0 |Net: En_clk_din:4/net2                     
  pfet_05v0/(1|3) = 1                      |  gf180mcu_fd_sc_mcu9t5v0__and2_1/A2 = 1   
  nfet_05v0/(1|3) = 1                      |  nfet_06v0/(1|3) = 1                      
  gf180mcu_fd_sc_mcu9t5v0__and2_1/A1 = 1   |  pfet_06v0/(1|3) = 1                      
                                           |                                           
Net: /En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0 |Net: En_clk_din:4/net1                     
  gf180mcu_fd_sc_mcu9t5v0__and2_1/A1 = 1   |  gf180mcu_fd_sc_mcu9t5v0__and2_1/A2 = 1   
  pfet_05v0/(1|3) = 1                      |  nfet_06v0/(1|3) = 1                      
  nfet_05v0/(1|3) = 1                      |  pfet_06v0/(1|3) = 1                      
                                           |                                           
Net: NO_ClkGen_0/clk                       |Net: clock                                 
  gf180mcu_fd_sc_mcu9t5v0__and2_1/Z = 1    |  nfet_06v0/2 = 1                          
  pfet_05v0/2 = 1                          |  pfet_06v0/2 = 1                          
  nfet_05v0/2 = 1                          |  gf180mcu_fd_sc_mcu9t5v0__and2_1/Z = 1    
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: swmatrix_24_by_10               |Circuit 2: swmatrix_24_by_10               

---------------------------------------------------------------------------------------
Instance: NO_ClkGen_0//gf180mcu_fd_sc_mcu9 |Instance: NO_ClkGen:1/gf180mcu_fd_sc_mcu9t 
  (1,3) = (5,2)                            |  (1,3) = (74,2)                           
  2 = 4                                    |  2 = 4                                    
  4 = 74                                   |  4 = 74                                   
                                           |                                           
Instance: NO_ClkGen_0//gf180mcu_fd_sc_mcu9 |Instance: NO_ClkGen:1/gf180mcu_fd_sc_mcu9t 
  (1,3) = (74,2)                           |  (1,3) = (5,2)                            
  2 = 6                                    |  2 = 6                                    
  4 = 74                                   |  4 = 74                                   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: En_clk_din_0//gf180mcu_fd_sc_mcu |Instance: En_clk_din:4/gf180mcu_fd_sc_mcu9 
  A1 = 3                                   |  A1 = 1                                   
  A2 = 1                                   |  A2 = 3                                   
  VDD = 53                                 |  VDD = 76                                 
  VSS = 74                                 |  VSS = 74                                 
  Z = 2                                    |  Z = 3                                    
  VNW = 53                                 |  VNW = 76                                 
  VPW = 74                                 |  VPW = 74                                 
                                           |                                           
Instance: En_clk_din_0//gf180mcu_fd_sc_mcu |Instance: En_clk_din:4/gf180mcu_fd_sc_mcu9 
  A1 = 3                                   |  A1 = 1                                   
  A2 = 1                                   |  A2 = 3                                   
  VDD = 53                                 |  VDD = 76                                 
  VSS = 74                                 |  VSS = 74                                 
  Z = 3                                    |  Z = 2                                    
  VNW = 53                                 |  VNW = 76                                 
  VPW = 74                                 |  VPW = 74                                 
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: swmatrix_24_by_10               |Circuit 2: swmatrix_24_by_10               
-------------------------------------------|-------------------------------------------
clk                                        |(no pin, node is phi_1)                    
d_in                                       |D_out **Mismatch**                         
D_out                                      |clk **Mismatch**                           
Cell pin lists are equivalent.
Device classes swmatrix_24_by_10 and swmatrix_24_by_10 are equivalent.

Final result: Netlists do not match.
Port matching may fail to disambiguate symmetries.
