// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TrackletEngine_PS_PS,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.811250,HLS_SYN_LAT=113,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=921,HLS_SYN_LUT=2493,HLS_VERSION=2020_1}" *)

module TrackletEngine_PS_PS (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        instubinnerdata_dataarray_data_V_address0,
        instubinnerdata_dataarray_data_V_ce0,
        instubinnerdata_dataarray_data_V_q0,
        instubinnerdata_nentries_0_V,
        instubinnerdata_nentries_1_V,
        instubouterdata_dataarray_data_V_address0,
        instubouterdata_dataarray_data_V_ce0,
        instubouterdata_dataarray_data_V_q0,
        instubouterdata_nentries_0_V_0,
        instubouterdata_nentries_0_V_1,
        instubouterdata_nentries_0_V_2,
        instubouterdata_nentries_0_V_3,
        instubouterdata_nentries_0_V_4,
        instubouterdata_nentries_0_V_5,
        instubouterdata_nentries_0_V_6,
        instubouterdata_nentries_0_V_7,
        instubouterdata_nentries_1_V_0,
        instubouterdata_nentries_1_V_1,
        instubouterdata_nentries_1_V_2,
        instubouterdata_nentries_1_V_3,
        instubouterdata_nentries_1_V_4,
        instubouterdata_nentries_1_V_5,
        instubouterdata_nentries_1_V_6,
        instubouterdata_nentries_1_V_7,
        bendinnertable_V_address0,
        bendinnertable_V_ce0,
        bendinnertable_V_q0,
        bendoutertable_V_address0,
        bendoutertable_V_ce0,
        bendoutertable_V_q0,
        bx_o_V,
        bx_o_V_ap_vld,
        outstubpair_dataarray_data_V_address0,
        outstubpair_dataarray_data_V_ce0,
        outstubpair_dataarray_data_V_we0,
        outstubpair_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] instubinnerdata_dataarray_data_V_address0;
output   instubinnerdata_dataarray_data_V_ce0;
input  [21:0] instubinnerdata_dataarray_data_V_q0;
input  [6:0] instubinnerdata_nentries_0_V;
input  [6:0] instubinnerdata_nentries_1_V;
output  [7:0] instubouterdata_dataarray_data_V_address0;
output   instubouterdata_dataarray_data_V_ce0;
input  [15:0] instubouterdata_dataarray_data_V_q0;
input  [4:0] instubouterdata_nentries_0_V_0;
input  [4:0] instubouterdata_nentries_0_V_1;
input  [4:0] instubouterdata_nentries_0_V_2;
input  [4:0] instubouterdata_nentries_0_V_3;
input  [4:0] instubouterdata_nentries_0_V_4;
input  [4:0] instubouterdata_nentries_0_V_5;
input  [4:0] instubouterdata_nentries_0_V_6;
input  [4:0] instubouterdata_nentries_0_V_7;
input  [4:0] instubouterdata_nentries_1_V_0;
input  [4:0] instubouterdata_nentries_1_V_1;
input  [4:0] instubouterdata_nentries_1_V_2;
input  [4:0] instubouterdata_nentries_1_V_3;
input  [4:0] instubouterdata_nentries_1_V_4;
input  [4:0] instubouterdata_nentries_1_V_5;
input  [4:0] instubouterdata_nentries_1_V_6;
input  [4:0] instubouterdata_nentries_1_V_7;
output  [7:0] bendinnertable_V_address0;
output   bendinnertable_V_ce0;
input  [0:0] bendinnertable_V_q0;
output  [7:0] bendoutertable_V_address0;
output   bendoutertable_V_ce0;
input  [0:0] bendoutertable_V_q0;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] outstubpair_dataarray_data_V_address0;
output   outstubpair_dataarray_data_V_ce0;
output   outstubpair_dataarray_data_V_we0;
output  [13:0] outstubpair_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg instubinnerdata_dataarray_data_V_ce0;
reg instubouterdata_dataarray_data_V_ce0;
reg bendinnertable_V_ce0;
reg bendoutertable_V_ce0;
reg outstubpair_dataarray_data_V_ce0;
reg outstubpair_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln107_fu_710_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
reg    bx_o_V_1_ack_in;
reg    ap_block_state8_pp0_stage0_iter6;
reg    ap_enable_reg_pp0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
reg   [0:0] do_init_reg_432;
reg   [6:0] nstubinner_V_rewind_reg_448;
reg   [0:0] p_rewind_reg_462;
reg   [2:0] bx_V26_rewind_reg_476;
reg   [0:0] p_0725_0_i11_rewind_reg_490;
reg   [6:0] istep_0_i17_reg_505;
reg   [6:0] t_V10_reg_519;
reg   [6:0] nstubinner_V_phi_reg_534;
reg   [0:0] p_phi_reg_546;
reg   [0:0] p_phi_reg_546_pp0_iter1_reg;
reg   [0:0] p_phi_reg_546_pp0_iter2_reg;
reg   [0:0] p_phi_reg_546_pp0_iter3_reg;
reg   [0:0] p_phi_reg_546_pp0_iter4_reg;
reg   [0:0] p_phi_reg_546_pp0_iter5_reg;
reg   [2:0] bx_V26_phi_reg_558;
reg   [2:0] bx_V26_phi_reg_558_pp0_iter1_reg;
reg   [2:0] bx_V26_phi_reg_558_pp0_iter2_reg;
reg   [2:0] bx_V26_phi_reg_558_pp0_iter3_reg;
reg   [2:0] bx_V26_phi_reg_558_pp0_iter4_reg;
reg   [1:0] t_V_29_reg_572;
reg   [1:0] t_V_29_reg_572_pp0_iter2_reg;
reg   [1:0] writeindextmp_V8_reg_587;
reg   [1:0] writeindextmp_V8_reg_587_pp0_iter2_reg;
reg   [3:0] p_0594_0_i15_reg_612;
reg   [3:0] p_0594_2_i_reg_649;
wire   [0:0] morestubinner_V_fu_680_p2;
reg   [0:0] ap_phi_mux_do_init_phi_fu_436_p6;
reg   [4:0] instubouterdata_nentries_0_V_0_read_reg_1941;
reg   [4:0] instubouterdata_nentries_0_V_0_read_reg_1941_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_0_V_1_read_reg_1947;
reg   [4:0] instubouterdata_nentries_0_V_1_read_reg_1947_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_0_V_2_read_reg_1953;
reg   [4:0] instubouterdata_nentries_0_V_2_read_reg_1953_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_0_V_3_read_reg_1959;
reg   [4:0] instubouterdata_nentries_0_V_3_read_reg_1959_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_0_V_4_read_reg_1965;
reg   [4:0] instubouterdata_nentries_0_V_4_read_reg_1965_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_0_V_5_read_reg_1971;
reg   [4:0] instubouterdata_nentries_0_V_5_read_reg_1971_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_0_V_6_read_reg_1977;
reg   [4:0] instubouterdata_nentries_0_V_6_read_reg_1977_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_0_V_7_read_reg_1983;
reg   [4:0] instubouterdata_nentries_0_V_7_read_reg_1983_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_1_V_0_read_reg_1989;
reg   [4:0] instubouterdata_nentries_1_V_0_read_reg_1989_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_1_V_1_read_reg_1995;
reg   [4:0] instubouterdata_nentries_1_V_1_read_reg_1995_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_1_V_2_read_reg_2001;
reg   [4:0] instubouterdata_nentries_1_V_2_read_reg_2001_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_1_V_3_read_reg_2007;
reg   [4:0] instubouterdata_nentries_1_V_3_read_reg_2007_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_1_V_4_read_reg_2013;
reg   [4:0] instubouterdata_nentries_1_V_4_read_reg_2013_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_1_V_5_read_reg_2019;
reg   [4:0] instubouterdata_nentries_1_V_5_read_reg_2019_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_1_V_6_read_reg_2025;
reg   [4:0] instubouterdata_nentries_1_V_6_read_reg_2025_pp0_iter1_reg;
reg   [4:0] instubouterdata_nentries_1_V_7_read_reg_2031;
reg   [4:0] instubouterdata_nentries_1_V_7_read_reg_2031_pp0_iter1_reg;
wire   [6:0] istep_fu_704_p2;
reg   [6:0] istep_reg_2037;
reg   [0:0] icmp_ln107_reg_2042;
reg   [0:0] icmp_ln107_reg_2042_pp0_iter1_reg;
reg   [0:0] icmp_ln107_reg_2042_pp0_iter2_reg;
reg   [0:0] icmp_ln107_reg_2042_pp0_iter3_reg;
reg   [0:0] icmp_ln107_reg_2042_pp0_iter4_reg;
reg   [0:0] icmp_ln107_reg_2042_pp0_iter5_reg;
wire   [1:0] writeindexplus_V_fu_716_p2;
reg   [1:0] writeindexplus_V_reg_2046;
wire   [1:0] writeindex_V_fu_722_p2;
reg   [1:0] writeindex_V_reg_2051;
wire   [0:0] or_ln122_1_fu_752_p2;
reg   [0:0] or_ln122_1_reg_2056;
reg   [0:0] or_ln122_1_reg_2056_pp0_iter2_reg;
wire   [6:0] t_V_3_fu_770_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] morestubinner_V_2_fu_778_p3;
reg   [30:0] teBuffer_3_V_1_load_reg_2076;
reg   [30:0] teBuffer_3_V_7_load_reg_2091;
reg   [30:0] teBuffer_3_V_10_load_reg_2106;
reg   [30:0] teBuffer_3_V_16_load_reg_2120;
wire   [0:0] buffernotempty_V_fu_798_p2;
reg   [0:0] buffernotempty_V_reg_2133;
reg   [0:0] buffernotempty_V_reg_2133_pp0_iter3_reg;
reg   [0:0] buffernotempty_V_reg_2133_pp0_iter4_reg;
reg   [0:0] buffernotempty_V_reg_2133_pp0_iter5_reg;
reg   [21:0] innerstubdatatmp_data_V_reg_2137;
wire   [2:0] zbinstart_V_fu_804_p4;
reg   [2:0] zbinstart_V_reg_2143;
wire   [2:0] zbinlast_V_fu_826_p2;
reg   [2:0] zbinlast_V_reg_2148;
wire   [4:0] nstubsstart_V_fu_860_p3;
reg   [4:0] nstubsstart_V_reg_2153;
wire   [4:0] nstubslast_V_fu_896_p3;
reg   [4:0] nstubslast_V_reg_2158;
wire   [0:0] savestart_V_fu_904_p2;
reg   [0:0] savestart_V_reg_2163;
wire   [0:0] savelast_V_fu_916_p2;
reg   [0:0] savelast_V_reg_2175;
wire   [1:0] writeindextmp_V_fu_952_p3;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] icmp_ln879_fu_966_p2;
reg   [0:0] icmp_ln879_reg_2188;
wire   [0:0] icmp_ln891_fu_1051_p2;
wire   [1:0] innerstubfinephi_V_2_fu_1603_p3;
reg   [1:0] innerstubfinephi_V_2_reg_2207;
wire   [2:0] innerstubbend_V_2_fu_1610_p3;
reg   [2:0] innerstubbend_V_2_reg_2213;
wire   [6:0] innerstubindex_V_2_fu_1617_p3;
reg   [6:0] innerstubindex_V_2_reg_2218;
reg   [6:0] innerstubindex_V_2_reg_2218_pp0_iter4_reg;
reg   [6:0] innerstubindex_V_2_reg_2218_pp0_iter5_reg;
wire   [2:0] zdiffmax_V_3_fu_1624_p3;
reg   [2:0] zdiffmax_V_3_reg_2223;
wire   [2:0] zbinfirst_V_3_fu_1631_p3;
reg   [2:0] zbinfirst_V_3_reg_2228;
wire   [0:0] second_V_3_fu_1638_p3;
reg   [0:0] second_V_3_reg_2234;
reg   [6:0] outerstubindex_V_reg_2239;
reg   [6:0] outerstubindex_V_reg_2239_pp0_iter5_reg;
wire   [0:0] icmp_ln899_fu_1747_p2;
reg   [0:0] icmp_ln899_reg_2244;
reg   [0:0] icmp_ln899_reg_2244_pp0_iter5_reg;
wire   [0:0] icmp_ln891_1_fu_1753_p2;
reg   [0:0] icmp_ln891_1_reg_2249;
reg   [0:0] icmp_ln891_1_reg_2249_pp0_iter5_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_466_p6;
reg   [2:0] ap_phi_mux_bx_V26_rewind_phi_fu_480_p6;
reg   [0:0] ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6;
reg   [6:0] ap_phi_mux_istep_0_i17_phi_fu_509_p6;
reg   [6:0] ap_phi_mux_t_V10_phi_fu_523_p6;
wire   [6:0] nstubinner_V_fu_671_p3;
wire   [6:0] ap_phi_reg_pp0_iter0_nstubinner_V_phi_reg_534;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_550_p4;
wire   [0:0] trunc_ln209_fu_666_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_546;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V26_phi_reg_558;
reg   [1:0] ap_phi_mux_t_V_29_phi_fu_576_p6;
reg   [1:0] ap_phi_mux_t_V_1_phi_fu_640_p4;
reg   [1:0] ap_phi_mux_writeindextmp_V8_phi_fu_591_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_p_0725_0_i11_reg_602;
reg   [0:0] ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602;
reg   [3:0] ap_phi_mux_p_0594_0_i15_phi_fu_616_p6;
reg   [1:0] ap_phi_mux_p_0709_1_i_phi_fu_629_p4;
wire   [1:0] readindex_V_fu_1062_p2;
wire   [1:0] ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626;
wire   [1:0] ap_phi_reg_pp0_iter2_t_V_1_reg_636;
wire   [3:0] nstubs_V_1_fu_1020_p3;
wire   [3:0] ap_phi_reg_pp0_iter2_p_0594_2_i_reg_649;
wire   [63:0] zext_ln57_fu_699_p1;
wire   [63:0] tmp_7_fu_1080_p5;
wire   [63:0] zext_ln544_fu_1767_p1;
wire   [63:0] zext_ln544_1_fu_1781_p1;
wire   [63:0] zext_ln321_fu_1843_p1;
wire   [0:0] and_ln215_fu_1808_p2;
reg   [30:0] teBuffer_3_V_1_fu_194;
wire   [30:0] teBuffer_3_V_87_fu_1427_p3;
reg   [30:0] ap_sig_allocacmp_teBuffer_3_V_1_load;
reg   [30:0] teBuffer_3_V_7_fu_198;
wire   [30:0] teBuffer_3_V_88_fu_1433_p3;
reg   [30:0] ap_sig_allocacmp_teBuffer_3_V_7_load;
reg   [30:0] teBuffer_3_V_10_fu_202;
wire   [30:0] teBuffer_3_V_89_fu_1439_p3;
reg   [30:0] ap_sig_allocacmp_teBuffer_3_V_10_load;
reg   [30:0] teBuffer_3_V_16_fu_206;
wire   [30:0] teBuffer_3_V_90_fu_1445_p3;
reg   [30:0] ap_sig_allocacmp_teBuffer_3_V_16_load;
reg   [1:0] p_Repl2_s_fu_210;
reg   [2:0] p_Repl2_1_fu_214;
reg   [6:0] p_Repl2_2_fu_218;
reg   [2:0] zdiffmax_V_2_fu_222;
reg   [2:0] zbinfirst_V_2_fu_226;
reg   [0:0] second_V_fu_230;
reg   [2:0] ibin_V_2_fu_234;
wire   [2:0] ibin_V_3_fu_1029_p3;
reg   [6:0] nstubpairs_V_fu_238;
wire   [6:0] nstubpairs_V_1_fu_1824_p2;
reg   [3:0] istubouter_V_fu_242;
wire   [3:0] istubouter_V_1_fu_1069_p2;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_6_fu_691_p3;
wire   [0:0] icmp_ln122_fu_734_p2;
wire   [0:0] xor_ln122_fu_728_p2;
wire   [0:0] or_ln122_fu_746_p2;
wire   [0:0] icmp_ln122_1_fu_740_p2;
wire   [6:0] istubinner_V_fu_758_p2;
wire   [0:0] morestubinner_V_1_fu_764_p2;
wire   [0:0] tmp_1_fu_814_p3;
wire   [2:0] zext_ln209_fu_822_p1;
wire   [2:0] tmp_2_fu_832_p9;
wire   [2:0] tmp_3_fu_846_p9;
wire   [4:0] tmp_2_fu_832_p10;
wire   [4:0] tmp_3_fu_846_p10;
wire   [4:0] tmp_4_fu_868_p10;
wire   [4:0] tmp_5_fu_882_p10;
wire   [0:0] icmp_ln133_fu_910_p2;
wire   [0:0] and_ln136_fu_922_p2;
wire   [0:0] or_ln138_fu_928_p2;
wire   [0:0] or_ln122_2_fu_940_p2;
wire   [1:0] select_ln122_fu_934_p3;
wire   [1:0] select_ln122_1_fu_945_p3;
wire   [30:0] bufdata_V_fu_972_p6;
wire   [30:0] bufdata_V1_fu_996_p6;
wire   [3:0] nstubs_V_fu_986_p4;
wire   [2:0] ibin_V_fu_1010_p4;
wire   [4:0] zext_ln215_fu_1037_p1;
wire   [4:0] ret_V_fu_1041_p2;
wire   [4:0] zext_ln891_fu_1047_p1;
wire   [0:0] icmp_ln321_fu_1107_p2;
wire   [30:0] p_Result_s_fu_1098_p5;
wire   [0:0] icmp_ln321_1_fu_1120_p2;
wire   [30:0] teBuffer_3_V_fu_1113_p3;
wire   [0:0] icmp_ln321_2_fu_1133_p2;
wire   [30:0] teBuffer_3_V_48_fu_1126_p3;
wire   [30:0] teBuffer_3_V_50_fu_1146_p3;
wire   [30:0] teBuffer_3_V_51_fu_1153_p3;
wire   [30:0] teBuffer_3_V_53_fu_1167_p3;
wire   [30:0] teBuffer_3_V_49_fu_1139_p3;
wire   [30:0] teBuffer_3_V_52_fu_1160_p3;
wire   [30:0] teBuffer_3_V_54_fu_1174_p3;
wire   [30:0] teBuffer_3_V_55_fu_1181_p3;
wire   [30:0] teBuffer_3_V_56_fu_1188_p3;
wire   [30:0] p_Result_1_fu_1212_p5;
wire   [30:0] teBuffer_3_V_61_fu_1221_p3;
wire   [0:0] icmp_ln321_3_fu_1237_p2;
wire   [30:0] teBuffer_3_V_62_fu_1229_p3;
wire   [30:0] teBuffer_3_V_57_fu_1194_p3;
wire   [30:0] teBuffer_3_V_64_fu_1251_p3;
wire   [30:0] teBuffer_3_V_65_fu_1259_p3;
wire   [30:0] teBuffer_3_V_58_fu_1200_p3;
wire   [30:0] teBuffer_3_V_67_fu_1275_p3;
wire   [30:0] teBuffer_3_V_59_fu_1206_p3;
wire   [30:0] teBuffer_3_V_70_fu_1299_p3;
wire   [30:0] teBuffer_3_V_71_fu_1307_p3;
wire   [30:0] teBuffer_3_V_73_fu_1323_p3;
wire   [30:0] teBuffer_3_V_74_fu_1331_p3;
wire   [30:0] teBuffer_3_V_76_fu_1347_p3;
wire   [30:0] teBuffer_3_V_63_fu_1243_p3;
wire   [30:0] teBuffer_3_V_72_fu_1315_p3;
wire   [30:0] teBuffer_3_V_66_fu_1267_p3;
wire   [30:0] teBuffer_3_V_75_fu_1339_p3;
wire   [30:0] teBuffer_3_V_68_fu_1283_p3;
wire   [30:0] teBuffer_3_V_77_fu_1355_p3;
wire   [30:0] teBuffer_3_V_69_fu_1291_p3;
wire   [30:0] teBuffer_3_V_78_fu_1363_p3;
wire   [30:0] teBuffer_3_V_79_fu_1371_p3;
wire   [30:0] teBuffer_3_V_80_fu_1378_p3;
wire   [30:0] teBuffer_3_V_81_fu_1385_p3;
wire   [30:0] teBuffer_3_V_82_fu_1392_p3;
wire   [30:0] teBuffer_3_V_83_fu_1399_p3;
wire   [30:0] teBuffer_3_V_84_fu_1406_p3;
wire   [30:0] teBuffer_3_V_85_fu_1413_p3;
wire   [30:0] teBuffer_3_V_86_fu_1420_p3;
wire   [30:0] bufdata_V2_fu_1489_p6;
wire   [30:0] bufdata_V3_fu_1509_p6;
wire   [30:0] bufdata_V4_fu_1529_p6;
wire   [30:0] bufdata_V5_fu_1549_p6;
wire   [30:0] bufdata_V6_fu_1569_p6;
wire   [30:0] bufdata_V7_fu_1589_p6;
wire   [1:0] innerstubfinephi_V_fu_1539_p4;
wire   [2:0] innerstubbend_V_fu_1519_p4;
wire   [6:0] innerstubindex_V_fu_1499_p4;
wire   [2:0] zdiffmax_V_fu_1559_p4;
wire   [2:0] zbinfirst_V_fu_1579_p4;
wire   [0:0] second_V_2_fu_1599_p1;
wire   [2:0] outerstubfinez_V_fu_1705_p1;
wire   [3:0] or_ln_fu_1713_p3;
wire   [3:0] zext_ln199_fu_1709_p1;
wire   [3:0] tmpz_fu_1721_p3;
wire   [4:0] zext_ln215_1_fu_1731_p1;
wire   [4:0] zext_ln215_2_fu_1735_p1;
wire   [4:0] zext_ln899_fu_1744_p1;
wire   [4:0] ret_V_1_fu_1738_p2;
wire   [3:0] zext_ln1467_fu_1728_p1;
wire   [2:0] outerstubfinephi_V_fu_1685_p4;
wire   [7:0] p_Result_2_fu_1759_p4;
wire   [2:0] outerstubbend_V_fu_1695_p4;
wire   [7:0] p_Result_3_fu_1772_p4;
wire   [0:0] xor_ln899_fu_1786_p2;
wire   [0:0] xor_ln891_fu_1791_p2;
wire   [0:0] and_ln215_2_fu_1802_p2;
wire   [0:0] and_ln215_1_fu_1796_p2;
wire   [7:0] tmp_8_fu_1835_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_379;
reg    ap_condition_50;
reg    ap_condition_1273;
reg    ap_condition_1277;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

TrackletEngine_PS_PS_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
TrackletEngine_PS_PS_mux_83_5_1_1_U1(
    .din0(instubouterdata_nentries_1_V_0_read_reg_1989_pp0_iter1_reg),
    .din1(instubouterdata_nentries_1_V_1_read_reg_1995_pp0_iter1_reg),
    .din2(instubouterdata_nentries_1_V_2_read_reg_2001_pp0_iter1_reg),
    .din3(instubouterdata_nentries_1_V_3_read_reg_2007_pp0_iter1_reg),
    .din4(instubouterdata_nentries_1_V_4_read_reg_2013_pp0_iter1_reg),
    .din5(instubouterdata_nentries_1_V_5_read_reg_2019_pp0_iter1_reg),
    .din6(instubouterdata_nentries_1_V_6_read_reg_2025_pp0_iter1_reg),
    .din7(instubouterdata_nentries_1_V_7_read_reg_2031_pp0_iter1_reg),
    .din8(tmp_2_fu_832_p9),
    .dout(tmp_2_fu_832_p10)
);

TrackletEngine_PS_PS_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
TrackletEngine_PS_PS_mux_83_5_1_1_U2(
    .din0(instubouterdata_nentries_0_V_0_read_reg_1941_pp0_iter1_reg),
    .din1(instubouterdata_nentries_0_V_1_read_reg_1947_pp0_iter1_reg),
    .din2(instubouterdata_nentries_0_V_2_read_reg_1953_pp0_iter1_reg),
    .din3(instubouterdata_nentries_0_V_3_read_reg_1959_pp0_iter1_reg),
    .din4(instubouterdata_nentries_0_V_4_read_reg_1965_pp0_iter1_reg),
    .din5(instubouterdata_nentries_0_V_5_read_reg_1971_pp0_iter1_reg),
    .din6(instubouterdata_nentries_0_V_6_read_reg_1977_pp0_iter1_reg),
    .din7(instubouterdata_nentries_0_V_7_read_reg_1983_pp0_iter1_reg),
    .din8(tmp_3_fu_846_p9),
    .dout(tmp_3_fu_846_p10)
);

TrackletEngine_PS_PS_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
TrackletEngine_PS_PS_mux_83_5_1_1_U3(
    .din0(instubouterdata_nentries_1_V_0_read_reg_1989_pp0_iter1_reg),
    .din1(instubouterdata_nentries_1_V_1_read_reg_1995_pp0_iter1_reg),
    .din2(instubouterdata_nentries_1_V_2_read_reg_2001_pp0_iter1_reg),
    .din3(instubouterdata_nentries_1_V_3_read_reg_2007_pp0_iter1_reg),
    .din4(instubouterdata_nentries_1_V_4_read_reg_2013_pp0_iter1_reg),
    .din5(instubouterdata_nentries_1_V_5_read_reg_2019_pp0_iter1_reg),
    .din6(instubouterdata_nentries_1_V_6_read_reg_2025_pp0_iter1_reg),
    .din7(instubouterdata_nentries_1_V_7_read_reg_2031_pp0_iter1_reg),
    .din8(zbinlast_V_fu_826_p2),
    .dout(tmp_4_fu_868_p10)
);

TrackletEngine_PS_PS_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
TrackletEngine_PS_PS_mux_83_5_1_1_U4(
    .din0(instubouterdata_nentries_0_V_0_read_reg_1941_pp0_iter1_reg),
    .din1(instubouterdata_nentries_0_V_1_read_reg_1947_pp0_iter1_reg),
    .din2(instubouterdata_nentries_0_V_2_read_reg_1953_pp0_iter1_reg),
    .din3(instubouterdata_nentries_0_V_3_read_reg_1959_pp0_iter1_reg),
    .din4(instubouterdata_nentries_0_V_4_read_reg_1965_pp0_iter1_reg),
    .din5(instubouterdata_nentries_0_V_5_read_reg_1971_pp0_iter1_reg),
    .din6(instubouterdata_nentries_0_V_6_read_reg_1977_pp0_iter1_reg),
    .din7(instubouterdata_nentries_0_V_7_read_reg_1983_pp0_iter1_reg),
    .din8(zbinlast_V_fu_826_p2),
    .dout(tmp_5_fu_882_p10)
);

TrackletEngine_PS_PS_mux_42_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
TrackletEngine_PS_PS_mux_42_31_1_1_U5(
    .din0(ap_sig_allocacmp_teBuffer_3_V_16_load),
    .din1(ap_sig_allocacmp_teBuffer_3_V_10_load),
    .din2(ap_sig_allocacmp_teBuffer_3_V_7_load),
    .din3(ap_sig_allocacmp_teBuffer_3_V_1_load),
    .din4(t_V_29_reg_572),
    .dout(bufdata_V_fu_972_p6)
);

TrackletEngine_PS_PS_mux_42_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
TrackletEngine_PS_PS_mux_42_31_1_1_U6(
    .din0(ap_sig_allocacmp_teBuffer_3_V_16_load),
    .din1(ap_sig_allocacmp_teBuffer_3_V_10_load),
    .din2(ap_sig_allocacmp_teBuffer_3_V_7_load),
    .din3(ap_sig_allocacmp_teBuffer_3_V_1_load),
    .din4(t_V_29_reg_572),
    .dout(bufdata_V1_fu_996_p6)
);

TrackletEngine_PS_PS_mux_42_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
TrackletEngine_PS_PS_mux_42_31_1_1_U7(
    .din0(teBuffer_3_V_16_load_reg_2120),
    .din1(teBuffer_3_V_10_load_reg_2106),
    .din2(teBuffer_3_V_7_load_reg_2091),
    .din3(teBuffer_3_V_1_load_reg_2076),
    .din4(t_V_29_reg_572_pp0_iter2_reg),
    .dout(bufdata_V2_fu_1489_p6)
);

TrackletEngine_PS_PS_mux_42_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
TrackletEngine_PS_PS_mux_42_31_1_1_U8(
    .din0(teBuffer_3_V_16_load_reg_2120),
    .din1(teBuffer_3_V_10_load_reg_2106),
    .din2(teBuffer_3_V_7_load_reg_2091),
    .din3(teBuffer_3_V_1_load_reg_2076),
    .din4(t_V_29_reg_572_pp0_iter2_reg),
    .dout(bufdata_V3_fu_1509_p6)
);

TrackletEngine_PS_PS_mux_42_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
TrackletEngine_PS_PS_mux_42_31_1_1_U9(
    .din0(teBuffer_3_V_16_load_reg_2120),
    .din1(teBuffer_3_V_10_load_reg_2106),
    .din2(teBuffer_3_V_7_load_reg_2091),
    .din3(teBuffer_3_V_1_load_reg_2076),
    .din4(t_V_29_reg_572_pp0_iter2_reg),
    .dout(bufdata_V4_fu_1529_p6)
);

TrackletEngine_PS_PS_mux_42_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
TrackletEngine_PS_PS_mux_42_31_1_1_U10(
    .din0(teBuffer_3_V_16_load_reg_2120),
    .din1(teBuffer_3_V_10_load_reg_2106),
    .din2(teBuffer_3_V_7_load_reg_2091),
    .din3(teBuffer_3_V_1_load_reg_2076),
    .din4(t_V_29_reg_572_pp0_iter2_reg),
    .dout(bufdata_V5_fu_1549_p6)
);

TrackletEngine_PS_PS_mux_42_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
TrackletEngine_PS_PS_mux_42_31_1_1_U11(
    .din0(teBuffer_3_V_16_load_reg_2120),
    .din1(teBuffer_3_V_10_load_reg_2106),
    .din2(teBuffer_3_V_7_load_reg_2091),
    .din3(teBuffer_3_V_1_load_reg_2076),
    .din4(t_V_29_reg_572_pp0_iter2_reg),
    .dout(bufdata_V6_fu_1569_p6)
);

TrackletEngine_PS_PS_mux_42_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 31 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
TrackletEngine_PS_PS_mux_42_31_1_1_U12(
    .din0(teBuffer_3_V_16_load_reg_2120),
    .din1(teBuffer_3_V_10_load_reg_2106),
    .din2(teBuffer_3_V_7_load_reg_2091),
    .din3(teBuffer_3_V_1_load_reg_2076),
    .din4(t_V_29_reg_572_pp0_iter2_reg),
    .dout(bufdata_V7_fu_1589_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_50)) begin
        if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 <= ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 <= morestubinner_V_fu_680_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 <= ap_phi_reg_pp0_iter0_p_0725_0_i11_reg_602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_50)) begin
        if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd0)) begin
            bx_V26_phi_reg_558 <= ap_phi_mux_bx_V26_rewind_phi_fu_480_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd1)) begin
            bx_V26_phi_reg_558 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V26_phi_reg_558 <= ap_phi_reg_pp0_iter0_bx_V26_phi_reg_558;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        do_init_reg_432 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_432 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        istep_0_i17_reg_505 <= istep_reg_2037;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        istep_0_i17_reg_505 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (buffernotempty_V_fu_798_p2 == 1'd0) & (icmp_ln891_fu_1051_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        istubouter_V_fu_242 <= istubouter_V_1_fu_1069_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_fu_1051_p2 == 1'd0) & (buffernotempty_V_fu_798_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_do_init_phi_fu_436_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        istubouter_V_fu_242 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_50)) begin
        if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd0)) begin
            nstubinner_V_phi_reg_534 <= ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd1)) begin
            nstubinner_V_phi_reg_534 <= nstubinner_V_fu_671_p3;
        end else if ((1'b1 == 1'b1)) begin
            nstubinner_V_phi_reg_534 <= ap_phi_reg_pp0_iter0_nstubinner_V_phi_reg_534;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1277)) begin
            nstubpairs_V_fu_238 <= nstubpairs_V_1_fu_1824_p2;
        end else if ((1'b1 == ap_condition_1273)) begin
            nstubpairs_V_fu_238 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_0594_0_i15_reg_612 <= p_0594_2_i_reg_649;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_0594_0_i15_reg_612 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((buffernotempty_V_fu_798_p2 == 1'd1)) begin
            p_0594_2_i_reg_649 <= ap_phi_mux_p_0594_0_i15_phi_fu_616_p6;
        end else if ((buffernotempty_V_fu_798_p2 == 1'd0)) begin
            p_0594_2_i_reg_649 <= nstubs_V_1_fu_1020_p3;
        end else if ((1'b1 == 1'b1)) begin
            p_0594_2_i_reg_649 <= ap_phi_reg_pp0_iter2_p_0594_2_i_reg_649;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_50)) begin
        if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd0)) begin
            p_phi_reg_546 <= ap_phi_mux_p_rewind_phi_fu_466_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd1)) begin
            p_phi_reg_546 <= trunc_ln209_fu_666_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_546 <= ap_phi_reg_pp0_iter0_p_phi_reg_546;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        t_V10_reg_519 <= t_V_3_fu_770_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V10_reg_519 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        t_V_29_reg_572 <= ap_phi_mux_t_V_1_phi_fu_640_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_29_reg_572 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        writeindextmp_V8_reg_587 <= writeindextmp_V_fu_952_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        writeindextmp_V8_reg_587 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        buffernotempty_V_reg_2133 <= buffernotempty_V_fu_798_p2;
        buffernotempty_V_reg_2133_pp0_iter3_reg <= buffernotempty_V_reg_2133;
        buffernotempty_V_reg_2133_pp0_iter4_reg <= buffernotempty_V_reg_2133_pp0_iter3_reg;
        buffernotempty_V_reg_2133_pp0_iter5_reg <= buffernotempty_V_reg_2133_pp0_iter4_reg;
        bx_V26_phi_reg_558_pp0_iter2_reg <= bx_V26_phi_reg_558_pp0_iter1_reg;
        bx_V26_phi_reg_558_pp0_iter3_reg <= bx_V26_phi_reg_558_pp0_iter2_reg;
        bx_V26_phi_reg_558_pp0_iter4_reg <= bx_V26_phi_reg_558_pp0_iter3_reg;
        icmp_ln107_reg_2042_pp0_iter2_reg <= icmp_ln107_reg_2042_pp0_iter1_reg;
        icmp_ln107_reg_2042_pp0_iter3_reg <= icmp_ln107_reg_2042_pp0_iter2_reg;
        icmp_ln107_reg_2042_pp0_iter4_reg <= icmp_ln107_reg_2042_pp0_iter3_reg;
        icmp_ln107_reg_2042_pp0_iter5_reg <= icmp_ln107_reg_2042_pp0_iter4_reg;
        icmp_ln891_1_reg_2249_pp0_iter5_reg <= icmp_ln891_1_reg_2249;
        icmp_ln899_reg_2244_pp0_iter5_reg <= icmp_ln899_reg_2244;
        innerstubdatatmp_data_V_reg_2137 <= instubinnerdata_dataarray_data_V_q0;
        innerstubindex_V_2_reg_2218_pp0_iter4_reg <= innerstubindex_V_2_reg_2218;
        innerstubindex_V_2_reg_2218_pp0_iter5_reg <= innerstubindex_V_2_reg_2218_pp0_iter4_reg;
        nstubslast_V_reg_2158 <= nstubslast_V_fu_896_p3;
        nstubsstart_V_reg_2153 <= nstubsstart_V_fu_860_p3;
        or_ln122_1_reg_2056_pp0_iter2_reg <= or_ln122_1_reg_2056;
        outerstubindex_V_reg_2239_pp0_iter5_reg <= outerstubindex_V_reg_2239;
        p_phi_reg_546_pp0_iter2_reg <= p_phi_reg_546_pp0_iter1_reg;
        p_phi_reg_546_pp0_iter3_reg <= p_phi_reg_546_pp0_iter2_reg;
        p_phi_reg_546_pp0_iter4_reg <= p_phi_reg_546_pp0_iter3_reg;
        p_phi_reg_546_pp0_iter5_reg <= p_phi_reg_546_pp0_iter4_reg;
        savelast_V_reg_2175 <= savelast_V_fu_916_p2;
        savestart_V_reg_2163 <= savestart_V_fu_904_p2;
        t_V_29_reg_572_pp0_iter2_reg <= t_V_29_reg_572;
        teBuffer_3_V_10_load_reg_2106 <= ap_sig_allocacmp_teBuffer_3_V_10_load;
        teBuffer_3_V_16_load_reg_2120 <= ap_sig_allocacmp_teBuffer_3_V_16_load;
        teBuffer_3_V_1_load_reg_2076 <= ap_sig_allocacmp_teBuffer_3_V_1_load;
        teBuffer_3_V_7_load_reg_2091 <= ap_sig_allocacmp_teBuffer_3_V_7_load;
        writeindextmp_V8_reg_587_pp0_iter2_reg <= writeindextmp_V8_reg_587;
        zbinlast_V_reg_2148 <= zbinlast_V_fu_826_p2;
        zbinstart_V_reg_2143 <= {{instubinnerdata_dataarray_data_V_q0[6:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V26_phi_reg_558_pp0_iter1_reg <= bx_V26_phi_reg_558;
        icmp_ln107_reg_2042 <= icmp_ln107_fu_710_p2;
        icmp_ln107_reg_2042_pp0_iter1_reg <= icmp_ln107_reg_2042;
        instubouterdata_nentries_0_V_0_read_reg_1941 <= instubouterdata_nentries_0_V_0;
        instubouterdata_nentries_0_V_0_read_reg_1941_pp0_iter1_reg <= instubouterdata_nentries_0_V_0_read_reg_1941;
        instubouterdata_nentries_0_V_1_read_reg_1947 <= instubouterdata_nentries_0_V_1;
        instubouterdata_nentries_0_V_1_read_reg_1947_pp0_iter1_reg <= instubouterdata_nentries_0_V_1_read_reg_1947;
        instubouterdata_nentries_0_V_2_read_reg_1953 <= instubouterdata_nentries_0_V_2;
        instubouterdata_nentries_0_V_2_read_reg_1953_pp0_iter1_reg <= instubouterdata_nentries_0_V_2_read_reg_1953;
        instubouterdata_nentries_0_V_3_read_reg_1959 <= instubouterdata_nentries_0_V_3;
        instubouterdata_nentries_0_V_3_read_reg_1959_pp0_iter1_reg <= instubouterdata_nentries_0_V_3_read_reg_1959;
        instubouterdata_nentries_0_V_4_read_reg_1965 <= instubouterdata_nentries_0_V_4;
        instubouterdata_nentries_0_V_4_read_reg_1965_pp0_iter1_reg <= instubouterdata_nentries_0_V_4_read_reg_1965;
        instubouterdata_nentries_0_V_5_read_reg_1971 <= instubouterdata_nentries_0_V_5;
        instubouterdata_nentries_0_V_5_read_reg_1971_pp0_iter1_reg <= instubouterdata_nentries_0_V_5_read_reg_1971;
        instubouterdata_nentries_0_V_6_read_reg_1977 <= instubouterdata_nentries_0_V_6;
        instubouterdata_nentries_0_V_6_read_reg_1977_pp0_iter1_reg <= instubouterdata_nentries_0_V_6_read_reg_1977;
        instubouterdata_nentries_0_V_7_read_reg_1983 <= instubouterdata_nentries_0_V_7;
        instubouterdata_nentries_0_V_7_read_reg_1983_pp0_iter1_reg <= instubouterdata_nentries_0_V_7_read_reg_1983;
        instubouterdata_nentries_1_V_0_read_reg_1989 <= instubouterdata_nentries_1_V_0;
        instubouterdata_nentries_1_V_0_read_reg_1989_pp0_iter1_reg <= instubouterdata_nentries_1_V_0_read_reg_1989;
        instubouterdata_nentries_1_V_1_read_reg_1995 <= instubouterdata_nentries_1_V_1;
        instubouterdata_nentries_1_V_1_read_reg_1995_pp0_iter1_reg <= instubouterdata_nentries_1_V_1_read_reg_1995;
        instubouterdata_nentries_1_V_2_read_reg_2001 <= instubouterdata_nentries_1_V_2;
        instubouterdata_nentries_1_V_2_read_reg_2001_pp0_iter1_reg <= instubouterdata_nentries_1_V_2_read_reg_2001;
        instubouterdata_nentries_1_V_3_read_reg_2007 <= instubouterdata_nentries_1_V_3;
        instubouterdata_nentries_1_V_3_read_reg_2007_pp0_iter1_reg <= instubouterdata_nentries_1_V_3_read_reg_2007;
        instubouterdata_nentries_1_V_4_read_reg_2013 <= instubouterdata_nentries_1_V_4;
        instubouterdata_nentries_1_V_4_read_reg_2013_pp0_iter1_reg <= instubouterdata_nentries_1_V_4_read_reg_2013;
        instubouterdata_nentries_1_V_5_read_reg_2019 <= instubouterdata_nentries_1_V_5;
        instubouterdata_nentries_1_V_5_read_reg_2019_pp0_iter1_reg <= instubouterdata_nentries_1_V_5_read_reg_2019;
        instubouterdata_nentries_1_V_6_read_reg_2025 <= instubouterdata_nentries_1_V_6;
        instubouterdata_nentries_1_V_6_read_reg_2025_pp0_iter1_reg <= instubouterdata_nentries_1_V_6_read_reg_2025;
        instubouterdata_nentries_1_V_7_read_reg_2031 <= instubouterdata_nentries_1_V_7;
        instubouterdata_nentries_1_V_7_read_reg_2031_pp0_iter1_reg <= instubouterdata_nentries_1_V_7_read_reg_2031;
        or_ln122_1_reg_2056 <= or_ln122_1_fu_752_p2;
        p_phi_reg_546_pp0_iter1_reg <= p_phi_reg_546;
        writeindex_V_reg_2051 <= writeindex_V_fu_722_p2;
        writeindexplus_V_reg_2046 <= writeindexplus_V_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        bx_V26_rewind_reg_476 <= bx_V26_phi_reg_558;
        nstubinner_V_rewind_reg_448 <= nstubinner_V_phi_reg_534;
        p_0725_0_i11_rewind_reg_490 <= morestubinner_V_2_fu_778_p3;
        p_rewind_reg_462 <= p_phi_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V26_phi_reg_558_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (buffernotempty_V_fu_798_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ibin_V_2_fu_234 <= ibin_V_3_fu_1029_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (buffernotempty_V_fu_798_p2 == 1'd0))) begin
        icmp_ln879_reg_2188 <= icmp_ln879_fu_966_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (buffernotempty_V_reg_2133_pp0_iter3_reg == 1'd0))) begin
        icmp_ln891_1_reg_2249 <= icmp_ln891_1_fu_1753_p2;
        icmp_ln899_reg_2244 <= icmp_ln899_fu_1747_p2;
        outerstubindex_V_reg_2239 <= {{instubouterdata_dataarray_data_V_q0[15:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (buffernotempty_V_reg_2133 == 1'd0))) begin
        innerstubbend_V_2_reg_2213 <= innerstubbend_V_2_fu_1610_p3;
        innerstubfinephi_V_2_reg_2207 <= innerstubfinephi_V_2_fu_1603_p3;
        innerstubindex_V_2_reg_2218 <= innerstubindex_V_2_fu_1617_p3;
        second_V_3_reg_2234 <= second_V_3_fu_1638_p3;
        zbinfirst_V_3_reg_2228 <= zbinfirst_V_3_fu_1631_p3;
        zdiffmax_V_3_reg_2223 <= zdiffmax_V_3_fu_1624_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        istep_reg_2037 <= istep_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (buffernotempty_V_reg_2133 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Repl2_1_fu_214 <= innerstubbend_V_2_fu_1610_p3;
        p_Repl2_2_fu_218 <= innerstubindex_V_2_fu_1617_p3;
        p_Repl2_s_fu_210 <= innerstubfinephi_V_2_fu_1603_p3;
        second_V_fu_230 <= second_V_3_fu_1638_p3;
        zbinfirst_V_2_fu_226 <= zbinfirst_V_3_fu_1631_p3;
        zdiffmax_V_2_fu_222 <= zdiffmax_V_3_fu_1624_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teBuffer_3_V_10_fu_202 <= teBuffer_3_V_89_fu_1439_p3;
        teBuffer_3_V_16_fu_206 <= teBuffer_3_V_90_fu_1445_p3;
        teBuffer_3_V_1_fu_194 <= teBuffer_3_V_87_fu_1427_p3;
        teBuffer_3_V_7_fu_198 <= teBuffer_3_V_88_fu_1433_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln107_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_bx_V26_rewind_phi_fu_480_p6 = bx_V26_phi_reg_558;
    end else begin
        ap_phi_mux_bx_V26_rewind_phi_fu_480_p6 = bx_V26_rewind_reg_476;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((icmp_ln107_reg_2042 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_436_p6 = 1'd1;
        end else if ((icmp_ln107_reg_2042 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_436_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_436_p6 = do_init_reg_432;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_436_p6 = do_init_reg_432;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((icmp_ln107_reg_2042 == 1'd1)) begin
            ap_phi_mux_istep_0_i17_phi_fu_509_p6 = 7'd0;
        end else if ((icmp_ln107_reg_2042 == 1'd0)) begin
            ap_phi_mux_istep_0_i17_phi_fu_509_p6 = istep_reg_2037;
        end else begin
            ap_phi_mux_istep_0_i17_phi_fu_509_p6 = istep_0_i17_reg_505;
        end
    end else begin
        ap_phi_mux_istep_0_i17_phi_fu_509_p6 = istep_0_i17_reg_505;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln107_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6 = nstubinner_V_phi_reg_534;
    end else begin
        ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6 = nstubinner_V_rewind_reg_448;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln107_reg_2042_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 = 4'd0;
        end else if ((icmp_ln107_reg_2042_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 = p_0594_2_i_reg_649;
        end else begin
            ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 = p_0594_0_i15_reg_612;
        end
    end else begin
        ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 = p_0594_0_i15_reg_612;
    end
end

always @ (*) begin
    if ((buffernotempty_V_fu_798_p2 == 1'd0)) begin
        if ((icmp_ln891_fu_1051_p2 == 1'd1)) begin
            ap_phi_mux_p_0709_1_i_phi_fu_629_p4 = t_V_29_reg_572;
        end else if ((icmp_ln891_fu_1051_p2 == 1'd0)) begin
            ap_phi_mux_p_0709_1_i_phi_fu_629_p4 = readindex_V_fu_1062_p2;
        end else begin
            ap_phi_mux_p_0709_1_i_phi_fu_629_p4 = ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626;
        end
    end else begin
        ap_phi_mux_p_0709_1_i_phi_fu_629_p4 = ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln107_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6 = morestubinner_V_2_fu_778_p3;
    end else begin
        ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6 = p_0725_0_i11_rewind_reg_490;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_550_p4 = ap_phi_mux_p_rewind_phi_fu_466_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_550_p4 = trunc_ln209_fu_666_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_550_p4 = ap_phi_reg_pp0_iter0_p_phi_reg_546;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln107_reg_2042 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_rewind_phi_fu_466_p6 = p_phi_reg_546;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_466_p6 = p_rewind_reg_462;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((icmp_ln107_reg_2042 == 1'd1)) begin
            ap_phi_mux_t_V10_phi_fu_523_p6 = 7'd0;
        end else if ((icmp_ln107_reg_2042 == 1'd0)) begin
            ap_phi_mux_t_V10_phi_fu_523_p6 = t_V_3_fu_770_p3;
        end else begin
            ap_phi_mux_t_V10_phi_fu_523_p6 = t_V10_reg_519;
        end
    end else begin
        ap_phi_mux_t_V10_phi_fu_523_p6 = t_V10_reg_519;
    end
end

always @ (*) begin
    if ((buffernotempty_V_fu_798_p2 == 1'd1)) begin
        ap_phi_mux_t_V_1_phi_fu_640_p4 = t_V_29_reg_572;
    end else if ((buffernotempty_V_fu_798_p2 == 1'd0)) begin
        ap_phi_mux_t_V_1_phi_fu_640_p4 = ap_phi_mux_p_0709_1_i_phi_fu_629_p4;
    end else begin
        ap_phi_mux_t_V_1_phi_fu_640_p4 = ap_phi_reg_pp0_iter2_t_V_1_reg_636;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln107_reg_2042_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_t_V_29_phi_fu_576_p6 = 2'd0;
        end else if ((icmp_ln107_reg_2042_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_t_V_29_phi_fu_576_p6 = ap_phi_mux_t_V_1_phi_fu_640_p4;
        end else begin
            ap_phi_mux_t_V_29_phi_fu_576_p6 = t_V_29_reg_572;
        end
    end else begin
        ap_phi_mux_t_V_29_phi_fu_576_p6 = t_V_29_reg_572;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln107_reg_2042_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 = 2'd0;
        end else if ((icmp_ln107_reg_2042_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 = writeindextmp_V_fu_952_p3;
        end else begin
            ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 = writeindextmp_V8_reg_587;
        end
    end else begin
        ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 = writeindextmp_V8_reg_587;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_fu_710_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_teBuffer_3_V_10_load = teBuffer_3_V_89_fu_1439_p3;
    end else begin
        ap_sig_allocacmp_teBuffer_3_V_10_load = teBuffer_3_V_10_fu_202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_teBuffer_3_V_16_load = teBuffer_3_V_90_fu_1445_p3;
    end else begin
        ap_sig_allocacmp_teBuffer_3_V_16_load = teBuffer_3_V_16_fu_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_teBuffer_3_V_1_load = teBuffer_3_V_87_fu_1427_p3;
    end else begin
        ap_sig_allocacmp_teBuffer_3_V_1_load = teBuffer_3_V_1_fu_194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_teBuffer_3_V_7_load = teBuffer_3_V_88_fu_1433_p3;
    end else begin
        ap_sig_allocacmp_teBuffer_3_V_7_load = teBuffer_3_V_7_fu_198;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        bendinnertable_V_ce0 = 1'b1;
    end else begin
        bendinnertable_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        bendoutertable_V_ce0 = 1'b1;
    end else begin
        bendoutertable_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_2042_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        instubinnerdata_dataarray_data_V_ce0 = 1'b1;
    end else begin
        instubinnerdata_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        instubouterdata_dataarray_data_V_ce0 = 1'b1;
    end else begin
        instubouterdata_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        outstubpair_dataarray_data_V_ce0 = 1'b1;
    end else begin
        outstubpair_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (buffernotempty_V_reg_2133_pp0_iter5_reg == 1'd0) & (1'd1 == and_ln215_fu_1808_p2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        outstubpair_dataarray_data_V_we0 = 1'b1;
    end else begin
        outstubpair_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln136_fu_922_p2 = (savestart_V_fu_904_p2 & savelast_V_fu_916_p2);

assign and_ln215_1_fu_1796_p2 = (bendoutertable_V_q0 & bendinnertable_V_q0);

assign and_ln215_2_fu_1802_p2 = (xor_ln899_fu_1786_p2 & xor_ln891_fu_1791_p2);

assign and_ln215_fu_1808_p2 = (and_ln215_2_fu_1802_p2 & and_ln215_1_fu_1796_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter6 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_1273 = ((ap_phi_mux_do_init_phi_fu_436_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1277 = ((buffernotempty_V_reg_2133_pp0_iter5_reg == 1'd0) & (1'd1 == and_ln215_fu_1808_p2) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_379 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_50 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V26_phi_reg_558 = 'bx;

assign ap_phi_reg_pp0_iter0_nstubinner_V_phi_reg_534 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0725_0_i11_reg_602 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_546 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0594_2_i_reg_649 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626 = 'bx;

assign ap_phi_reg_pp0_iter2_t_V_1_reg_636 = 'bx;

assign bendinnertable_V_address0 = zext_ln544_fu_1767_p1;

assign bendoutertable_V_address0 = zext_ln544_1_fu_1781_p1;

assign buffernotempty_V_fu_798_p2 = ((writeindextmp_V8_reg_587 == t_V_29_reg_572) ? 1'b1 : 1'b0);

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign ibin_V_3_fu_1029_p3 = ((icmp_ln879_fu_966_p2[0:0] === 1'b1) ? ibin_V_fu_1010_p4 : ibin_V_2_fu_234);

assign ibin_V_fu_1010_p4 = {{bufdata_V1_fu_996_p6[3:1]}};

assign icmp_ln107_fu_710_p2 = ((ap_phi_mux_istep_0_i17_phi_fu_509_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln122_1_fu_740_p2 = ((writeindexplus_V_fu_716_p2 == ap_phi_mux_t_V_29_phi_fu_576_p6) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_734_p2 = ((writeindex_V_fu_722_p2 == ap_phi_mux_t_V_29_phi_fu_576_p6) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_910_p2 = ((nstubslast_V_fu_896_p3 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln321_1_fu_1120_p2 = ((writeindextmp_V8_reg_587_pp0_iter2_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln321_2_fu_1133_p2 = ((writeindextmp_V8_reg_587_pp0_iter2_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln321_3_fu_1237_p2 = ((writeindextmp_V8_reg_587_pp0_iter2_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln321_fu_1107_p2 = ((writeindextmp_V8_reg_587_pp0_iter2_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_966_p2 = ((istubouter_V_fu_242 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln891_1_fu_1753_p2 = ((tmpz_fu_1721_p3 < zext_ln1467_fu_1728_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1051_p2 = ((ret_V_fu_1041_p2 < zext_ln891_fu_1047_p1) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_1747_p2 = (($signed(zext_ln899_fu_1744_p1) < $signed(ret_V_1_fu_1738_p2)) ? 1'b1 : 1'b0);

assign innerstubbend_V_2_fu_1610_p3 = ((icmp_ln879_reg_2188[0:0] === 1'b1) ? innerstubbend_V_fu_1519_p4 : p_Repl2_1_fu_214);

assign innerstubbend_V_fu_1519_p4 = {{bufdata_V3_fu_1509_p6[18:16]}};

assign innerstubfinephi_V_2_fu_1603_p3 = ((icmp_ln879_reg_2188[0:0] === 1'b1) ? innerstubfinephi_V_fu_1539_p4 : p_Repl2_s_fu_210);

assign innerstubfinephi_V_fu_1539_p4 = {{bufdata_V4_fu_1529_p6[15:14]}};

assign innerstubindex_V_2_fu_1617_p3 = ((icmp_ln879_reg_2188[0:0] === 1'b1) ? innerstubindex_V_fu_1499_p4 : p_Repl2_2_fu_218);

assign innerstubindex_V_fu_1499_p4 = {{bufdata_V2_fu_1489_p6[25:19]}};

assign instubinnerdata_dataarray_data_V_address0 = zext_ln57_fu_699_p1;

assign instubouterdata_dataarray_data_V_address0 = tmp_7_fu_1080_p5;

assign istep_fu_704_p2 = (ap_phi_mux_istep_0_i17_phi_fu_509_p6 + 7'd1);

assign istubinner_V_fu_758_p2 = (t_V10_reg_519 + 7'd1);

assign istubouter_V_1_fu_1069_p2 = (istubouter_V_fu_242 + 4'd1);

assign morestubinner_V_1_fu_764_p2 = ((istubinner_V_fu_758_p2 < nstubinner_V_phi_reg_534) ? 1'b1 : 1'b0);

assign morestubinner_V_2_fu_778_p3 = ((or_ln122_1_fu_752_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 : morestubinner_V_1_fu_764_p2);

assign morestubinner_V_fu_680_p2 = ((nstubinner_V_fu_671_p3 != 7'd0) ? 1'b1 : 1'b0);

assign nstubinner_V_fu_671_p3 = ((trunc_ln209_fu_666_p1[0:0] === 1'b1) ? instubinnerdata_nentries_1_V : instubinnerdata_nentries_0_V);

assign nstubpairs_V_1_fu_1824_p2 = (nstubpairs_V_fu_238 + 7'd1);

assign nstubs_V_1_fu_1020_p3 = ((icmp_ln879_fu_966_p2[0:0] === 1'b1) ? nstubs_V_fu_986_p4 : ap_phi_mux_p_0594_0_i15_phi_fu_616_p6);

assign nstubs_V_fu_986_p4 = {{bufdata_V_fu_972_p6[29:26]}};

assign nstubslast_V_fu_896_p3 = ((p_phi_reg_546_pp0_iter1_reg[0:0] === 1'b1) ? tmp_4_fu_868_p10 : tmp_5_fu_882_p10);

assign nstubsstart_V_fu_860_p3 = ((p_phi_reg_546_pp0_iter1_reg[0:0] === 1'b1) ? tmp_2_fu_832_p10 : tmp_3_fu_846_p10);

assign or_ln122_1_fu_752_p2 = (or_ln122_fu_746_p2 | icmp_ln122_1_fu_740_p2);

assign or_ln122_2_fu_940_p2 = (or_ln122_1_reg_2056 | and_ln136_fu_922_p2);

assign or_ln122_fu_746_p2 = (xor_ln122_fu_728_p2 | icmp_ln122_fu_734_p2);

assign or_ln138_fu_928_p2 = (savestart_V_fu_904_p2 | savelast_V_fu_916_p2);

assign or_ln_fu_1713_p3 = {{1'd1}, {outerstubfinez_V_fu_1705_p1}};

assign outerstubbend_V_fu_1695_p4 = {{instubouterdata_dataarray_data_V_q0[8:6]}};

assign outerstubfinephi_V_fu_1685_p4 = {{instubouterdata_dataarray_data_V_q0[5:3]}};

assign outerstubfinez_V_fu_1705_p1 = instubouterdata_dataarray_data_V_q0[2:0];

assign outstubpair_dataarray_data_V_address0 = zext_ln321_fu_1843_p1;

assign outstubpair_dataarray_data_V_d0 = {{innerstubindex_V_2_reg_2218_pp0_iter5_reg}, {outerstubindex_V_reg_2239_pp0_iter5_reg}};

assign p_Result_1_fu_1212_p5 = {{{{nstubslast_V_reg_2158}, {innerstubdatatmp_data_V_reg_2137}}, {zbinlast_V_reg_2148}}, {1'd1}};

assign p_Result_2_fu_1759_p4 = {{{innerstubfinephi_V_2_reg_2207}, {outerstubfinephi_V_fu_1685_p4}}, {innerstubbend_V_2_reg_2213}};

assign p_Result_3_fu_1772_p4 = {{{innerstubfinephi_V_2_reg_2207}, {outerstubfinephi_V_fu_1685_p4}}, {outerstubbend_V_fu_1695_p4}};

assign p_Result_s_fu_1098_p5 = {{{{nstubsstart_V_reg_2153}, {innerstubdatatmp_data_V_reg_2137}}, {zbinstart_V_reg_2143}}, {1'd0}};

assign readindex_V_fu_1062_p2 = (t_V_29_reg_572 + 2'd1);

assign ret_V_1_fu_1738_p2 = (zext_ln215_1_fu_1731_p1 - zext_ln215_2_fu_1735_p1);

assign ret_V_fu_1041_p2 = (5'd1 + zext_ln215_fu_1037_p1);

assign savelast_V_fu_916_p2 = (tmp_1_fu_814_p3 & icmp_ln133_fu_910_p2);

assign savestart_V_fu_904_p2 = ((nstubsstart_V_fu_860_p3 != 5'd0) ? 1'b1 : 1'b0);

assign second_V_2_fu_1599_p1 = bufdata_V7_fu_1589_p6[0:0];

assign second_V_3_fu_1638_p3 = ((icmp_ln879_reg_2188[0:0] === 1'b1) ? second_V_2_fu_1599_p1 : second_V_fu_230);

assign select_ln122_1_fu_945_p3 = ((or_ln138_fu_928_p2[0:0] === 1'b1) ? writeindexplus_V_reg_2046 : writeindextmp_V8_reg_587);

assign select_ln122_fu_934_p3 = ((or_ln122_1_reg_2056[0:0] === 1'b1) ? writeindextmp_V8_reg_587 : writeindex_V_reg_2051);

assign t_V_3_fu_770_p3 = ((or_ln122_1_fu_752_p2[0:0] === 1'b1) ? t_V10_reg_519 : istubinner_V_fu_758_p2);

assign teBuffer_3_V_48_fu_1126_p3 = ((icmp_ln321_1_fu_1120_p2[0:0] === 1'b1) ? teBuffer_3_V_1_load_reg_2076 : teBuffer_3_V_fu_1113_p3);

assign teBuffer_3_V_49_fu_1139_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? teBuffer_3_V_1_load_reg_2076 : teBuffer_3_V_48_fu_1126_p3);

assign teBuffer_3_V_50_fu_1146_p3 = ((icmp_ln321_fu_1107_p2[0:0] === 1'b1) ? p_Result_s_fu_1098_p5 : teBuffer_3_V_7_load_reg_2091);

assign teBuffer_3_V_51_fu_1153_p3 = ((icmp_ln321_1_fu_1120_p2[0:0] === 1'b1) ? teBuffer_3_V_7_load_reg_2091 : teBuffer_3_V_50_fu_1146_p3);

assign teBuffer_3_V_52_fu_1160_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? teBuffer_3_V_7_load_reg_2091 : teBuffer_3_V_51_fu_1153_p3);

assign teBuffer_3_V_53_fu_1167_p3 = ((icmp_ln321_1_fu_1120_p2[0:0] === 1'b1) ? p_Result_s_fu_1098_p5 : teBuffer_3_V_10_load_reg_2106);

assign teBuffer_3_V_54_fu_1174_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? teBuffer_3_V_10_load_reg_2106 : teBuffer_3_V_53_fu_1167_p3);

assign teBuffer_3_V_55_fu_1181_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? p_Result_s_fu_1098_p5 : teBuffer_3_V_16_load_reg_2120);

assign teBuffer_3_V_56_fu_1188_p3 = ((savestart_V_reg_2163[0:0] === 1'b1) ? teBuffer_3_V_49_fu_1139_p3 : teBuffer_3_V_1_load_reg_2076);

assign teBuffer_3_V_57_fu_1194_p3 = ((savestart_V_reg_2163[0:0] === 1'b1) ? teBuffer_3_V_52_fu_1160_p3 : teBuffer_3_V_7_load_reg_2091);

assign teBuffer_3_V_58_fu_1200_p3 = ((savestart_V_reg_2163[0:0] === 1'b1) ? teBuffer_3_V_54_fu_1174_p3 : teBuffer_3_V_10_load_reg_2106);

assign teBuffer_3_V_59_fu_1206_p3 = ((savestart_V_reg_2163[0:0] === 1'b1) ? teBuffer_3_V_55_fu_1181_p3 : teBuffer_3_V_16_load_reg_2120);

assign teBuffer_3_V_61_fu_1221_p3 = ((icmp_ln321_1_fu_1120_p2[0:0] === 1'b1) ? teBuffer_3_V_56_fu_1188_p3 : p_Result_1_fu_1212_p5);

assign teBuffer_3_V_62_fu_1229_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? teBuffer_3_V_56_fu_1188_p3 : teBuffer_3_V_61_fu_1221_p3);

assign teBuffer_3_V_63_fu_1243_p3 = ((icmp_ln321_3_fu_1237_p2[0:0] === 1'b1) ? teBuffer_3_V_56_fu_1188_p3 : teBuffer_3_V_62_fu_1229_p3);

assign teBuffer_3_V_64_fu_1251_p3 = ((icmp_ln321_1_fu_1120_p2[0:0] === 1'b1) ? p_Result_1_fu_1212_p5 : teBuffer_3_V_57_fu_1194_p3);

assign teBuffer_3_V_65_fu_1259_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? teBuffer_3_V_57_fu_1194_p3 : teBuffer_3_V_64_fu_1251_p3);

assign teBuffer_3_V_66_fu_1267_p3 = ((icmp_ln321_3_fu_1237_p2[0:0] === 1'b1) ? teBuffer_3_V_57_fu_1194_p3 : teBuffer_3_V_65_fu_1259_p3);

assign teBuffer_3_V_67_fu_1275_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? p_Result_1_fu_1212_p5 : teBuffer_3_V_58_fu_1200_p3);

assign teBuffer_3_V_68_fu_1283_p3 = ((icmp_ln321_3_fu_1237_p2[0:0] === 1'b1) ? teBuffer_3_V_58_fu_1200_p3 : teBuffer_3_V_67_fu_1275_p3);

assign teBuffer_3_V_69_fu_1291_p3 = ((icmp_ln321_3_fu_1237_p2[0:0] === 1'b1) ? p_Result_1_fu_1212_p5 : teBuffer_3_V_59_fu_1206_p3);

assign teBuffer_3_V_70_fu_1299_p3 = ((icmp_ln321_fu_1107_p2[0:0] === 1'b1) ? teBuffer_3_V_56_fu_1188_p3 : p_Result_1_fu_1212_p5);

assign teBuffer_3_V_71_fu_1307_p3 = ((icmp_ln321_1_fu_1120_p2[0:0] === 1'b1) ? teBuffer_3_V_56_fu_1188_p3 : teBuffer_3_V_70_fu_1299_p3);

assign teBuffer_3_V_72_fu_1315_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? teBuffer_3_V_56_fu_1188_p3 : teBuffer_3_V_71_fu_1307_p3);

assign teBuffer_3_V_73_fu_1323_p3 = ((icmp_ln321_fu_1107_p2[0:0] === 1'b1) ? p_Result_1_fu_1212_p5 : teBuffer_3_V_57_fu_1194_p3);

assign teBuffer_3_V_74_fu_1331_p3 = ((icmp_ln321_1_fu_1120_p2[0:0] === 1'b1) ? teBuffer_3_V_57_fu_1194_p3 : teBuffer_3_V_73_fu_1323_p3);

assign teBuffer_3_V_75_fu_1339_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? teBuffer_3_V_57_fu_1194_p3 : teBuffer_3_V_74_fu_1331_p3);

assign teBuffer_3_V_76_fu_1347_p3 = ((icmp_ln321_1_fu_1120_p2[0:0] === 1'b1) ? p_Result_1_fu_1212_p5 : teBuffer_3_V_58_fu_1200_p3);

assign teBuffer_3_V_77_fu_1355_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? teBuffer_3_V_58_fu_1200_p3 : teBuffer_3_V_76_fu_1347_p3);

assign teBuffer_3_V_78_fu_1363_p3 = ((icmp_ln321_2_fu_1133_p2[0:0] === 1'b1) ? p_Result_1_fu_1212_p5 : teBuffer_3_V_59_fu_1206_p3);

assign teBuffer_3_V_79_fu_1371_p3 = ((savestart_V_reg_2163[0:0] === 1'b1) ? teBuffer_3_V_63_fu_1243_p3 : teBuffer_3_V_72_fu_1315_p3);

assign teBuffer_3_V_80_fu_1378_p3 = ((savestart_V_reg_2163[0:0] === 1'b1) ? teBuffer_3_V_66_fu_1267_p3 : teBuffer_3_V_75_fu_1339_p3);

assign teBuffer_3_V_81_fu_1385_p3 = ((savestart_V_reg_2163[0:0] === 1'b1) ? teBuffer_3_V_68_fu_1283_p3 : teBuffer_3_V_77_fu_1355_p3);

assign teBuffer_3_V_82_fu_1392_p3 = ((savestart_V_reg_2163[0:0] === 1'b1) ? teBuffer_3_V_69_fu_1291_p3 : teBuffer_3_V_78_fu_1363_p3);

assign teBuffer_3_V_83_fu_1399_p3 = ((savelast_V_reg_2175[0:0] === 1'b1) ? teBuffer_3_V_79_fu_1371_p3 : teBuffer_3_V_56_fu_1188_p3);

assign teBuffer_3_V_84_fu_1406_p3 = ((savelast_V_reg_2175[0:0] === 1'b1) ? teBuffer_3_V_80_fu_1378_p3 : teBuffer_3_V_57_fu_1194_p3);

assign teBuffer_3_V_85_fu_1413_p3 = ((savelast_V_reg_2175[0:0] === 1'b1) ? teBuffer_3_V_81_fu_1385_p3 : teBuffer_3_V_58_fu_1200_p3);

assign teBuffer_3_V_86_fu_1420_p3 = ((savelast_V_reg_2175[0:0] === 1'b1) ? teBuffer_3_V_82_fu_1392_p3 : teBuffer_3_V_59_fu_1206_p3);

assign teBuffer_3_V_87_fu_1427_p3 = ((or_ln122_1_reg_2056_pp0_iter2_reg[0:0] === 1'b1) ? teBuffer_3_V_1_load_reg_2076 : teBuffer_3_V_83_fu_1399_p3);

assign teBuffer_3_V_88_fu_1433_p3 = ((or_ln122_1_reg_2056_pp0_iter2_reg[0:0] === 1'b1) ? teBuffer_3_V_7_load_reg_2091 : teBuffer_3_V_84_fu_1406_p3);

assign teBuffer_3_V_89_fu_1439_p3 = ((or_ln122_1_reg_2056_pp0_iter2_reg[0:0] === 1'b1) ? teBuffer_3_V_10_load_reg_2106 : teBuffer_3_V_85_fu_1413_p3);

assign teBuffer_3_V_90_fu_1445_p3 = ((or_ln122_1_reg_2056_pp0_iter2_reg[0:0] === 1'b1) ? teBuffer_3_V_16_load_reg_2120 : teBuffer_3_V_86_fu_1420_p3);

assign teBuffer_3_V_fu_1113_p3 = ((icmp_ln321_fu_1107_p2[0:0] === 1'b1) ? teBuffer_3_V_1_load_reg_2076 : p_Result_s_fu_1098_p5);

assign tmp_1_fu_814_p3 = instubinnerdata_dataarray_data_V_q0[32'd3];

assign tmp_2_fu_832_p9 = {{instubinnerdata_dataarray_data_V_q0[6:4]}};

assign tmp_3_fu_846_p9 = {{instubinnerdata_dataarray_data_V_q0[6:4]}};

assign tmp_6_fu_691_p3 = {{ap_phi_mux_p_phi_phi_fu_550_p4}, {ap_phi_mux_t_V10_phi_fu_523_p6}};

assign tmp_7_fu_1080_p5 = {{{{{{56'd0}, {p_phi_reg_546_pp0_iter1_reg}}}, {ibin_V_3_fu_1029_p3}}}, {istubouter_V_fu_242}};

assign tmp_8_fu_1835_p3 = {{p_phi_reg_546_pp0_iter5_reg}, {nstubpairs_V_fu_238}};

assign tmpz_fu_1721_p3 = ((second_V_3_reg_2234[0:0] === 1'b1) ? or_ln_fu_1713_p3 : zext_ln199_fu_1709_p1);

assign trunc_ln209_fu_666_p1 = bx_V[0:0];

assign writeindex_V_fu_722_p2 = (ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 ^ 2'd2);

assign writeindexplus_V_fu_716_p2 = (ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 + 2'd1);

assign writeindextmp_V_fu_952_p3 = ((or_ln122_2_fu_940_p2[0:0] === 1'b1) ? select_ln122_fu_934_p3 : select_ln122_1_fu_945_p3);

assign xor_ln122_fu_728_p2 = (ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 ^ 1'd1);

assign xor_ln891_fu_1791_p2 = (icmp_ln891_1_reg_2249_pp0_iter5_reg ^ 1'd1);

assign xor_ln899_fu_1786_p2 = (icmp_ln899_reg_2244_pp0_iter5_reg ^ 1'd1);

assign zbinfirst_V_3_fu_1631_p3 = ((icmp_ln879_reg_2188[0:0] === 1'b1) ? zbinfirst_V_fu_1579_p4 : zbinfirst_V_2_fu_226);

assign zbinfirst_V_fu_1579_p4 = {{bufdata_V6_fu_1569_p6[6:4]}};

assign zbinlast_V_fu_826_p2 = (zext_ln209_fu_822_p1 + zbinstart_V_fu_804_p4);

assign zbinstart_V_fu_804_p4 = {{instubinnerdata_dataarray_data_V_q0[6:4]}};

assign zdiffmax_V_3_fu_1624_p3 = ((icmp_ln879_reg_2188[0:0] === 1'b1) ? zdiffmax_V_fu_1559_p4 : zdiffmax_V_2_fu_222);

assign zdiffmax_V_fu_1559_p4 = {{bufdata_V5_fu_1549_p6[13:11]}};

assign zext_ln1467_fu_1728_p1 = zbinfirst_V_3_reg_2228;

assign zext_ln199_fu_1709_p1 = outerstubfinez_V_fu_1705_p1;

assign zext_ln209_fu_822_p1 = tmp_1_fu_814_p3;

assign zext_ln215_1_fu_1731_p1 = tmpz_fu_1721_p3;

assign zext_ln215_2_fu_1735_p1 = zbinfirst_V_3_reg_2228;

assign zext_ln215_fu_1037_p1 = istubouter_V_fu_242;

assign zext_ln321_fu_1843_p1 = tmp_8_fu_1835_p3;

assign zext_ln544_1_fu_1781_p1 = p_Result_3_fu_1772_p4;

assign zext_ln544_fu_1767_p1 = p_Result_2_fu_1759_p4;

assign zext_ln57_fu_699_p1 = tmp_6_fu_691_p3;

assign zext_ln891_fu_1047_p1 = nstubs_V_1_fu_1020_p3;

assign zext_ln899_fu_1744_p1 = zdiffmax_V_3_reg_2223;

endmodule //TrackletEngine_PS_PS
