
==============================================================================
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2) on 2022-10-13-17:52:11
   Version:                2.15.225
   Kernels:                alveo_hls4ml
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          4d822aac-fe29-8e1f-a828-f9c24b7a05e9
   UUID (IINTF):           b7ac1abe1e3e1cb686d5a81232452676
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           SYSTEM_METADATA, PARTITION_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_3
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3513633)
   Created:
               Fri Apr  1 11:16:28 2022   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          <not defined>
   Static UUID:            b7ac1abe-1e3e-1cb6-86d5-a81232452676
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        9
   Type:         MEM_DDR4
   Base Address: 0x9
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        10
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        11
   Type:         MEM_DDR4
   Base Address: 0xb
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        12
   Type:         MEM_DDR4
   Base Address: 0xc
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        13
   Type:         MEM_DDR4
   Base Address: 0xd
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        14
   Type:         MEM_DDR4
   Base Address: 0xe
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        15
   Type:         MEM_DDR4
   Base Address: 0xf
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        16
   Type:         MEM_DDR4
   Base Address: 0x10
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        17
   Type:         MEM_DDR4
   Base Address: 0x11
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        18
   Type:         MEM_DDR4
   Base Address: 0x12
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        19
   Type:         MEM_DDR4
   Base Address: 0x13
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        20
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        21
   Type:         MEM_DDR4
   Base Address: 0x15
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        22
   Type:         MEM_DDR4
   Base Address: 0x16
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        23
   Type:         MEM_DDR4
   Base Address: 0x17
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        24
   Type:         MEM_DDR4
   Base Address: 0x18
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        25
   Type:         MEM_DDR4
   Base Address: 0x19
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        26
   Type:         MEM_DDR4
   Base Address: 0x1a
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        27
   Type:         MEM_DDR4
   Base Address: 0x1b
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        28
   Type:         MEM_DDR4
   Base Address: 0x1c
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        29
   Type:         MEM_DDR4
   Base Address: 0x1d
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        30
   Type:         MEM_DDR4
   Base Address: 0x1e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        31
   Type:         MEM_DDR4
   Base Address: 0x1f
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        32
   Type:         MEM_DDR4
   Base Address: 0x20
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        33
   Type:         MEM_DDR4
   Base Address: 0x21
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        34
   Type:         MEM_DDR4
   Base Address: 0x22
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        35
   Type:         MEM_DDR4
   Base Address: 0x23
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        36
   Type:         MEM_DDR4
   Base Address: 0x24
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[4]
   Index:        37
   Type:         MEM_DDR4
   Base Address: 0x25
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[5]
   Index:        38
   Type:         MEM_DDR4
   Base Address: 0x26
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: alveo_hls4ml

Definition
----------
   Signature: alveo_hls4ml (void* in, void* out)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    16 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    16 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x28
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        alveo_hls4ml_0
   Base Address: 0x0

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

--------------------------
Instance:        alveo_hls4ml_1
   Base Address: 0x10000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

--------------------------
Instance:        alveo_hls4ml_2
   Base Address: 0x20000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2 - 2022-10-13-17:52:11 (SW BUILD: 3671529)
   Command Line:  v++ --advanced.prop kernel.alveo_hls4ml.kernel_flags=-std=c++11 --config config.ini --connectivity.nk alveo_hls4ml:3:alveo_hls4ml_0.alveo_hls4ml_1.alveo_hls4ml_2 --connectivity.slr alveo_hls4ml_0:SLR0 --connectivity.slr alveo_hls4ml_1:SLR1 --connectivity.slr alveo_hls4ml_2:SLR2 --connectivity.sp alveo_hls4ml_0.in:HBM[0:3] --connectivity.sp alveo_hls4ml_0.out:HBM[4:7] --connectivity.sp alveo_hls4ml_1.in:HBM[8:11] --connectivity.sp alveo_hls4ml_1.out:HBM[12:15] --connectivity.sp alveo_hls4ml_2.in:HBM[16:19] --connectivity.sp alveo_hls4ml_2.out:HBM[20:23] --debug --hls.pre_tcl ./config.tcl --input_files _x.sw_emu.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo --link --optimize 0 --output build_dir.sw_emu.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --report_level 0 --save-temps --target sw_emu --temp_dir ./build_dir.sw_emu.xilinx_u55c_gen3x16_xdma_3_202210_1 
   Options:       --advanced.prop kernel.alveo_hls4ml.kernel_flags=-std=c++11
                  --config config.ini
                  --connectivity.nk alveo_hls4ml:3:alveo_hls4ml_0.alveo_hls4ml_1.alveo_hls4ml_2
                  --connectivity.slr alveo_hls4ml_0:SLR0
                  --connectivity.slr alveo_hls4ml_1:SLR1
                  --connectivity.slr alveo_hls4ml_2:SLR2
                  --connectivity.sp alveo_hls4ml_0.in:HBM[0:3]
                  --connectivity.sp alveo_hls4ml_0.out:HBM[4:7]
                  --connectivity.sp alveo_hls4ml_1.in:HBM[8:11]
                  --connectivity.sp alveo_hls4ml_1.out:HBM[12:15]
                  --connectivity.sp alveo_hls4ml_2.in:HBM[16:19]
                  --connectivity.sp alveo_hls4ml_2.out:HBM[20:23]
                  --debug
                  --hls.pre_tcl ./config.tcl
                  --input_files _x.sw_emu.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
                  --link
                  --optimize 0
                  --output build_dir.sw_emu.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
                  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir ./build_dir.sw_emu.xilinx_u55c_gen3x16_xdma_3_202210_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
