-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyramidal_hs_compute_derivatives_32 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Ix32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Ix32_ce0 : OUT STD_LOGIC;
    Ix32_we0 : OUT STD_LOGIC;
    Ix32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Ix32_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Ix32_ce1 : OUT STD_LOGIC;
    Ix32_we1 : OUT STD_LOGIC;
    Ix32_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Iy32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Iy32_ce0 : OUT STD_LOGIC;
    Iy32_we0 : OUT STD_LOGIC;
    Iy32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Iy32_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Iy32_ce1 : OUT STD_LOGIC;
    Iy32_we1 : OUT STD_LOGIC;
    Iy32_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : OUT STD_LOGIC;
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : OUT STD_LOGIC;
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    It32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    It32_ce0 : OUT STD_LOGIC;
    It32_we0 : OUT STD_LOGIC;
    It32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pyramidal_hs_compute_derivatives_32 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv129_lc_1 : STD_LOGIC_VECTOR (128 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010101010101010101010101010101010101010101010101010101010101010110";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv13_56 : STD_LOGIC_VECTOR (12 downto 0) := "0000001010110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv11_2B : STD_LOGIC_VECTOR (10 downto 0) := "00000101011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln46_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln46_reg_1525 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln46_reg_1525_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1525_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_735_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_reg_1529 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_4_fu_763_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_4_reg_1536 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_4_reg_1536_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_4_reg_1536_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln56_fu_771_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln56_reg_1543_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_reg_1549 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_reg_1549_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_reg_1549_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_reg_1549_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_reg_1549_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_reg_1549_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_reg_1549_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_fu_813_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_reg_1554_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln47_6_fu_817_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_6_reg_1560_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_1565 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1565_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln49_2_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_reg_1570_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal It32_addr_reg_1574 : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_addr_reg_1574_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579 : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_addr_reg_1579_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584 : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_addr_reg_1584_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_54_reg_1589 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_54_reg_1589_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_54_reg_1589_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_54_reg_1589_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_54_reg_1589_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_54_reg_1589_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_54_reg_1589_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_54_reg_1589_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_reg_1594 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_reg_1594_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_reg_1594_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_reg_1594_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_reg_1594_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_reg_1594_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_reg_1594_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln46_fu_976_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_reg_1614 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_reg_1614_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln55_2_fu_980_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln55_2_reg_1623 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln47_7_fu_983_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln47_7_reg_1630 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln47_7_reg_1630_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_reg_1643 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_57_reg_1648 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln54_fu_1304_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln54_reg_1888 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_58_reg_1893 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_2_reg_1898 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln55_fu_1374_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln55_reg_1903 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_59_reg_1908 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_2_reg_1913 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln56_fu_1424_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter9_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter10_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter11_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter12_storemerge_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln56_2_fu_904_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln55_3_fu_1046_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_4_fu_1058_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_3_fu_1075_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_1_fu_1094_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln54_2_fu_1109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln54_5_fu_1131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_128 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln47_fu_867_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_load : STD_LOGIC_VECTOR (5 downto 0);
    signal y_fu_132 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_sig_allocacmp_y_load : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_136 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln46_fu_717_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (10 downto 0);
    signal Ix32_we1_local : STD_LOGIC;
    signal Ix32_ce1_local : STD_LOGIC;
    signal Ix32_we0_local : STD_LOGIC;
    signal select_ln54_fu_1451_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Ix32_ce0_local : STD_LOGIC;
    signal Iy32_we1_local : STD_LOGIC;
    signal Iy32_ce1_local : STD_LOGIC;
    signal Iy32_we0_local : STD_LOGIC;
    signal select_ln55_fu_1479_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Iy32_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local : STD_LOGIC;
    signal It32_we0_local : STD_LOGIC;
    signal It32_ce0_local : STD_LOGIC;
    signal grp_fu_631_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_631_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal grp_fu_636_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_655_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_674_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln47_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln55_fu_743_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln55_2_fu_749_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_775_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln46_3_fu_755_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln55_fu_797_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln55_fu_797_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln55_fu_797_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_821_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_1_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_3_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_2_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_1_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_888_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln56_fu_895_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln56_fu_898_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln47_1_fu_914_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln47_1_fu_914_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln47_1_fu_914_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln46_fu_933_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln46_fu_933_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln46_fu_933_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln55_1_fu_949_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln47_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_631_p2 : STD_LOGIC_VECTOR (128 downto 0);
    signal grp_fu_775_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_821_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln54_fu_987_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln54_fu_996_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln54_fu_996_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln54_fu_996_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_1_fu_1012_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln54_1_fu_1021_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln54_1_fu_1021_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln54_1_fu_1021_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln46_1_fu_1040_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln46_1_fu_1040_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1486_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln55_4_fu_1058_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1495_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln46_1_fu_1040_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln56_1_fu_1070_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_55_fu_1088_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln54_1_fu_1100_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln54_2_fu_1103_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln54_4_fu_1122_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln54_3_fu_1125_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_1144_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_1163_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1182_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1144_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_1163_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1182_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1201_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1201_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_1224_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_1243_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_1262_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_1224_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_1243_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_1262_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_1281_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_1281_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_fu_1220_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln54_1_fu_1300_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_636_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_655_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_674_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_1328_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_1328_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_1351_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_1351_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln55_fu_1347_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln55_1_fu_1370_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_50_fu_1405_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln56_fu_1398_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_1405_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln54_1_fu_1430_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln54_1_fu_1435_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln54_2_fu_1445_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln55_1_fu_1458_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln55_1_fu_1463_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln55_2_fu_1473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1486_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1486_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1486_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1495_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1495_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1495_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_1486_p00 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_631_p00 : STD_LOGIC_VECTOR (128 downto 0);
    signal mul_ln46_1_fu_1040_p00 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln46_fu_933_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln47_1_fu_914_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln54_1_fu_1021_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln54_fu_996_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln55_fu_797_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_482 : BOOLEAN;
    signal ap_condition_1345 : BOOLEAN;
    signal grp_fu_636_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_636_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_636_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_655_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_655_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_655_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_674_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_674_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_674_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_1144_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_1144_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_1144_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_1163_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_1163_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_1163_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1182_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1182_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1182_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1201_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1201_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1201_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1224_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1224_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1224_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_1243_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_1243_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_1243_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_1262_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_1262_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_1262_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_1281_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_1281_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_1281_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_1328_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_1328_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_1328_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_1351_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_1351_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_1351_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_1405_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_1405_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_1405_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pyramidal_hs_mul_64ns_66ns_129_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (65 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (128 downto 0) );
    end component;


    component pyramidal_hs_sparsemux_7_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_urem_6ns_3ns_2_10_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component pyramidal_hs_mul_6ns_8ns_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component pyramidal_hs_mul_5ns_7ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component pyramidal_hs_mul_5ns_5ns_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component pyramidal_hs_sparsemux_7_2_16_1_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component pyramidal_hs_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_64ns_66ns_129_5_1_U227 : component pyramidal_hs_mul_64ns_66ns_129_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 66,
        dout_WIDTH => 129)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_631_p0,
        din1 => grp_fu_631_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_631_p2);

    sparsemux_7_2_16_1_1_U228 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0,
        def => grp_fu_636_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => grp_fu_636_p9);

    sparsemux_7_2_16_1_1_U229 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0,
        def => grp_fu_655_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => grp_fu_655_p9);

    sparsemux_7_2_16_1_1_U230 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0,
        def => grp_fu_674_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => grp_fu_674_p9);

    urem_6ns_3ns_2_10_1_U231 : component pyramidal_hs_urem_6ns_3ns_2_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 6,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln46_4_fu_763_p3,
        din1 => grp_fu_775_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_775_p2);

    mul_6ns_8ns_13_1_1_U232 : component pyramidal_hs_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln55_fu_797_p0,
        din1 => mul_ln55_fu_797_p1,
        dout => mul_ln55_fu_797_p2);

    urem_6ns_3ns_2_10_1_U233 : component pyramidal_hs_urem_6ns_3ns_2_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 6,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln46_fu_735_p3,
        din1 => grp_fu_821_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_821_p2);

    mul_6ns_8ns_13_1_1_U234 : component pyramidal_hs_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln47_1_fu_914_p0,
        din1 => mul_ln47_1_fu_914_p1,
        dout => mul_ln47_1_fu_914_p2);

    mul_6ns_8ns_13_1_1_U235 : component pyramidal_hs_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln46_fu_933_p0,
        din1 => mul_ln46_fu_933_p1,
        dout => mul_ln46_fu_933_p2);

    mul_5ns_7ns_11_1_1_U236 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln54_fu_996_p0,
        din1 => mul_ln54_fu_996_p1,
        dout => mul_ln54_fu_996_p2);

    mul_5ns_7ns_11_1_1_U237 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln54_1_fu_1021_p0,
        din1 => mul_ln54_1_fu_1021_p1,
        dout => mul_ln54_1_fu_1021_p2);

    mul_5ns_5ns_7_1_1_U238 : component pyramidal_hs_mul_5ns_5ns_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        din0 => mul_ln46_1_fu_1040_p0,
        din1 => mul_ln46_1_fu_1040_p1,
        dout => mul_ln46_1_fu_1040_p2);

    sparsemux_7_2_16_1_1_x_U239 : component pyramidal_hs_sparsemux_7_2_16_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0,
        def => tmp_fu_1144_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => tmp_fu_1144_p9);

    sparsemux_7_2_16_1_1_x_U240 : component pyramidal_hs_sparsemux_7_2_16_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0,
        def => tmp_s_fu_1163_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => tmp_s_fu_1163_p9);

    sparsemux_7_2_16_1_1_x_U241 : component pyramidal_hs_sparsemux_7_2_16_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0,
        def => tmp_33_fu_1182_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => tmp_33_fu_1182_p9);

    sparsemux_7_2_16_1_1_U242 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_fu_1144_p9,
        din1 => tmp_s_fu_1163_p9,
        din2 => tmp_33_fu_1182_p9,
        def => tmp_34_fu_1201_p7,
        sel => trunc_ln46_reg_1614_pp0_iter10_reg,
        dout => tmp_34_fu_1201_p9);

    sparsemux_7_2_16_1_1_U243 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0,
        def => tmp_35_fu_1224_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => tmp_35_fu_1224_p9);

    sparsemux_7_2_16_1_1_U244 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0,
        def => tmp_36_fu_1243_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => tmp_36_fu_1243_p9);

    sparsemux_7_2_16_1_1_U245 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0,
        def => tmp_37_fu_1262_p7,
        sel => trunc_ln47_7_reg_1630_pp0_iter10_reg,
        dout => tmp_37_fu_1262_p9);

    sparsemux_7_2_16_1_1_U246 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_35_fu_1224_p9,
        din1 => tmp_36_fu_1243_p9,
        din2 => tmp_37_fu_1262_p9,
        def => tmp_38_fu_1281_p7,
        sel => trunc_ln46_reg_1614_pp0_iter10_reg,
        dout => tmp_38_fu_1281_p9);

    sparsemux_7_2_16_1_1_x_U247 : component pyramidal_hs_sparsemux_7_2_16_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_636_p9,
        din1 => grp_fu_655_p9,
        din2 => grp_fu_674_p9,
        def => tmp_42_fu_1328_p7,
        sel => trunc_ln46_reg_1614_pp0_iter10_reg,
        dout => tmp_42_fu_1328_p9);

    sparsemux_7_2_16_1_1_U248 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_636_p9,
        din1 => grp_fu_655_p9,
        din2 => grp_fu_674_p9,
        def => tmp_46_fu_1351_p7,
        sel => trunc_ln46_reg_1614_pp0_iter10_reg,
        dout => tmp_46_fu_1351_p9);

    sparsemux_7_2_16_1_1_U249 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_636_p9,
        din1 => grp_fu_655_p9,
        din2 => grp_fu_674_p9,
        def => tmp_50_fu_1405_p7,
        sel => trunc_ln46_reg_1614_pp0_iter10_reg,
        dout => tmp_50_fu_1405_p9);

    mac_muladd_5ns_4ns_5ns_7_4_1_U250 : component pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 5,
        din1_WIDTH => 4,
        din2_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1486_p0,
        din1 => grp_fu_1486_p1,
        din2 => grp_fu_1486_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1486_p3);

    mac_muladd_7s_4ns_5ns_7_4_1_U251 : component pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 7,
        din1_WIDTH => 4,
        din2_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1495_p0,
        din1 => grp_fu_1495_p1,
        din2 => grp_fu_1495_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1495_p3);

    flow_control_loop_pipe_sequential_init_U : component pyramidal_hs_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter12_storemerge_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                if (((or_ln49_2_reg_1570_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter10_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter12_storemerge_reg_619 <= sub_ln56_fu_1424_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter12_storemerge_reg_619 <= ap_phi_reg_pp0_iter11_storemerge_reg_619;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_storemerge_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_482)) then
                if (((or_ln49_2_reg_1570 = ap_const_lv1_1) and (icmp_ln46_reg_1525 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_storemerge_reg_619 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_storemerge_reg_619 <= ap_phi_reg_pp0_iter1_storemerge_reg_619;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln46_fu_711_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_136 <= add_ln46_fu_717_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_136 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln46_fu_711_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_128 <= add_ln47_fu_867_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_128 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    y_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln46_fu_711_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    y_fu_132 <= select_ln46_4_fu_763_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_132 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                It32_addr_reg_1574 <= zext_ln56_2_fu_904_p1(10 - 1 downto 0);
                Ix32_addr_reg_1579 <= zext_ln56_2_fu_904_p1(10 - 1 downto 0);
                Iy32_addr_reg_1584 <= zext_ln56_2_fu_904_p1(10 - 1 downto 0);
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln46_reg_1525 <= icmp_ln46_fu_711_p2;
                icmp_ln46_reg_1525_pp0_iter1_reg <= icmp_ln46_reg_1525;
                lshr_ln_reg_1565 <= select_ln46_fu_735_p3(4 downto 1);
                lshr_ln_reg_1565_pp0_iter1_reg <= lshr_ln_reg_1565;
                or_ln49_2_reg_1570 <= or_ln49_2_fu_861_p2;
                or_ln49_2_reg_1570_pp0_iter1_reg <= or_ln49_2_reg_1570;
                select_ln46_4_reg_1536 <= select_ln46_4_fu_763_p3;
                select_ln46_4_reg_1536_pp0_iter1_reg <= select_ln46_4_reg_1536;
                select_ln46_reg_1529 <= select_ln46_fu_735_p3;
                tmp_53_reg_1549 <= mul_ln55_fu_797_p2(12 downto 8);
                tmp_53_reg_1549_pp0_iter1_reg <= tmp_53_reg_1549;
                tmp_54_reg_1589 <= mul_ln47_1_fu_914_p2(12 downto 8);
                trunc_ln47_6_reg_1560 <= trunc_ln47_6_fu_817_p1;
                trunc_ln47_6_reg_1560_pp0_iter1_reg <= trunc_ln47_6_reg_1560;
                trunc_ln47_reg_1554 <= trunc_ln47_fu_813_p1;
                trunc_ln47_reg_1554_pp0_iter1_reg <= trunc_ln47_reg_1554;
                trunc_ln56_reg_1543 <= trunc_ln56_fu_771_p1;
                trunc_ln56_reg_1543_pp0_iter1_reg <= trunc_ln56_reg_1543;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                It32_addr_reg_1574_pp0_iter10_reg <= It32_addr_reg_1574_pp0_iter9_reg;
                It32_addr_reg_1574_pp0_iter11_reg <= It32_addr_reg_1574_pp0_iter10_reg;
                It32_addr_reg_1574_pp0_iter2_reg <= It32_addr_reg_1574;
                It32_addr_reg_1574_pp0_iter3_reg <= It32_addr_reg_1574_pp0_iter2_reg;
                It32_addr_reg_1574_pp0_iter4_reg <= It32_addr_reg_1574_pp0_iter3_reg;
                It32_addr_reg_1574_pp0_iter5_reg <= It32_addr_reg_1574_pp0_iter4_reg;
                It32_addr_reg_1574_pp0_iter6_reg <= It32_addr_reg_1574_pp0_iter5_reg;
                It32_addr_reg_1574_pp0_iter7_reg <= It32_addr_reg_1574_pp0_iter6_reg;
                It32_addr_reg_1574_pp0_iter8_reg <= It32_addr_reg_1574_pp0_iter7_reg;
                It32_addr_reg_1574_pp0_iter9_reg <= It32_addr_reg_1574_pp0_iter8_reg;
                Ix32_addr_reg_1579_pp0_iter10_reg <= Ix32_addr_reg_1579_pp0_iter9_reg;
                Ix32_addr_reg_1579_pp0_iter11_reg <= Ix32_addr_reg_1579_pp0_iter10_reg;
                Ix32_addr_reg_1579_pp0_iter2_reg <= Ix32_addr_reg_1579;
                Ix32_addr_reg_1579_pp0_iter3_reg <= Ix32_addr_reg_1579_pp0_iter2_reg;
                Ix32_addr_reg_1579_pp0_iter4_reg <= Ix32_addr_reg_1579_pp0_iter3_reg;
                Ix32_addr_reg_1579_pp0_iter5_reg <= Ix32_addr_reg_1579_pp0_iter4_reg;
                Ix32_addr_reg_1579_pp0_iter6_reg <= Ix32_addr_reg_1579_pp0_iter5_reg;
                Ix32_addr_reg_1579_pp0_iter7_reg <= Ix32_addr_reg_1579_pp0_iter6_reg;
                Ix32_addr_reg_1579_pp0_iter8_reg <= Ix32_addr_reg_1579_pp0_iter7_reg;
                Ix32_addr_reg_1579_pp0_iter9_reg <= Ix32_addr_reg_1579_pp0_iter8_reg;
                Iy32_addr_reg_1584_pp0_iter10_reg <= Iy32_addr_reg_1584_pp0_iter9_reg;
                Iy32_addr_reg_1584_pp0_iter11_reg <= Iy32_addr_reg_1584_pp0_iter10_reg;
                Iy32_addr_reg_1584_pp0_iter2_reg <= Iy32_addr_reg_1584;
                Iy32_addr_reg_1584_pp0_iter3_reg <= Iy32_addr_reg_1584_pp0_iter2_reg;
                Iy32_addr_reg_1584_pp0_iter4_reg <= Iy32_addr_reg_1584_pp0_iter3_reg;
                Iy32_addr_reg_1584_pp0_iter5_reg <= Iy32_addr_reg_1584_pp0_iter4_reg;
                Iy32_addr_reg_1584_pp0_iter6_reg <= Iy32_addr_reg_1584_pp0_iter5_reg;
                Iy32_addr_reg_1584_pp0_iter7_reg <= Iy32_addr_reg_1584_pp0_iter6_reg;
                Iy32_addr_reg_1584_pp0_iter8_reg <= Iy32_addr_reg_1584_pp0_iter7_reg;
                Iy32_addr_reg_1584_pp0_iter9_reg <= Iy32_addr_reg_1584_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln46_reg_1525_pp0_iter10_reg <= icmp_ln46_reg_1525_pp0_iter9_reg;
                icmp_ln46_reg_1525_pp0_iter11_reg <= icmp_ln46_reg_1525_pp0_iter10_reg;
                icmp_ln46_reg_1525_pp0_iter2_reg <= icmp_ln46_reg_1525_pp0_iter1_reg;
                icmp_ln46_reg_1525_pp0_iter3_reg <= icmp_ln46_reg_1525_pp0_iter2_reg;
                icmp_ln46_reg_1525_pp0_iter4_reg <= icmp_ln46_reg_1525_pp0_iter3_reg;
                icmp_ln46_reg_1525_pp0_iter5_reg <= icmp_ln46_reg_1525_pp0_iter4_reg;
                icmp_ln46_reg_1525_pp0_iter6_reg <= icmp_ln46_reg_1525_pp0_iter5_reg;
                icmp_ln46_reg_1525_pp0_iter7_reg <= icmp_ln46_reg_1525_pp0_iter6_reg;
                icmp_ln46_reg_1525_pp0_iter8_reg <= icmp_ln46_reg_1525_pp0_iter7_reg;
                icmp_ln46_reg_1525_pp0_iter9_reg <= icmp_ln46_reg_1525_pp0_iter8_reg;
                lshr_ln_reg_1565_pp0_iter2_reg <= lshr_ln_reg_1565_pp0_iter1_reg;
                lshr_ln_reg_1565_pp0_iter3_reg <= lshr_ln_reg_1565_pp0_iter2_reg;
                lshr_ln_reg_1565_pp0_iter4_reg <= lshr_ln_reg_1565_pp0_iter3_reg;
                lshr_ln_reg_1565_pp0_iter5_reg <= lshr_ln_reg_1565_pp0_iter4_reg;
                lshr_ln_reg_1565_pp0_iter6_reg <= lshr_ln_reg_1565_pp0_iter5_reg;
                lshr_ln_reg_1565_pp0_iter7_reg <= lshr_ln_reg_1565_pp0_iter6_reg;
                lshr_ln_reg_1565_pp0_iter8_reg <= lshr_ln_reg_1565_pp0_iter7_reg;
                lshr_ln_reg_1565_pp0_iter9_reg <= lshr_ln_reg_1565_pp0_iter8_reg;
                or_ln49_2_reg_1570_pp0_iter10_reg <= or_ln49_2_reg_1570_pp0_iter9_reg;
                or_ln49_2_reg_1570_pp0_iter11_reg <= or_ln49_2_reg_1570_pp0_iter10_reg;
                or_ln49_2_reg_1570_pp0_iter2_reg <= or_ln49_2_reg_1570_pp0_iter1_reg;
                or_ln49_2_reg_1570_pp0_iter3_reg <= or_ln49_2_reg_1570_pp0_iter2_reg;
                or_ln49_2_reg_1570_pp0_iter4_reg <= or_ln49_2_reg_1570_pp0_iter3_reg;
                or_ln49_2_reg_1570_pp0_iter5_reg <= or_ln49_2_reg_1570_pp0_iter4_reg;
                or_ln49_2_reg_1570_pp0_iter6_reg <= or_ln49_2_reg_1570_pp0_iter5_reg;
                or_ln49_2_reg_1570_pp0_iter7_reg <= or_ln49_2_reg_1570_pp0_iter6_reg;
                or_ln49_2_reg_1570_pp0_iter8_reg <= or_ln49_2_reg_1570_pp0_iter7_reg;
                or_ln49_2_reg_1570_pp0_iter9_reg <= or_ln49_2_reg_1570_pp0_iter8_reg;
                select_ln46_4_reg_1536_pp0_iter2_reg <= select_ln46_4_reg_1536_pp0_iter1_reg;
                sub_ln54_reg_1888 <= sub_ln54_fu_1304_p2;
                sub_ln55_reg_1903 <= sub_ln55_fu_1374_p2;
                tmp_52_reg_1594 <= mul_ln46_fu_933_p2(12 downto 8);
                tmp_52_reg_1594_pp0_iter4_reg <= tmp_52_reg_1594;
                tmp_52_reg_1594_pp0_iter5_reg <= tmp_52_reg_1594_pp0_iter4_reg;
                tmp_52_reg_1594_pp0_iter6_reg <= tmp_52_reg_1594_pp0_iter5_reg;
                tmp_52_reg_1594_pp0_iter7_reg <= tmp_52_reg_1594_pp0_iter6_reg;
                tmp_52_reg_1594_pp0_iter8_reg <= tmp_52_reg_1594_pp0_iter7_reg;
                tmp_52_reg_1594_pp0_iter9_reg <= tmp_52_reg_1594_pp0_iter8_reg;
                tmp_53_reg_1549_pp0_iter2_reg <= tmp_53_reg_1549_pp0_iter1_reg;
                tmp_53_reg_1549_pp0_iter3_reg <= tmp_53_reg_1549_pp0_iter2_reg;
                tmp_53_reg_1549_pp0_iter4_reg <= tmp_53_reg_1549_pp0_iter3_reg;
                tmp_53_reg_1549_pp0_iter5_reg <= tmp_53_reg_1549_pp0_iter4_reg;
                tmp_53_reg_1549_pp0_iter6_reg <= tmp_53_reg_1549_pp0_iter5_reg;
                tmp_54_reg_1589_pp0_iter2_reg <= tmp_54_reg_1589;
                tmp_54_reg_1589_pp0_iter3_reg <= tmp_54_reg_1589_pp0_iter2_reg;
                tmp_54_reg_1589_pp0_iter4_reg <= tmp_54_reg_1589_pp0_iter3_reg;
                tmp_54_reg_1589_pp0_iter5_reg <= tmp_54_reg_1589_pp0_iter4_reg;
                tmp_54_reg_1589_pp0_iter6_reg <= tmp_54_reg_1589_pp0_iter5_reg;
                tmp_54_reg_1589_pp0_iter7_reg <= tmp_54_reg_1589_pp0_iter6_reg;
                tmp_54_reg_1589_pp0_iter8_reg <= tmp_54_reg_1589_pp0_iter7_reg;
                tmp_56_reg_1643 <= mul_ln54_fu_996_p2(10 downto 7);
                tmp_57_reg_1648 <= mul_ln54_1_fu_1021_p2(10 downto 7);
                tmp_58_reg_1893 <= sub_ln54_fu_1304_p2(16 downto 16);
                tmp_59_reg_1908 <= sub_ln55_fu_1374_p2(16 downto 16);
                trunc_ln46_reg_1614 <= trunc_ln46_fu_976_p1;
                trunc_ln46_reg_1614_pp0_iter10_reg <= trunc_ln46_reg_1614;
                trunc_ln47_6_reg_1560_pp0_iter10_reg <= trunc_ln47_6_reg_1560_pp0_iter9_reg;
                trunc_ln47_6_reg_1560_pp0_iter2_reg <= trunc_ln47_6_reg_1560_pp0_iter1_reg;
                trunc_ln47_6_reg_1560_pp0_iter3_reg <= trunc_ln47_6_reg_1560_pp0_iter2_reg;
                trunc_ln47_6_reg_1560_pp0_iter4_reg <= trunc_ln47_6_reg_1560_pp0_iter3_reg;
                trunc_ln47_6_reg_1560_pp0_iter5_reg <= trunc_ln47_6_reg_1560_pp0_iter4_reg;
                trunc_ln47_6_reg_1560_pp0_iter6_reg <= trunc_ln47_6_reg_1560_pp0_iter5_reg;
                trunc_ln47_6_reg_1560_pp0_iter7_reg <= trunc_ln47_6_reg_1560_pp0_iter6_reg;
                trunc_ln47_6_reg_1560_pp0_iter8_reg <= trunc_ln47_6_reg_1560_pp0_iter7_reg;
                trunc_ln47_6_reg_1560_pp0_iter9_reg <= trunc_ln47_6_reg_1560_pp0_iter8_reg;
                trunc_ln47_7_reg_1630 <= trunc_ln47_7_fu_983_p1;
                trunc_ln47_7_reg_1630_pp0_iter10_reg <= trunc_ln47_7_reg_1630;
                trunc_ln47_reg_1554_pp0_iter2_reg <= trunc_ln47_reg_1554_pp0_iter1_reg;
                trunc_ln47_reg_1554_pp0_iter3_reg <= trunc_ln47_reg_1554_pp0_iter2_reg;
                trunc_ln47_reg_1554_pp0_iter4_reg <= trunc_ln47_reg_1554_pp0_iter3_reg;
                trunc_ln47_reg_1554_pp0_iter5_reg <= trunc_ln47_reg_1554_pp0_iter4_reg;
                trunc_ln47_reg_1554_pp0_iter6_reg <= trunc_ln47_reg_1554_pp0_iter5_reg;
                trunc_ln47_reg_1554_pp0_iter7_reg <= trunc_ln47_reg_1554_pp0_iter6_reg;
                trunc_ln47_reg_1554_pp0_iter8_reg <= trunc_ln47_reg_1554_pp0_iter7_reg;
                trunc_ln54_2_reg_1898 <= sub_ln54_fu_1304_p2(16 downto 1);
                trunc_ln55_2_reg_1913 <= sub_ln55_fu_1374_p2(16 downto 1);
                trunc_ln56_reg_1543_pp0_iter2_reg <= trunc_ln56_reg_1543_pp0_iter1_reg;
                trunc_ln56_reg_1543_pp0_iter3_reg <= trunc_ln56_reg_1543_pp0_iter2_reg;
                trunc_ln56_reg_1543_pp0_iter4_reg <= trunc_ln56_reg_1543_pp0_iter3_reg;
                trunc_ln56_reg_1543_pp0_iter5_reg <= trunc_ln56_reg_1543_pp0_iter4_reg;
                trunc_ln56_reg_1543_pp0_iter6_reg <= trunc_ln56_reg_1543_pp0_iter5_reg;
                trunc_ln56_reg_1543_pp0_iter7_reg <= trunc_ln56_reg_1543_pp0_iter6_reg;
                trunc_ln56_reg_1543_pp0_iter8_reg <= trunc_ln56_reg_1543_pp0_iter7_reg;
                trunc_ln56_reg_1543_pp0_iter9_reg <= trunc_ln56_reg_1543_pp0_iter8_reg;
                    zext_ln55_2_reg_1623(4 downto 0) <= zext_ln55_2_fu_980_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter10_storemerge_reg_619 <= ap_phi_reg_pp0_iter9_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter11_storemerge_reg_619 <= ap_phi_reg_pp0_iter10_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_storemerge_reg_619 <= ap_phi_reg_pp0_iter0_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_storemerge_reg_619 <= ap_phi_reg_pp0_iter2_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_storemerge_reg_619 <= ap_phi_reg_pp0_iter3_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_storemerge_reg_619 <= ap_phi_reg_pp0_iter4_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_storemerge_reg_619 <= ap_phi_reg_pp0_iter5_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter7_storemerge_reg_619 <= ap_phi_reg_pp0_iter6_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_storemerge_reg_619 <= ap_phi_reg_pp0_iter7_storemerge_reg_619;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter9_storemerge_reg_619 <= ap_phi_reg_pp0_iter8_storemerge_reg_619;
            end if;
        end if;
    end process;
    zext_ln55_2_reg_1623(6 downto 5) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    It32_address0 <= It32_addr_reg_1574_pp0_iter11_reg;
    It32_ce0 <= It32_ce0_local;

    It32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            It32_ce0_local <= ap_const_logic_1;
        else 
            It32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    It32_d0 <= ap_phi_reg_pp0_iter12_storemerge_reg_619;
    It32_we0 <= It32_we0_local;

    It32_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            It32_we0_local <= ap_const_logic_1;
        else 
            It32_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    Ix32_address0 <= Ix32_addr_reg_1579_pp0_iter11_reg;
    Ix32_address1 <= zext_ln56_2_fu_904_p1(10 - 1 downto 0);
    Ix32_ce0 <= Ix32_ce0_local;

    Ix32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            Ix32_ce0_local <= ap_const_logic_1;
        else 
            Ix32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    Ix32_ce1 <= Ix32_ce1_local;

    Ix32_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Ix32_ce1_local <= ap_const_logic_1;
        else 
            Ix32_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    Ix32_d0 <= select_ln54_fu_1451_p3;
    Ix32_d1 <= ap_const_lv16_0;
    Ix32_we0 <= Ix32_we0_local;

    Ix32_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter11_reg, or_ln49_2_reg_1570_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (or_ln49_2_reg_1570_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter11_reg = ap_const_lv1_0))) then 
            Ix32_we0_local <= ap_const_logic_1;
        else 
            Ix32_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    Ix32_we1 <= Ix32_we1_local;

    Ix32_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln46_reg_1525, ap_block_pp0_stage0_11001, or_ln49_2_reg_1570)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln49_2_reg_1570 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln46_reg_1525 = ap_const_lv1_0))) then 
            Ix32_we1_local <= ap_const_logic_1;
        else 
            Ix32_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    Iy32_address0 <= Iy32_addr_reg_1584_pp0_iter11_reg;
    Iy32_address1 <= zext_ln56_2_fu_904_p1(10 - 1 downto 0);
    Iy32_ce0 <= Iy32_ce0_local;

    Iy32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            Iy32_ce0_local <= ap_const_logic_1;
        else 
            Iy32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    Iy32_ce1 <= Iy32_ce1_local;

    Iy32_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Iy32_ce1_local <= ap_const_logic_1;
        else 
            Iy32_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    Iy32_d0 <= select_ln55_fu_1479_p3;
    Iy32_d1 <= ap_const_lv16_0;
    Iy32_we0 <= Iy32_we0_local;

    Iy32_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter11_reg, or_ln49_2_reg_1570_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (or_ln49_2_reg_1570_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter11_reg = ap_const_lv1_0))) then 
            Iy32_we0_local <= ap_const_logic_1;
        else 
            Iy32_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    Iy32_we1 <= Iy32_we1_local;

    Iy32_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln46_reg_1525, ap_block_pp0_stage0_11001, or_ln49_2_reg_1570)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln49_2_reg_1570 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln46_reg_1525 = ap_const_lv1_0))) then 
            Iy32_we1_local <= ap_const_logic_1;
        else 
            Iy32_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln46_fu_717_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv11_1));
    add_ln47_fu_867_p2 <= std_logic_vector(unsigned(select_ln46_fu_735_p3) + unsigned(ap_const_lv6_1));
    add_ln54_1_fu_1012_p2 <= std_logic_vector(unsigned(trunc_ln47_reg_1554_pp0_iter8_reg) + unsigned(ap_const_lv5_1F));
    add_ln54_2_fu_1103_p2 <= std_logic_vector(unsigned(mul_ln46_1_fu_1040_p2) + unsigned(zext_ln54_1_fu_1100_p1));
    add_ln54_3_fu_1125_p2 <= std_logic_vector(unsigned(mul_ln46_1_fu_1040_p2) + unsigned(zext_ln54_4_fu_1122_p1));
    add_ln54_fu_987_p2 <= std_logic_vector(unsigned(trunc_ln47_reg_1554_pp0_iter8_reg) + unsigned(ap_const_lv5_1));
    add_ln55_1_fu_949_p2 <= std_logic_vector(unsigned(select_ln46_4_reg_1536_pp0_iter2_reg) + unsigned(ap_const_lv6_3F));
    add_ln55_2_fu_749_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_load) + unsigned(ap_const_lv6_1));
    add_ln55_fu_743_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_load) + unsigned(ap_const_lv6_2));
    add_ln56_1_fu_1070_p2 <= std_logic_vector(unsigned(mul_ln46_1_fu_1040_p2) + unsigned(zext_ln55_2_reg_1623));
    add_ln56_fu_898_p2 <= std_logic_vector(unsigned(tmp_51_fu_888_p3) + unsigned(zext_ln56_fu_895_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1345_assign_proc : process(ap_enable_reg_pp0_iter10, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, ap_block_pp0_stage0)
    begin
                ap_condition_1345 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_482_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_482 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln46_fu_711_p2)
    begin
        if (((icmp_ln46_fu_711_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_storemerge_reg_619 <= "XXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_136)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_136;
        end if; 
    end process;


    ap_sig_allocacmp_x_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_128, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_x_load <= x_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_y_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, y_fu_132)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_y_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_y_load <= y_fu_132;
        end if; 
    end process;

    grp_fu_1486_p0 <= grp_fu_1486_p00(5 - 1 downto 0);
    grp_fu_1486_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_reg_1549_pp0_iter6_reg),7));
    grp_fu_1486_p1 <= ap_const_lv7_B(4 - 1 downto 0);
    grp_fu_1486_p2 <= zext_ln55_2_fu_980_p1(5 - 1 downto 0);
    grp_fu_1495_p0 <= grp_fu_631_p2(72 downto 66);
    grp_fu_1495_p1 <= ap_const_lv7_B(4 - 1 downto 0);
    grp_fu_1495_p2 <= zext_ln55_2_fu_980_p1(5 - 1 downto 0);
    grp_fu_631_p0 <= grp_fu_631_p00(64 - 1 downto 0);
    grp_fu_631_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln47_fu_954_p1),129));
    grp_fu_631_p1 <= ap_const_lv129_lc_1(66 - 1 downto 0);
    grp_fu_636_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_655_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_674_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_775_p1 <= ap_const_lv6_3(3 - 1 downto 0);
    grp_fu_821_p1 <= ap_const_lv6_3(3 - 1 downto 0);
    icmp_ln46_fu_711_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv11_400) else "0";
    icmp_ln47_fu_729_p2 <= "1" when (ap_sig_allocacmp_x_load = ap_const_lv6_20) else "0";
    icmp_ln49_1_fu_787_p2 <= "1" when (select_ln46_4_fu_763_p3 = ap_const_lv6_1F) else "0";
    icmp_ln49_2_fu_837_p2 <= "1" when (select_ln46_fu_735_p3 = ap_const_lv6_0) else "0";
    icmp_ln49_3_fu_843_p2 <= "1" when (select_ln46_fu_735_p3 = ap_const_lv6_1F) else "0";
    icmp_ln49_fu_781_p2 <= "1" when (select_ln46_4_fu_763_p3 = ap_const_lv6_0) else "0";
    mul_ln46_1_fu_1040_p0 <= mul_ln46_1_fu_1040_p00(5 - 1 downto 0);
    mul_ln46_1_fu_1040_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_reg_1594_pp0_iter9_reg),7));
    mul_ln46_1_fu_1040_p1 <= ap_const_lv7_B(5 - 1 downto 0);
    mul_ln46_fu_933_p0 <= mul_ln46_fu_933_p00(6 - 1 downto 0);
    mul_ln46_fu_933_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_4_reg_1536_pp0_iter2_reg),13));
    mul_ln46_fu_933_p1 <= ap_const_lv13_56(8 - 1 downto 0);
    mul_ln47_1_fu_914_p0 <= mul_ln47_1_fu_914_p00(6 - 1 downto 0);
    mul_ln47_1_fu_914_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_reg_1529),13));
    mul_ln47_1_fu_914_p1 <= ap_const_lv13_56(8 - 1 downto 0);
    mul_ln54_1_fu_1021_p0 <= mul_ln54_1_fu_1021_p00(5 - 1 downto 0);
    mul_ln54_1_fu_1021_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln54_1_fu_1012_p2),11));
    mul_ln54_1_fu_1021_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln54_fu_996_p0 <= mul_ln54_fu_996_p00(5 - 1 downto 0);
    mul_ln54_fu_996_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln54_fu_987_p2),11));
    mul_ln54_fu_996_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln55_fu_797_p0 <= mul_ln55_fu_797_p00(6 - 1 downto 0);
    mul_ln55_fu_797_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_3_fu_755_p3),13));
    mul_ln55_fu_797_p1 <= ap_const_lv13_56(8 - 1 downto 0);
    or_ln49_1_fu_855_p2 <= (icmp_ln49_fu_781_p2 or icmp_ln49_2_fu_837_p2);
    or_ln49_2_fu_861_p2 <= (or_ln49_fu_849_p2 or or_ln49_1_fu_855_p2);
    or_ln49_fu_849_p2 <= (icmp_ln49_3_fu_843_p2 or icmp_ln49_1_fu_787_p2);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local_assign_proc : process(trunc_ln46_reg_1614, trunc_ln47_7_reg_1630, zext_ln55_3_fu_1046_p1, zext_ln55_4_fu_1058_p1, zext_ln56_3_fu_1075_p1, zext_ln54_2_fu_1109_p1, zext_ln54_5_fu_1131_p1, ap_condition_1345)
    begin
        if ((ap_const_boolean_1 = ap_condition_1345)) then
            if (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= zext_ln56_3_fu_1075_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= zext_ln55_4_fu_1058_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= zext_ln55_3_fu_1046_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= zext_ln54_5_fu_1131_p1(7 - 1 downto 0);
            elsif (((trunc_ln47_7_reg_1630 = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= zext_ln54_2_fu_1109_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, icmp_ln46_reg_1525_pp0_iter9_reg, or_ln49_2_reg_1570_pp0_iter9_reg, trunc_ln46_reg_1614, trunc_ln47_7_reg_1630)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_0) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_1) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_2) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 
    = ap_const_lv2_1) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln47_7_reg_1630 = ap_const_lv2_0) and (trunc_ln46_reg_1614 = ap_const_lv2_2) and (or_ln49_2_reg_1570_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln46_reg_1525_pp0_iter9_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 <= zext_ln56_1_fu_1094_p1(9 - 1 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 <= pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local <= ap_const_logic_1;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 <= zext_ln56_1_fu_1094_p1(9 - 1 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 <= pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local <= ap_const_logic_1;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln46_3_fu_755_p3 <= 
        add_ln55_fu_743_p2 when (icmp_ln47_fu_729_p2(0) = '1') else 
        add_ln55_2_fu_749_p2;
    select_ln46_4_fu_763_p3 <= 
        add_ln55_2_fu_749_p2 when (icmp_ln47_fu_729_p2(0) = '1') else 
        ap_sig_allocacmp_y_load;
    select_ln46_fu_735_p3 <= 
        ap_const_lv6_0 when (icmp_ln47_fu_729_p2(0) = '1') else 
        ap_sig_allocacmp_x_load;
    select_ln54_fu_1451_p3 <= 
        sub_ln54_2_fu_1445_p2 when (tmp_58_reg_1893(0) = '1') else 
        trunc_ln54_2_reg_1898;
    select_ln55_fu_1479_p3 <= 
        sub_ln55_2_fu_1473_p2 when (tmp_59_reg_1908(0) = '1') else 
        trunc_ln55_2_reg_1913;
    select_ln56_fu_1398_p3 <= 
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 when (trunc_ln47_6_reg_1560_pp0_iter10_reg(0) = '1') else 
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0;
        sext_ln47_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln55_1_fu_949_p2),64));

        sext_ln54_1_fu_1300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_1281_p9),17));

        sext_ln54_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_fu_1201_p9),17));

        sext_ln55_1_fu_1370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_46_fu_1351_p9),17));

        sext_ln55_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_1328_p9),17));

    sub_ln54_1_fu_1430_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sub_ln54_reg_1888));
    sub_ln54_2_fu_1445_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln54_1_fu_1435_p4));
    sub_ln54_fu_1304_p2 <= std_logic_vector(signed(sext_ln54_fu_1220_p1) - signed(sext_ln54_1_fu_1300_p1));
    sub_ln55_1_fu_1458_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sub_ln55_reg_1903));
    sub_ln55_2_fu_1473_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln55_1_fu_1463_p4));
    sub_ln55_fu_1374_p2 <= std_logic_vector(signed(sext_ln55_fu_1347_p1) - signed(sext_ln55_1_fu_1370_p1));
    sub_ln56_fu_1424_p2 <= std_logic_vector(unsigned(select_ln56_fu_1398_p3) - unsigned(tmp_50_fu_1405_p9));
    tmp_33_fu_1182_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_34_fu_1201_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_35_fu_1224_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_36_fu_1243_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_37_fu_1262_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_38_fu_1281_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_42_fu_1328_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_46_fu_1351_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_50_fu_1405_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_51_fu_888_p3 <= (trunc_ln56_reg_1543 & ap_const_lv5_0);
    tmp_55_fu_1088_p3 <= (trunc_ln56_reg_1543_pp0_iter9_reg & lshr_ln_reg_1565_pp0_iter9_reg);
    tmp_fu_1144_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_s_fu_1163_p7 <= "XXXXXXXXXXXXXXXX";
    trunc_ln46_fu_976_p1 <= grp_fu_775_p2(2 - 1 downto 0);
    trunc_ln47_6_fu_817_p1 <= select_ln46_fu_735_p3(1 - 1 downto 0);
    trunc_ln47_7_fu_983_p1 <= grp_fu_821_p2(2 - 1 downto 0);
    trunc_ln47_fu_813_p1 <= select_ln46_fu_735_p3(5 - 1 downto 0);
    trunc_ln54_1_fu_1435_p4 <= sub_ln54_1_fu_1430_p2(16 downto 1);
    trunc_ln55_1_fu_1463_p4 <= sub_ln55_1_fu_1458_p2(16 downto 1);
    trunc_ln56_fu_771_p1 <= select_ln46_4_fu_763_p3(5 - 1 downto 0);
    zext_ln54_1_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_1643),7));
    zext_ln54_2_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln54_2_fu_1103_p2),64));
    zext_ln54_4_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_reg_1648),7));
    zext_ln54_5_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln54_3_fu_1125_p2),64));
    zext_ln55_2_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_reg_1589_pp0_iter8_reg),7));
    zext_ln55_3_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1486_p3),64));
    zext_ln55_4_fu_1058_p0 <= grp_fu_1495_p3;
    zext_ln55_4_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln55_4_fu_1058_p0),64));
    zext_ln56_1_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_1088_p3),64));
    zext_ln56_2_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln56_fu_898_p2),64));
    zext_ln56_3_fu_1075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln56_1_fu_1070_p2),64));
    zext_ln56_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_reg_1529),10));
end behav;
