Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/ECOP-16340139-03/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/ECOP-16340139-03/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav
