module data_memory #(parameter W=32)(clk,we,adr,wd,rd);

input clk,we;
input [W-1:0] adr;
input [W-1:0] wd;
output [W-1:0] rd;

reg [W-1:0] mem [255:0];

assign rd = mem[adr[31:2]];

always @(posedge clk) 
	begin 
		if(we) begin
			mem[adr[31:2]] <= wd;
		end
	end 

endmodule 