{
    "target_type": "0x4a",
    "signatures": {
        "0x30500000": "MC_OMI_DL_FIR[0]: OMI-DL0 fatal error",
        "0x30500001": "MC_OMI_DL_FIR[1]: OMI-DL0 UE on data flit",
        "0x30500002": "MC_OMI_DL_FIR[2]: OMI-DL0 CE on TL flit",
        "0x30500003": "MC_OMI_DL_FIR[3]: OMI-DL0 detected a CRC error",
        "0x30500004": "MC_OMI_DL_FIR[4]: OMI-DL0 received a nack",
        "0x30500005": "MC_OMI_DL_FIR[5]: OMI-DL0 running in degraded mode",
        "0x30500006": "MC_OMI_DL_FIR[6]: OMI-DL0 parity error detection on a lane",
        "0x30500007": "MC_OMI_DL_FIR[7]: OMI-DL0 retrained due to no forward progress",
        "0x30500008": "MC_OMI_DL_FIR[8]: OMI-DL0 remote side initiated a retrain",
        "0x30500009": "MC_OMI_DL_FIR[9]: OMI-DL0 retrain due to internal error or software",
        "0x3050000a": "MC_OMI_DL_FIR[10]: OMI-DL0 threshold reached",
        "0x3050000b": "MC_OMI_DL_FIR[11]: OMI-DL0 trained",
        "0x3050000c": "MC_OMI_DL_FIR[12]: OMI-DL0 endpoint error bit 0",
        "0x3050000d": "MC_OMI_DL_FIR[13]: OMI-DL0 endpoint error bit 1",
        "0x3050000e": "MC_OMI_DL_FIR[14]: OMI-DL0 endpoint error bit 2",
        "0x3050000f": "MC_OMI_DL_FIR[15]: OMI-DL0 endpoint error bit 3",
        "0x30500010": "MC_OMI_DL_FIR[16]: OMI-DL0 endpoint error bit 4",
        "0x30500011": "MC_OMI_DL_FIR[17]: OMI-DL0 endpoint error bit 5",
        "0x30500012": "MC_OMI_DL_FIR[18]: OMI-DL0 endpoint error bit 6",
        "0x30500013": "MC_OMI_DL_FIR[19]: OMI-DL0 endpoint error bit 7",
        "0x30500014": "MC_OMI_DL_FIR[20]: OMI-DL1 fatal error",
        "0x30500015": "MC_OMI_DL_FIR[21]: OMI-DL1 UE on data flit",
        "0x30500016": "MC_OMI_DL_FIR[22]: OMI-DL1 CE on TL flit",
        "0x30500017": "MC_OMI_DL_FIR[23]: OMI-DL1 detected a CRC error",
        "0x30500018": "MC_OMI_DL_FIR[24]: OMI-DL1 received a nack",
        "0x30500019": "MC_OMI_DL_FIR[25]: OMI-DL1 running in degraded mode",
        "0x3050001a": "MC_OMI_DL_FIR[26]: OMI-DL1 parity error detection on a lane",
        "0x3050001b": "MC_OMI_DL_FIR[27]: OMI-DL1 retrained due to no forward progress",
        "0x3050001c": "MC_OMI_DL_FIR[28]: OMI-DL1 remote side initiated a retrain",
        "0x3050001d": "MC_OMI_DL_FIR[29]: OMI-DL1 retrain due to internal error or software",
        "0x3050001e": "MC_OMI_DL_FIR[30]: OMI-DL1 threshold reached",
        "0x3050001f": "MC_OMI_DL_FIR[31]: OMI-DL1 trained",
        "0x30500020": "MC_OMI_DL_FIR[32]: OMI-DL1 endpoint error bit 0",
        "0x30500021": "MC_OMI_DL_FIR[33]: OMI-DL1 endpoint error bit 1",
        "0x30500022": "MC_OMI_DL_FIR[34]: OMI-DL1 endpoint error bit 2",
        "0x30500023": "MC_OMI_DL_FIR[35]: OMI-DL1 endpoint error bit 3",
        "0x30500024": "MC_OMI_DL_FIR[36]: OMI-DL1 endpoint error bit 4",
        "0x30500025": "MC_OMI_DL_FIR[37]: OMI-DL1 endpoint error bit 5",
        "0x30500026": "MC_OMI_DL_FIR[38]: OMI-DL1 endpoint error bit 6",
        "0x30500027": "MC_OMI_DL_FIR[39]: OMI-DL1 endpoint error bit 7",
        "0x30500028": "MC_OMI_DL_FIR[40]: Reserved",
        "0x30500029": "MC_OMI_DL_FIR[41]: Reserved",
        "0x3050002a": "MC_OMI_DL_FIR[42]: Reserved",
        "0x3050002b": "MC_OMI_DL_FIR[43]: Reserved",
        "0x3050002c": "MC_OMI_DL_FIR[44]: Reserved",
        "0x3050002d": "MC_OMI_DL_FIR[45]: Reserved",
        "0x3050002e": "MC_OMI_DL_FIR[46]: Reserved",
        "0x3050002f": "MC_OMI_DL_FIR[47]: Reserved",
        "0x30500030": "MC_OMI_DL_FIR[48]: Reserved",
        "0x30500031": "MC_OMI_DL_FIR[49]: Reserved",
        "0x30500032": "MC_OMI_DL_FIR[50]: Reserved",
        "0x30500033": "MC_OMI_DL_FIR[51]: Reserved",
        "0x30500034": "MC_OMI_DL_FIR[52]: Reserved",
        "0x30500035": "MC_OMI_DL_FIR[53]: Reserved",
        "0x30500036": "MC_OMI_DL_FIR[54]: Reserved",
        "0x30500037": "MC_OMI_DL_FIR[55]: Reserved",
        "0x30500038": "MC_OMI_DL_FIR[56]: Reserved",
        "0x30500039": "MC_OMI_DL_FIR[57]: Reserved",
        "0x3050003a": "MC_OMI_DL_FIR[58]: Reserved",
        "0x3050003b": "MC_OMI_DL_FIR[59]: Reserved",
        "0x3050003c": "MC_OMI_DL_FIR[60]: performance monitor wrapped",
        "0x3050003d": "MC_OMI_DL_FIR[61]: OMI-DL common FIR Register",
        "0x84810000": "N/A: N/A",
        "0xeeee0000": "ERROR: command complete analysis failed",
        "0xffff0000": "VCM: Starting phase 1",
        "0xffff0001": "VCM: Starting phase 2",
        "0xffff0002": "DSD: Starting phase 1",
        "0xffff0003": "DSD: Starting phase 2",
        "0xffff0004": "TPS: Starting phase 1",
        "0xffff0005": "TPS: Starting phase 2",
        "0xffff0006": "TPS: Phase 2 completed",
        "0xffff0007": "RRD: Starting phase 1",
        "0xffff0010": "Maintenance UE",
        "0xffff0011": "Maintenance IUE",
        "0xffff0012": "Maintenance MPE",
        "0xffff0013": "Maintenance HARD CTE",
        "0xffff0014": "Maintenance SOFT CTE",
        "0xffff0015": "Maintenance INTER CTE",
        "0xffff0016": "Maintenance RETRY CTE",
        "0xffff0020": "VCM: verified",
        "0xffff0021": "VCM: false alarm",
        "0xffff0022": "VCM: false alarm threshold",
        "0xffff0023": "VCM: verified: previous PPR on same DRAM",
        "0xffff0024": "VCM: verified: previous PPR on different DRAM",
        "0xffff0025": "VCM: verified: first MCE",
        "0xffff0026": "VCM: verified: second MCE",
        "0xffff0027": "VCM: verified: common row fail",
        "0xffff0028": "VCM: Resuming procedure",
        "0xffff002f": "all DRAM repairs used",
        "0xffff0040": "RDR: Internal failure",
        "0xffff0041": "RDR: Invalid config",
        "0xffff0042": "RDR: DRAM repairs disabled and VPD found",
        "0xffff0043": "RDR: All repairs used",
        "0xffff0044": "RDR: Repairs needed but unavailable",
        "0xffff0051": "MNFG IPL hard CE",
        "0xffff0052": "MNFG IPL DRAM CTE",
        "0xffff0053": "MNFG IPL rank CTE",
        "0xffff0054": "MNFG IPL DIMM CTE",
        "0xffff0061": "TPS: false alarm",
        "0xffff0062": "TPS: false alarm threshold",
        "0xffff0063": "TPS: symbol mark placed",
        "0xffff0064": "TPS: chip mark placed",
        "0xaaaa0065": "TPS: placing symbol mark risks UE",
        "0xaaaa0066": "TPS: placing chip mark risks UE",
        "0xaaaa0067": "TPS: potential UE",
        "0xaaaa0068": "TPS: DRAM repairs disabled",
        "0xffff0070": "MNFG per DRAM CTE",
        "0xffff0071": "MNFG per rank CTE",
        "0xffff0072": "MNFG per DIMM CTE",
        "0xffff0073": "MNFG CE table full",
        "0xffff0074": "MNFG CE table entry CTE",
        "0xffff0080": "NVDIMM Persistency Restored",
        "0xffff0081": "NVDIMM Voltage Regulator Failed",
        "0xffff0082": "NVDIMM VDD Lost",
        "0xffff0083": "NVDIMM VPP Lost",
        "0xffff0084": "NVDIMM VTT Lost",
        "0xffff0085": "NVDIMM Dram Not Self Refresh",
        "0xffff0086": "NVDIMM Controller Hardware Error",
        "0xffff0087": "NVDIMM NVM Controller Error",
        "0xffff0088": "NVDIMM Final NVM Lifetime Error",
        "0xffff0089": "NVDIMM Not enough energy for CSAVE",
        "0xffff008a": "NVDIMM Invalid Firmware Error",
        "0xffff008b": "NVDIMM Configuration Data Error",
        "0xffff008c": "NVDIMM No Energy Source Present",
        "0xffff008d": "NVDIMM Energy Source Policy Not Set",
        "0xffff008e": "NVDIMM Energy Source Hardware Fail",
        "0xffff008f": "NVDIMM Energy Source Health Assessment Error",
        "0xffff0090": "NVDIMM Final Energy Source Lifetime Error",
        "0xffff0091": "NVDIMM Energy Source Temperature Error - High Temp Threshold",
        "0xffff0092": "NVDIMM Energy Source Temperature Error - Low Temp Threshold",
        "0xffff0093": "NVDIMM First NVM Lifetime Warning",
        "0xffff0094": "NVDIMM Second NVM Lifetime Warning",
        "0xffff0095": "NVDIMM First Energy Source Lifetime Warning",
        "0xffff0096": "NVDIMM Second Energy Source Lifetime Warning",
        "0xffff0097": "NVDIMM Energy Source Temperature Warning - High Temp Threshold",
        "0xffff0098": "NVDIMM Energy Source Temperature Warning - Low Temp Threshold",
        "0xffff0099": "NVDIMM Below Warning Threshold",
        "0xffff009a": "NVDIMM Intermittent error",
        "0xffff009b": "NVDIMM Set Event Notification Status Error",
        "0xffff009c": "NVDIMM Event Triggering the FIR no longer present",
        "0xffff009d": "NVDIMM Energy Source Temperature Warning - False Alarm",
        "0xffff009e": "NVDIMM Energy Source Temperature Error - False Alarm",
        "0xbbbb0003": "DSD: Resuming procedure",
        "0xbbbb0022": "VCM: bad DRAM spare",
        "0xbbbb0030": "DSD: DRAM spared",
        "0xbbbb0031": "DSD: DRAM spare is bad",
        "0xbbbb0032": "RRD: Spare row successfully deployed",
        "0xbbbb0033": "RRD: Bad spare row",
        "0xffff009f": "Root cause of CRC error found in PAU_PHY_FIR"
    }
}