Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 13 23:42:57 2020
| Host         : LAPTOP-H1BTD71J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 117 register/latch pins with no clock driven by root clock pin: peripherals/tcc/cf_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 282 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.214        0.000                      0                   54        0.251        0.000                      0                   54        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.214        0.000                      0                   54        0.251        0.000                      0                   54        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 ac/count2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.138ns (23.935%)  route 3.617ns (76.065%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.147    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  ac/count2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ac/count2_reg[1]/Q
                         net (fo=14, routed)          1.315     6.980    ac/count2_reg[1]
    SLICE_X63Y95         LUT3 (Prop_lut3_I0_O)        0.124     7.104 r  ac/sclk_i_25/O
                         net (fo=2, routed)           0.677     7.781    ac/sclk_i_25_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.905 r  ac/sclk_i_32/O
                         net (fo=1, routed)           0.431     8.335    ac/sclk_i_32_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.459 r  ac/sclk_i_16/O
                         net (fo=1, routed)           0.572     9.031    ac/sclk_i_16_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.155 r  ac/sclk_i_5/O
                         net (fo=1, routed)           0.622     9.777    ac/sclk_i_5_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.901 r  ac/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.901    ac/sclk_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  ac/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.850    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  ac/sclk_reg/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.029    15.116    ac/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.870ns (43.936%)  route 2.386ns (56.064%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.663     8.420    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.544 r  peripherals/tcc/cm[4]_i_4/O
                         net (fo=1, routed)           0.000     8.544    peripherals/tcc/cm[4]_i_4_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.077 r  peripherals/tcc/cm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.077    peripherals/tcc/cm_reg[4]_i_1_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.400 r  peripherals/tcc/cm_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.400    peripherals/tcc/cm_reg[8]_i_1_n_6
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.848    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[9]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)        0.109    15.194    peripherals/tcc/cm_reg[9]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.862ns (43.830%)  route 2.386ns (56.170%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.663     8.420    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.544 r  peripherals/tcc/cm[4]_i_4/O
                         net (fo=1, routed)           0.000     8.544    peripherals/tcc/cm[4]_i_4_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.077 r  peripherals/tcc/cm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.077    peripherals/tcc/cm_reg[4]_i_1_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.392 r  peripherals/tcc/cm_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.392    peripherals/tcc/cm_reg[8]_i_1_n_4
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.848    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[11]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)        0.109    15.194    peripherals/tcc/cm_reg[11]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.786ns (42.807%)  route 2.386ns (57.193%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.663     8.420    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.544 r  peripherals/tcc/cm[4]_i_4/O
                         net (fo=1, routed)           0.000     8.544    peripherals/tcc/cm[4]_i_4_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.077 r  peripherals/tcc/cm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.077    peripherals/tcc/cm_reg[4]_i_1_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.316 r  peripherals/tcc/cm_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.316    peripherals/tcc/cm_reg[8]_i_1_n_5
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.848    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[10]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)        0.109    15.194    peripherals/tcc/cm_reg[10]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.766ns (42.532%)  route 2.386ns (57.468%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.663     8.420    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.544 r  peripherals/tcc/cm[4]_i_4/O
                         net (fo=1, routed)           0.000     8.544    peripherals/tcc/cm[4]_i_4_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.077 r  peripherals/tcc/cm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.077    peripherals/tcc/cm_reg[4]_i_1_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.296 r  peripherals/tcc/cm_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.296    peripherals/tcc/cm_reg[8]_i_1_n_7
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.848    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[8]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)        0.109    15.194    peripherals/tcc/cm_reg[8]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.763ns (43.082%)  route 2.329ns (56.918%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.606     8.363    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.913 r  peripherals/tcc/cm_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.913    peripherals/tcc/cm_reg[0]_i_2_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.236 r  peripherals/tcc/cm_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.236    peripherals/tcc/cm_reg[4]_i_1_n_6
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.847    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[5]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)        0.109    15.218    peripherals/tcc/cm_reg[5]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.755ns (42.970%)  route 2.329ns (57.030%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.606     8.363    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.913 r  peripherals/tcc/cm_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.913    peripherals/tcc/cm_reg[0]_i_2_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.228 r  peripherals/tcc/cm_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.228    peripherals/tcc/cm_reg[4]_i_1_n_4
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.847    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)        0.109    15.218    peripherals/tcc/cm_reg[7]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.014ns (27.178%)  route 2.717ns (72.822%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.481     8.238    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.362 r  peripherals/tcc/cm[0]_i_1/O
                         net (fo=12, routed)          0.513     8.875    peripherals/tcc/cm[0]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.847    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.915    peripherals/tcc/cm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.014ns (27.178%)  route 2.717ns (72.822%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.481     8.238    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.362 r  peripherals/tcc/cm[0]_i_1/O
                         net (fo=12, routed)          0.513     8.875    peripherals/tcc/cm[0]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.847    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[1]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.915    peripherals/tcc/cm_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.014ns (27.178%)  route 2.717ns (72.822%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.817     6.479    peripherals/tcc/cm_reg[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.603 r  peripherals/tcc/cm[0]_i_4/O
                         net (fo=3, routed)           0.326     6.929    peripherals/tcc/cm[0]_i_4_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     7.053 r  peripherals/tcc/cm[0]_i_11/O
                         net (fo=1, routed)           0.580     7.633    peripherals/tcc/cm[0]_i_11_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  peripherals/tcc/cm[0]_i_5/O
                         net (fo=15, routed)          0.481     8.238    peripherals/tcc/cm[0]_i_5_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.362 r  peripherals/tcc/cm[0]_i_1/O
                         net (fo=12, routed)          0.513     8.875    peripherals/tcc/cm[0]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.847    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[2]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.915    peripherals/tcc/cm_reg[2]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  6.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 peripherals/tcc/cf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.445    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  peripherals/tcc/cf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  peripherals/tcc/cf_reg[0]/Q
                         net (fo=4, routed)           0.175     1.784    peripherals/tcc/cf_reg_n_0_[0]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.827 r  peripherals/tcc/cf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    peripherals/tcc/p_0_in[3]
    SLICE_X34Y46         FDRE                                         r  peripherals/tcc/cf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.958    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  peripherals/tcc/cf_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.131     1.576    peripherals/tcc/cf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 peripherals/tcc/cf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.445    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  peripherals/tcc/cf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  peripherals/tcc/cf_reg[0]/Q
                         net (fo=4, routed)           0.175     1.784    peripherals/tcc/cf_reg_n_0_[0]
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.829 r  peripherals/tcc/cf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    peripherals/tcc/p_0_in[2]
    SLICE_X34Y46         FDRE                                         r  peripherals/tcc/cf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.958    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  peripherals/tcc/cf_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121     1.566    peripherals/tcc/cf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ac/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.476    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  ac/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ac/sclk_reg/Q
                         net (fo=2, routed)           0.170     1.788    ac/sclk_reg_0[0]
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  ac/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.833    ac/sclk_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  ac/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     1.991    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  ac/sclk_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091     1.567    ac/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ac/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.476    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  ac/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ac/count2_reg[10]/Q
                         net (fo=5, routed)           0.137     1.778    ac/count2_reg[10]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  ac/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    ac/count2_reg[8]_i_1_n_5
    SLICE_X64Y95         FDRE                                         r  ac/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     1.991    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  ac/count2_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.134     1.610    ac/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 peripherals/tcc/cm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  peripherals/tcc/cm_reg[7]/Q
                         net (fo=3, routed)           0.149     1.787    peripherals/tcc/cm_reg[7]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  peripherals/tcc/cm[4]_i_2/O
                         net (fo=1, routed)           0.000     1.832    peripherals/tcc/cm[4]_i_2_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  peripherals/tcc/cm_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    peripherals/tcc/cm_reg[4]_i_1_n_4
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.988    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  peripherals/tcc/cm_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.134     1.608    peripherals/tcc/cm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 peripherals/tcc/cm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  peripherals/tcc/cm_reg[3]/Q
                         net (fo=3, routed)           0.149     1.787    peripherals/tcc/cm_reg[3]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  peripherals/tcc/cm[0]_i_6/O
                         net (fo=1, routed)           0.000     1.832    peripherals/tcc/cm[0]_i_6_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  peripherals/tcc/cm_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.896    peripherals/tcc/cm_reg[0]_i_2_n_4
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  peripherals/tcc/cm_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.134     1.607    peripherals/tcc/cm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ac/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.274ns (62.882%)  route 0.162ns (37.118%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.476    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  ac/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ac/count2_reg[6]/Q
                         net (fo=13, routed)          0.162     1.802    ac/count2_reg[6]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  ac/count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    ac/count2_reg[4]_i_1_n_5
    SLICE_X64Y94         FDRE                                         r  ac/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     1.991    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  ac/count2_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.134     1.610    ac/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ac/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/count2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.274ns (62.694%)  route 0.163ns (37.306%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.476    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  ac/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ac/count2_reg[2]/Q
                         net (fo=17, routed)          0.163     1.803    ac/count2_reg[2]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  ac/count2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    ac/count2_reg[0]_i_1_n_5
    SLICE_X64Y93         FDRE                                         r  ac/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     1.991    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  ac/count2_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.134     1.610    ac/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 peripherals/tcc/cm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peripherals/tcc/cm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.712%)  route 0.164ns (37.288%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  peripherals/tcc/cm_reg[9]/Q
                         net (fo=4, routed)           0.164     1.802    peripherals/tcc/cm_reg[9]
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  peripherals/tcc/cm[8]_i_4/O
                         net (fo=1, routed)           0.000     1.847    peripherals/tcc/cm[8]_i_4_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.913 r  peripherals/tcc/cm_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.913    peripherals/tcc/cm_reg[8]_i_1_n_6
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.988    peripherals/tcc/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  peripherals/tcc/cm_reg[9]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.134     1.608    peripherals/tcc/cm_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ac/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.298%)  route 0.137ns (30.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.476    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  ac/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ac/count2_reg[10]/Q
                         net (fo=5, routed)           0.137     1.778    ac/count2_reg[10]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.924 r  ac/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    ac/count2_reg[8]_i_1_n_4
    SLICE_X64Y95         FDRE                                         r  ac/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     1.991    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  ac/count2_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.134     1.610    ac/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y95   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y95   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y95   ac/count2_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y95   ac/count2_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   peripherals/tcc/cm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   peripherals/tcc/cm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   peripherals/tcc/cm_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   peripherals/tcc/cm_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   peripherals/tcc/cm_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   peripherals/tcc/cm_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   peripherals/tcc/cm_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   peripherals/tcc/cm_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   peripherals/tcc/cf_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   peripherals/tcc/cf_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   ac/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   ac/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   ac/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   ac/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   ac/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   ac/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   ac/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   ac/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   ac/count2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   ac/sclk_reg/C



