# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 19:24:38  November 05, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		aula_20201105_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY aula_20201105
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:24:38  NOVEMBER 05, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_sw_ic.v
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_rsp_xbar_demux.sv
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_onchip_memory2_ic.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_nios2_qsys_ic_test_bench.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_nios2_qsys_ic_oci_test_bench.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_nios2_qsys_ic_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_nios2_qsys_ic_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_nios2_qsys_ic_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_nios2_qsys_ic.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_ledr_ic.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_key_ic.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_jtag_uart_ic.v
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_id_router.sv
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_hex5_ic.v
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/aula_20201105_qsys_addr_router.sv
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE aula_20201105_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name QSYS_FILE aula_20201105_qsys.qsys
set_global_assignment -name SOURCE_FILE aula_20201105_qsys.cmp
set_global_assignment -name VHDL_FILE aula_20201105_qsys/synthesis/aula_20201105_qsys_onchip_memory2_ic_s1_translator.vhd
set_global_assignment -name VHDL_FILE aula_20201105_qsys/synthesis/aula_20201105_qsys_nios2_qsys_ic_jtag_debug_module_translator.vhd
set_global_assignment -name VHDL_FILE aula_20201105_qsys/synthesis/aula_20201105_qsys_nios2_qsys_ic_instruction_master_translator.vhd
set_global_assignment -name VHDL_FILE aula_20201105_qsys/synthesis/aula_20201105_qsys_nios2_qsys_ic_data_master_translator.vhd
set_global_assignment -name VHDL_FILE aula_20201105_qsys/synthesis/aula_20201105_qsys_ledr_ic_s1_translator.vhd
set_global_assignment -name VHDL_FILE aula_20201105_qsys/synthesis/aula_20201105_qsys_key_ic_s1_translator.vhd
set_global_assignment -name VHDL_FILE aula_20201105_qsys/synthesis/aula_20201105_qsys_jtag_uart_ic_avalon_jtag_slave_translator.vhd
set_global_assignment -name VHDL_FILE aula_20201105_qsys/synthesis/aula_20201105_qsys.vhd
set_global_assignment -name VHDL_FILE aula_20201105.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"