library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity compare_to_register is 
	port(
		clk:in std_logic;
		object:in std_logic_vector(2 downto 0);
		result:out std_logic;
		);
end compare_to_register;

	