<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_5d394d05</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5d394d05'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_5d394d05')">rsnoc_z_H_R_G_T2_U_U_5d394d05</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.09</td>
<td class="s6 cl rt"><a href="mod650.html#Line" > 63.03</a></td>
<td class="s0 cl rt"><a href="mod650.html#Cond" >  7.14</a></td>
<td class="s0 cl rt"><a href="mod650.html#Toggle" >  0.19</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod650.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod650.html#inst_tag_212329"  onclick="showContent('inst_tag_212329')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric</a></td>
<td class="s3 cl rt"> 30.09</td>
<td class="s6 cl rt"><a href="mod650.html#Line" > 63.03</a></td>
<td class="s0 cl rt"><a href="mod650.html#Cond" >  7.14</a></td>
<td class="s0 cl rt"><a href="mod650.html#Toggle" >  0.19</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod650.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5d394d05'>
<hr>
<a name="inst_tag_212329"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_212329" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.09</td>
<td class="s6 cl rt"><a href="mod650.html#Line" > 63.03</a></td>
<td class="s0 cl rt"><a href="mod650.html#Cond" >  7.14</a></td>
<td class="s0 cl rt"><a href="mod650.html#Toggle" >  0.19</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod650.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.02</td>
<td class="s6 cl rt"> 68.86</td>
<td class="s1 cl rt"> 17.86</td>
<td class="s0 cl rt">  1.20</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 57.20</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod596.html#inst_tag_198710" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod503.html#inst_tag_166022" id="tag_urg_inst_166022">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod136.html#inst_tag_27883" id="tag_urg_inst_27883">Ic2ci</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  3.61</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.63</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1173.html#inst_tag_376859" id="tag_urg_inst_376859">Ica</a></td>
<td class="s7 cl rt"> 75.35</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 15.76</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod487.html#inst_tag_165247" id="tag_urg_inst_165247">If</a></td>
<td class="s3 cl rt"> 36.52</td>
<td class="s6 cl rt"> 69.86</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.36</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 61.40</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_190916" id="tag_urg_inst_190916">Ifpa</a></td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod78.html#inst_tag_10394" id="tag_urg_inst_10394">Io</a></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod358.html#inst_tag_136669" id="tag_urg_inst_136669">Ip</a></td>
<td class="s0 cl rt">  0.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_507" id="tag_urg_inst_507">Irspp</a></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod399.html#inst_tag_141016" id="tag_urg_inst_141016">It</a></td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_145658" id="tag_urg_inst_145658">uci1122f8c96d</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1103.html#inst_tag_345344" id="tag_urg_inst_345344">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod817.html#inst_tag_257241" id="tag_urg_inst_257241">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136892" id="tag_urg_inst_136892">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod298.html#inst_tag_102447" id="tag_urg_inst_102447">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190027" id="tag_urg_inst_190027">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45001" id="tag_urg_inst_45001">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198853" id="tag_urg_inst_198853">ursrsg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198854" id="tag_urg_inst_198854">ursrsg472</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198855" id="tag_urg_inst_198855">ursrsg563</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198856" id="tag_urg_inst_198856">ursrsg654</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod171.html#inst_tag_29644" id="tag_urg_inst_29644">uua3f77e29</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod300.html#inst_tag_109370" id="tag_urg_inst_109370">uud68a6ffd66</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5d394d05'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod650.html" >rsnoc_z_H_R_G_T2_U_U_5d394d05</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>165</td><td>104</td><td>63.03</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103557</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103562</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>103568</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103576</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103581</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103599</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103605</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103610</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103615</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>103621</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103651</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103656</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103661</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103666</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>103672</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103680</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103685</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103702</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103707</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103712</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103717</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>103723</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103731</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103736</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103753</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103758</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>103763</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>103773</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>103801</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>103893</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>103969</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>103980</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>104165</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104175</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104180</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104287</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
103556                  	wire        BurstUnaligned          ;
103557     1/1          	wire [31:0] Data                    ;
103558     1/1          	wire [12:0] EndAddr                 ;
103559     1/1          	wire        FixedOnGoing            ;
103560     <font color = "red">0/1     ==>  	reg  [5:0]  FullLen1                ;</font>
                        MISSING_ELSE
103561                  	wire [31:0] GenAddr                 ;
103562     1/1          	wire        IllCrossBound           ;
103563     1/1          	wire        IllFixedExcl            ;
103564     1/1          	wire        IllSize                 ;
103565     <font color = "red">0/1     ==>  	wire        IllWrapExcl             ;</font>
                        MISSING_ELSE
103566                  	reg  [5:0]  Len1                    ;
103567                  	wire [3:0]  PreBe                   ;
103568     1/1          	reg  [31:0] PreData                 ;
103569     <font color = "red">0/1     ==>  	wire [31:0] PreDataWd               ;</font>
103570     <font color = "red">0/1     ==>  	reg  [1:0]  PreLen1                 ;</font>
103571     1/1          	wire [31:0] PreMask                 ;
103572     <font color = "red">0/1     ==>  	wire        PreStrm                 ;</font>
103573                  	wire        Preamble                ;
103574                  	wire        Rd                      ;
103575                  	wire        RdOnGoing               ;
103576     1/1          	wire        ReqPwr_WakeUp           ;
103577     1/1          	wire        ReqXfer                 ;
103578     1/1          	wire [3:0]  SeqIdComp               ;
103579     <font color = "red">0/1     ==>  	wire [2:0]  SizeLcl                 ;</font>
                        MISSING_ELSE
103580                  	wire [1:0]  StartOffset             ;
103581     1/1          	wire [31:0] StrmMask                ;
103582     1/1          	wire        W1Last                  ;
103583     1/1          	wire        W1Rdy                   ;
103584     <font color = "red">0/1     ==>  	wire        W1Vld                   ;</font>
                        MISSING_ELSE
103585                  	wire        WPipePwr_Idle           ;
103586                  	wire        WPipePwr_WakeUp         ;
103587                  	wire        Wr                      ;
103588                  	wire        WrOnGoing               ;
103589                  	wire [31:0] WrapOneWordMask         ;
103590                  	reg         dontStop                ;
103591                  	wire [2:0]  uFullLen1_caseSel       ;
103592                  	wire [2:0]  uLen1_caseSel           ;
103593                  	wire        uPreData_caseSel        ;
103594                  	wire        uPreLen1_caseSel        ;
103595                  	wire [1:0]  uu_1057_caseSel         ;
103596                  	wire [2:0]  uu_1ae4_caseSel         ;
103597                  	wire [1:0]  uu_ce54_caseSel         ;
103598                  	assign AxiAr_Cache = u_6819_2;
103599     1/1          	assign AxiAw_Cache = u_6320_2;
103600     1/1          	assign Rd = ArbGnt [0];
103601     1/1          	assign u_f7ee_0 = Axi_w_data;
103602     <font color = "red">0/1     ==>  	assign u_f7ee_2 = Axi_w_last;</font>
                        MISSING_ELSE
103603                  	assign u_f7ee_4 = Axi_w_strb;
103604                  	assign ReqXfer = Gen_Req_Vld &amp; Gen_Req_Rdy;
103605     1/1          	assign AxiAP_Valid = AxiAA_Valid;
103606     1/1          	assign AxiA_Valid = AxiAP_Valid;
103607     1/1          	assign AxiAXfer = AxiA_Valid &amp; AxiA_Ready;
103608     <font color = "red">0/1     ==>  	assign u_6f77_0 = Axi_ar_addr;</font>
                        MISSING_ELSE
103609                  	assign u_6f77_1 = Axi_ar_burst;
103610     1/1          	assign u_6f77_10 = Axi_ar_size;
103611     1/1          	assign u_6f77_2 = Axi_ar_cache;
103612     1/1          	assign u_6f77_3 = Axi_ar_id;
103613     <font color = "red">0/1     ==>  	assign u_6f77_4 = Axi_ar_len;</font>
                        MISSING_ELSE
103614                  	assign u_6f77_5 = Axi_ar_lock;
103615     1/1          	assign u_6f77_6 = Axi_ar_prot;
103616     1/1          	assign Ar1Rdy = Rd &amp; AxiA_Ready;
103617     1/1          	assign AxiAr_Ready = Ar1Rdy;
103618     <font color = "red">0/1     ==>  	rsnoc_z_H_R_U_P_B_e8f2845f_A32244413003000 Ap(</font>
                        MISSING_ELSE
103619                  		.Rx_0( u_6f77_0 )
103620                  	,	.Rx_1( u_6f77_1 )
103621     1/1          	,	.Rx_10( u_6f77_10 )
103622     <font color = "red">0/1     ==>  	,	.Rx_2( u_6f77_2 )</font>
103623     <font color = "red">0/1     ==>  	,	.Rx_3( u_6f77_3 )</font>
103624     1/1          	,	.Rx_4( u_6f77_4 )
103625     <font color = "red">0/1     ==>  	,	.Rx_5( u_6f77_5 )</font>
103626                  	,	.Rx_6( u_6f77_6 )
103627                  	,	.RxRdy( u_130 )
103628                  	,	.RxVld( Axi_ar_valid )
103629     1/1          	,	.Sys_Clk( Sys_Clk )
103630     1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
103631     1/1          	,	.Sys_Clk_En( Sys_Clk_En )
103632     <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
103633                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
103634     1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
103635     1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
103636     1/1          	,	.Sys_Pwr_Idle( ArPipePwr_Idle )
103637     <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( ArPipePwr_WakeUp )</font>
                        MISSING_ELSE
103638                  	,	.Tx_0( u_6819_0 )
103639                  	,	.Tx_1( u_6819_1 )
103640                  	,	.Tx_10( u_6819_10 )
103641                  	,	.Tx_2( u_6819_2 )
103642                  	,	.Tx_3( u_6819_3 )
103643                  	,	.Tx_4( u_6819_4 )
103644                  	,	.Tx_5( u_6819_5 )
103645                  	,	.Tx_6( u_6819_6 )
103646                  	,	.TxRdy( AxiAr_Ready )
103647                  	,	.TxVld( AxiAr_Valid )
103648                  	);
103649                  	assign AxiAr_Burst = u_6819_1;
103650                  	assign u_bb1e_0 = Axi_aw_addr;
103651     1/1          	assign u_bb1e_1 = Axi_aw_burst;
103652     1/1          	assign u_bb1e_10 = Axi_aw_size;
103653     1/1          	assign u_bb1e_2 = Axi_aw_cache;
103654     <font color = "red">0/1     ==>  	assign u_bb1e_3 = Axi_aw_id;</font>
                        MISSING_ELSE
103655                  	assign u_bb1e_4 = Axi_aw_len;
103656     1/1          	assign u_bb1e_5 = Axi_aw_lock;
103657     1/1          	assign u_bb1e_6 = Axi_aw_prot;
103658     1/1          	assign Aw1Rdy = Wr &amp; AxiA_Ready;
103659     <font color = "red">0/1     ==>  	assign AxiAw_Ready = Aw1Rdy;</font>
                        MISSING_ELSE
103660                  	rsnoc_z_H_R_U_P_B_e8f2845f_A32244413003000 Ap_0(
103661     1/1          		.Rx_0( u_bb1e_0 )
103662     1/1          	,	.Rx_1( u_bb1e_1 )
103663     1/1          	,	.Rx_10( u_bb1e_10 )
103664     <font color = "red">0/1     ==>  	,	.Rx_2( u_bb1e_2 )</font>
                        MISSING_ELSE
103665                  	,	.Rx_3( u_bb1e_3 )
103666     1/1          	,	.Rx_4( u_bb1e_4 )
103667     1/1          	,	.Rx_5( u_bb1e_5 )
103668     1/1          	,	.Rx_6( u_bb1e_6 )
103669     <font color = "red">0/1     ==>  	,	.RxRdy( u_186 )</font>
                        MISSING_ELSE
103670                  	,	.RxVld( Axi_aw_valid )
103671                  	,	.Sys_Clk( Sys_Clk )
103672     1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
103673     <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
103674     <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
103675     1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
103676     <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
103677                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
103678                  	,	.Sys_Pwr_Idle( AwPipePwr_Idle )
103679                  	,	.Sys_Pwr_WakeUp( AwPipePwr_WakeUp )
103680     1/1          	,	.Tx_0( u_6320_0 )
103681     1/1          	,	.Tx_1( u_6320_1 )
103682     1/1          	,	.Tx_10( u_6320_10 )
103683     <font color = "red">0/1     ==>  	,	.Tx_2( u_6320_2 )</font>
                        MISSING_ELSE
103684                  	,	.Tx_3( u_6320_3 )
103685     1/1          	,	.Tx_4( u_6320_4 )
103686     1/1          	,	.Tx_5( u_6320_5 )
103687     1/1          	,	.Tx_6( u_6320_6 )
103688     <font color = "red">0/1     ==>  	,	.TxRdy( AxiAw_Ready )</font>
                        MISSING_ELSE
103689                  	,	.TxVld( AxiAw_Valid )
103690                  	);
103691                  	assign AxiAw_Burst = u_6320_1;
103692                  	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
103693                  	assign AxiAP_Burst = AxiAA_Burst;
103694                  	assign AxiA_Burst = AxiAP_Burst;
103695                  	assign AxiABurstIs_Fixed = AxiA_Burst == 2'b00;
103696                  	assign PreStrm = AxiABurstIs_Fixed;
103697                  	assign u_a06b = AxiAFirst &amp; AxiA_Valid &amp; ( PreStrm );
103698                  	assign Preamble = u_43d9 | u_a06b;
103699                  	assign W1Rdy = Wr &amp; ( ~ Preamble &amp; Gen_Req_Rdy );
103700                  	assign AxiW_Ready = W1Rdy;
103701                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srdx01g_1 ursrsrdx01g(
103702     1/1          		.Clk( Sys_Clk )
103703     1/1          	,	.Clk_ClkS( Sys_Clk_ClkS )
103704     1/1          	,	.Clk_En( Sys_Clk_En )
103705     <font color = "red">0/1     ==>  	,	.Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
103706                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
103707     1/1          	,	.Clk_RstN( Sys_Clk_RstN )
103708     1/1          	,	.Clk_Tm( Sys_Clk_Tm )
103709     1/1          	,	.O( AxiAFirst )
103710     <font color = "red">0/1     ==>  	,	.Reset( ReqXfer )</font>
                        MISSING_ELSE
103711                  	,	.Set( AxiAXfer )
103712     1/1          	);
103713     1/1          	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg515(
103714     1/1          		.Clk( Sys_Clk )
103715     <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
103716                  	,	.Clk_En( Sys_Clk_En )
103717     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
103718     1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
103719     1/1          	,	.Clk_RstN( Sys_Clk_RstN )
103720     <font color = "red">0/1     ==>  	,	.Clk_Tm( Sys_Clk_Tm )</font>
                        MISSING_ELSE
103721                  	,	.O( u_43d9 )
103722                  	,	.Reset( ReqXfer )
103723     1/1          	,	.Set( u_a06b )
103724     <font color = "red">0/1     ==>  	);</font>
103725     <font color = "red">0/1     ==>  	rsnoc_z_H_R_U_P_B_0f5d69ac_A320140 Wp(</font>
103726     1/1          		.Rx_0( u_f7ee_0 )
103727     <font color = "red">0/1     ==>  	,	.Rx_2( u_f7ee_2 )</font>
103728                  	,	.Rx_4( u_f7ee_4 )
103729                  	,	.RxRdy( u_226 )
103730                  	,	.RxVld( Axi_w_valid )
103731     1/1          	,	.Sys_Clk( Sys_Clk )
103732     1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
103733     1/1          	,	.Sys_Clk_En( Sys_Clk_En )
103734     <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
103735                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
103736     1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
103737     1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
103738     1/1          	,	.Sys_Pwr_Idle( WPipePwr_Idle )
103739     <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( WPipePwr_WakeUp )</font>
                        MISSING_ELSE
103740                  	,	.Tx_0( u_bbd0_0 )
103741                  	,	.Tx_2( u_bbd0_2 )
103742                  	,	.Tx_4( u_bbd0_4 )
103743                  	,	.TxRdy( AxiW_Ready )
103744                  	,	.TxVld( AxiW_Valid )
103745                  	);
103746                  	assign W1Vld = AxiW_Valid;
103747                  	assign Gen_Req_Vld = Rd | Wr &amp; W1Vld;
103748                  	assign AxiW_Last = u_bbd0_2;
103749                  	assign W1Last = AxiW_Last;
103750                  	assign Gen_Req_Last = ( Rd | Wr &amp; ( W1Last ) ) &amp; ~ Preamble | Preamble;
103751                  	assign AxiA_Ready = Gen_Req_Vld &amp; Gen_Req_Last &amp; Gen_Req_Rdy &amp; ~ Preamble;
103752                  	assign AxiAP_Ready = AxiA_Ready;
103753     1/1          	assign AxiAA_Ready = AxiAP_Ready;
103754     1/1          	assign Aw1Vld = AxiAw_Valid;
103755     1/1          	assign ArbReqAw = Aw1Vld &amp; ( W1Vld | WrOnGoing ) &amp; ~ RdOnGoing;
103756     <font color = "red">0/1     ==>  	assign Ar1Vld = AxiAr_Valid;</font>
                        MISSING_ELSE
103757                  	assign ArbReqAr = Ar1Vld &amp; ~ WrOnGoing;
103758     1/1          	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
103759     1/1          		.Clk( Sys_Clk )
103760     1/1          	,	.Clk_ClkS( Sys_Clk_ClkS )
103761     <font color = "red">0/1     ==>  	,	.Clk_En( Sys_Clk_En )</font>
                        MISSING_ELSE
103762                  	,	.Clk_EnS( Sys_Clk_EnS )
103763     1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
103764     1/1          	,	.Clk_RstN( Sys_Clk_RstN )
103765     <font color = "red">0/1     ==>  	,	.Clk_Tm( Sys_Clk_Tm )</font>
103766     <font color = "red">0/1     ==>  	,	.O( WrOnGoing )</font>
103767     <font color = "red">0/1     ==>  	,	.Reset( W1Vld &amp; W1Last &amp; AxiA_Ready )</font>
103768     1/1          	,	.Set( Wr )
103769                  	);
103770                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg292(
103771                  		.Clk( Sys_Clk )
103772                  	,	.Clk_ClkS( Sys_Clk_ClkS )
103773     1/1          	,	.Clk_En( Sys_Clk_En )
103774     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
103775     <font color = "red">0/1     ==>  	,	.Clk_RetRstN( Sys_Clk_RetRstN )</font>
103776     <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
103777     <font color = "red">0/1     ==>  	,	.Clk_Tm( Sys_Clk_Tm )</font>
103778     1/1          	,	.O( RdOnGoing )
103779                  	,	.Reset( AxiA_Ready )
103780                  	,	.Set( Rd )
103781                  	);
103782                  	rsnoc_z_H_R_U_A_S_fe09775f_R2 Acs(
103783                  		.Gnt( ArbGnt )
103784                  	,	.Rdy( AxiAA_Ready )
103785                  	,	.Req( { ArbReqAw , ArbReqAr } )
103786                  	,	.ReqArbIn( 2'b0 )
103787                  	,	.Sys_Clk( Sys_Clk )
103788                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
103789                  	,	.Sys_Clk_En( Sys_Clk_En )
103790                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
103791                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
103792                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
103793                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
103794                  	,	.Sys_Pwr_Idle( )
103795                  	,	.Sys_Pwr_WakeUp( )
103796                  	,	.Vld( AxiAA_Valid )
103797                  	);
103798                  	assign Wr = ArbGnt [1];
103799                  	assign AxiASel = Wr;
103800                  	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
103801     1/1          	assign AxiAP_Cache = AxiAA_Cache;
103802     <font color = "red">0/1     ==>  	assign AwBuf = AxiAP_Cache [0];</font>
103803     <font color = "red">0/1     ==>  	assign AxiAr_Id = u_6819_3;</font>
103804     <font color = "red">0/1     ==>  	assign AxiAw_Id = u_6320_3;</font>
103805     <font color = "red">0/1     ==>  	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;</font>
103806     1/1          	assign AxiAP_Id = AxiAA_Id;
103807     <font color = "red">0/1     ==>  	assign AwId = AxiAP_Id;</font>
103808                  	assign Axi_ar_ready = u_130;
103809                  	assign Axi_aw_ready = u_186;
103810                  	assign Axi_w_ready = u_226;
103811                  	assign AxiAr_Addr = u_6819_0;
103812                  	assign AxiAw_Addr = u_6320_0;
103813                  	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
103814                  	assign AxiAP_Addr = AxiAA_Addr;
103815                  	assign AxiA_Addr = AxiAP_Addr;
103816                  	assign AxiAr_Size = u_6819_10;
103817                  	assign AxiAw_Size = u_6320_10;
103818                  	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
103819                  	assign AxiAP_Size = AxiAA_Size;
103820                  	assign AxiA_Size = AxiAP_Size;
103821                  	assign StrmMask = { 32 { PreStrm }  } &amp; { 30'b0 , u_a58e };
103822                  	assign AxiAddr = AxiA_Addr &amp; ~ StrmMask &amp; ~ { 26'b0 , 6'b000000 };
103823                  	assign GenAddr = { AxiAddr };
103824                  	assign FixedOnGoing = PreStrm;
103825                  	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
103826                  	assign u_c18c = SizeLcl [1:0];
103827                  	assign u_a375 = SizeLcl [1:0];
103828                  	assign u_acaf = SizeLcl [1:0];
103829                  	assign AxiAr_Len = u_6819_4;
103830                  	assign AxiAw_Len = u_6320_4;
103831                  	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
103832                  	assign AxiAP_Len = AxiAA_Len;
103833                  	assign AxiA_Len = AxiAP_Len;
103834                  	assign BurstLen1 = AxiA_Len &amp; ~ { 4 { 1'b0 }  };
103835                  	assign u_bdd7 = { 2'b0 , { BurstLen1 } };
103836                  	assign u_c0fa = { 1'b0 , { BurstLen1 , 1'b1 } };
103837                  	assign u_92d8 = { BurstLen1 , 2'b11 };
103838                  	assign WrapOneWordMask = ~ { 26'b0 , Len1 } | ~ { 32 { 1'b0 }  };
103839                  	assign Gen_Req_Addr = GenAddr &amp; PreMask &amp; WrapOneWordMask;
103840                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t3 ud( .I( AxiA_Size ) , .O( u_4c36 ) );
103841                  	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_4c36 [2:1] ) , .O( u_a58e ) );
103842                  	rsnoc_z_T_C_S_C_L_R_E_S_F8t32 ues( .I( { 1'b1 , ~ { 7 { ( Preamble | FixedOnGoing ) }  } } ) , .O( PreMask ) );
103843                  	assign uLen1_caseSel = { u_c18c == 2'b10 , u_a375 == 2'b01 , u_acaf == 2'b0 } ;
103844                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
103845                  		case ( uLen1_caseSel )
103846                  			3'b001  : Len1 = u_bdd7 ;
103847                  			3'b010  : Len1 = u_c0fa ;
103848                  			3'b100  : Len1 = u_92d8 ;
103849                  			default : Len1 = 6'b0 ;
103850                  		endcase
103851                  	end
103852                  	assign AxiW_Strb = u_bbd0_4;
103853                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
103854                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
103855                  	assign uPreLen1_caseSel = { PreStrm } ;
103856                  	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
103857                  			1'b1    : PreLen1 = 2'b11 ;
103858                  			default : PreLen1 = 2'b0 ;
103859                  		endcase
103860                  	end
103861                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
103862                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
103863                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
103864                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
103865                  	assign AxiAr_Lock = u_6819_5;
103866                  	assign AxiAw_Lock = u_6320_5;
103867                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
103868                  	assign AxiAP_Lock = AxiAA_Lock;
103869                  	assign AxiA_Lock = AxiAP_Lock;
103870                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
103871                  	assign u_e20d = AxiALockIs_Excl;
103872                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
103873                  	assign Gen_Req_BurstType = u_1ae4;
103874                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
103875                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
103876                  		case ( uu_1ae4_caseSel )
103877                  			3'b001  : u_1ae4 = 1'b0 ;
103878                  			3'b010  : u_1ae4 = 1'b0 ;
103879                  			3'b100  : u_1ae4 = u_48d8 ;
103880                  			default : u_1ae4 = 1'b0 ;
103881                  		endcase
103882                  	end
103883                  	assign AxiW_Data = u_bbd0_0;
103884                  	assign AxiW_DataEcc = AxiW_Data;
103885                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
103886                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
103887                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
103888                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
103889                  	assign PreDataWd = PreData;
103890                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
103891                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
103892                  	assign uPreData_caseSel = { PreStrm } ;
103893     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
103894     1/1          			1'b1    : PreData = u_2393 ;
103895     1/1          			default : PreData = 32'b0 ;
103896     <font color = "red">0/1     ==>  		endcase</font>
                        MISSING_ELSE
103897                  	end
103898                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
103899                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
103900                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
103901                  	assign Gen_Req_Lock = Preamble;
103902                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
103903                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
103904                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
103905                  	always @( uu_1057_caseSel ) begin
103906                  		case ( uu_1057_caseSel )
103907                  			2'b01   : u_1057 = 3'b010 ;
103908                  			2'b10   : u_1057 = 3'b000 ;
103909                  			default : u_1057 = 3'b000 ;
103910                  		endcase
103911                  	end
103912                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
103913                  	always @( uu_ce54_caseSel ) begin
103914                  		case ( uu_ce54_caseSel )
103915                  			2'b01   : u_ce54 = 3'b101 ;
103916                  			2'b10   : u_ce54 = 3'b100 ;
103917                  			default : u_ce54 = 3'b000 ;
103918                  		endcase
103919                  	end
103920                  	assign AxiA_Id = AxiAP_Id;
103921                  	assign u_28e4 = AxiA_Id;
103922                  	assign SeqIdComp = u_28e4;
103923                  	assign Gen_Req_SeqId = SeqIdComp;
103924                  	assign Gen_Req_SeqUnOrdered = 1'b0;
103925                  	assign Gen_Req_SeqUnique = 1'b0;
103926                  	assign AxiAr_Prot = u_6819_6;
103927                  	assign AxiAw_Prot = u_6320_6;
103928                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
103929                  	assign AxiAP_Prot = AxiAA_Prot;
103930                  	assign AxiA_Prot = AxiAP_Prot;
103931                  	assign AxiA_Cache = AxiAP_Cache;
103932                  	assign u_5e00 = AxiA_Cache;
103933                  	assign Gen_Req_User =
103934                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
103935                  	assign Snoop = 1'b0;
103936                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
103937                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
103938                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
103939                  	assign u_2891 = AxiA_Size [1:0];
103940                  	assign u_f62f = AxiA_Size [1:0];
103941                  	assign u_5389 = AxiA_Size [1:0];
103942                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
103943                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
103944                  	assign u_42b4 = { AxiA_Len , 2'b11 };
103945                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
103946                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
103947                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
103948                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
103949                  			case ( uFullLen1_caseSel )
103950                  				3'b001  : FullLen1 = u_9d1d ;
103951                  				3'b010  : FullLen1 = u_b4dd ;
103952                  				3'b100  : FullLen1 = u_42b4 ;
103953                  				default : FullLen1 = 6'b0 ;
103954                  			endcase
103955                  		end
103956                  	// synopsys translate_off
103957                  	// synthesis translate_off
103958                  	always @( posedge Sys_Clk )
103959                  		if ( Sys_Clk == 1'b1 )
103960                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
103961                  				dontStop = 0;
103962                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
103963                  				if (!dontStop) begin
103964                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
103965                  					$stop;
103966                  				end
103967                  			end
103968                  	// synthesis translate_on
103969     1/1          	// synopsys translate_on
103970     1/1          	// synopsys translate_off
103971     <font color = "red">0/1     ==>  	// synthesis translate_off</font>
103972     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk )</font>
103973     <font color = "red">0/1     ==>  		if ( Sys_Clk == 1'b1 )</font>
103974     <font color = "red">0/1     ==>  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin</font>
103975     <font color = "red">0/1     ==>  				dontStop = 0;</font>
103976                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
103977                  				if (!dontStop) begin
103978                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
103979                  					$stop;
103980     1/1          				end
103981     <font color = "red">0/1     ==>  			end</font>
103982     <font color = "red">0/1     ==>  	// synthesis translate_on</font>
103983     <font color = "red">0/1     ==>  	// synopsys translate_on</font>
103984     1/1          	// synopsys translate_off
103985     <font color = "red">0/1     ==>  	// synthesis translate_off</font>
103986                  	always @( posedge Sys_Clk )
103987                  		if ( Sys_Clk == 1'b1 )
103988                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
103989                  				dontStop = 0;
103990                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
103991                  				if (!dontStop) begin
103992                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
103993                  					$stop;
103994                  				end
103995                  			end
103996                  	// synthesis translate_on
103997                  	// synopsys translate_on
103998                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
103999                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
104000                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
104001                  	// synopsys translate_off
104002                  	// synthesis translate_off
104003                  	always @( posedge Sys_Clk )
104004                  		if ( Sys_Clk == 1'b1 )
104005                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
104006                  				dontStop = 0;
104007                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104008                  				if (!dontStop) begin
104009                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
104010                  					$stop;
104011                  				end
104012                  			end
104013                  	// synthesis translate_on
104014                  	// synopsys translate_on
104015                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
104016                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
104017                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
104018                  	// synopsys translate_off
104019                  	// synthesis translate_off
104020                  	always @( posedge Sys_Clk )
104021                  		if ( Sys_Clk == 1'b1 )
104022                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
104023                  				dontStop = 0;
104024                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104025                  				if (!dontStop) begin
104026                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
104027                  					$stop;
104028                  				end
104029                  			end
104030                  	// synthesis translate_on
104031                  	// synopsys translate_on
104032                  	// synopsys translate_off
104033                  	// synthesis translate_off
104034                  	always @( posedge Sys_Clk )
104035                  		if ( Sys_Clk == 1'b1 )
104036                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104037                  				dontStop = 0;
104038                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104039                  				if (!dontStop) begin
104040                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
104041                  					$stop;
104042                  				end
104043                  			end
104044                  	// synthesis translate_on
104045                  	// synopsys translate_on
104046                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
104047                  	// synopsys translate_off
104048                  	// synthesis translate_off
104049                  	always @( posedge Sys_Clk )
104050                  		if ( Sys_Clk == 1'b1 )
104051                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
104052                  				dontStop = 0;
104053                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104054                  				if (!dontStop) begin
104055                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
104056                  					$stop;
104057                  				end
104058                  			end
104059                  	// synthesis translate_on
104060                  	// synopsys translate_on
104061                  	// synopsys translate_off
104062                  	// synthesis translate_off
104063                  	always @( posedge Sys_Clk )
104064                  		if ( Sys_Clk == 1'b1 )
104065                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104066                  				dontStop = 0;
104067                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104068                  				if (!dontStop) begin
104069                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
104070                  					$stop;
104071                  				end
104072                  			end
104073                  	// synthesis translate_on
104074                  	// synopsys translate_on
104075                  	// synopsys translate_off
104076                  	// synthesis translate_off
104077                  	always @( posedge Sys_Clk )
104078                  		if ( Sys_Clk == 1'b1 )
104079                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104080                  				dontStop = 0;
104081                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104082                  				if (!dontStop) begin
104083                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
104084                  					$stop;
104085                  				end
104086                  			end
104087                  	// synthesis translate_on
104088                  	// synopsys translate_on
104089                  	// synopsys translate_off
104090                  	// synthesis translate_off
104091                  	always @( posedge Sys_Clk )
104092                  		if ( Sys_Clk == 1'b1 )
104093                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104094                  				dontStop = 0;
104095                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104096                  				if (!dontStop) begin
104097                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
104098                  					$stop;
104099                  				end
104100                  			end
104101                  	// synthesis translate_on
104102                  	// synopsys translate_on
104103                  	// synopsys translate_off
104104                  	// synthesis translate_off
104105                  	always @( posedge Sys_Clk )
104106                  		if ( Sys_Clk == 1'b1 )
104107                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104108                  				dontStop = 0;
104109                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104110                  				if (!dontStop) begin
104111                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
104112                  					$stop;
104113                  				end
104114                  			end
104115                  	// synthesis translate_on
104116                  	// synopsys translate_on
104117                  	endmodule
104118                  
104119                  `timescale 1ps/1ps
104120                  module rsnoc_z_H_R_U_P_F_0ef2c452_A32041200 (
104121                  	Rx_0
104122                  ,	Rx_2
104123                  ,	Rx_3
104124                  ,	Rx_5
104125                  ,	RxRdy
104126                  ,	RxVld
104127                  ,	Sys_Clk
104128                  ,	Sys_Clk_ClkS
104129                  ,	Sys_Clk_En
104130                  ,	Sys_Clk_EnS
104131                  ,	Sys_Clk_RetRstN
104132                  ,	Sys_Clk_RstN
104133                  ,	Sys_Clk_Tm
104134                  ,	Sys_Pwr_Idle
104135                  ,	Sys_Pwr_WakeUp
104136                  ,	Tx_0
104137                  ,	Tx_2
104138                  ,	Tx_3
104139                  ,	Tx_5
104140                  ,	TxRdy
104141                  ,	TxVld
104142                  );
104143                  	input  [31:0] Rx_0            ;
104144                  	input  [3:0]  Rx_2            ;
104145                  	input         Rx_3            ;
104146                  	input  [1:0]  Rx_5            ;
104147                  	output        RxRdy           ;
104148                  	input         RxVld           ;
104149                  	input         Sys_Clk         ;
104150                  	input         Sys_Clk_ClkS    ;
104151                  	input         Sys_Clk_En      ;
104152                  	input         Sys_Clk_EnS     ;
104153                  	input         Sys_Clk_RetRstN ;
104154                  	input         Sys_Clk_RstN    ;
104155                  	input         Sys_Clk_Tm      ;
104156                  	output        Sys_Pwr_Idle    ;
104157                  	output        Sys_Pwr_WakeUp  ;
104158                  	output [31:0] Tx_0            ;
104159                  	output [3:0]  Tx_2            ;
104160                  	output        Tx_3            ;
104161                  	output [1:0]  Tx_5            ;
104162                  	input         TxRdy           ;
104163                  	output        TxVld           ;
104164                  	reg  [3:0]  u_79a6   ;
104165     1/1          	reg  [31:0] u_7c15   ;
104166     <font color = "red">0/1     ==>  	reg         u_9e8e   ;</font>
104167     <font color = "red">0/1     ==>  	reg  [1:0]  u_d68f   ;</font>
104168     <font color = "red">0/1     ==>  	wire        CeVld    ;</font>
104169     <font color = "red">0/1     ==>  	wire [31:0] RxInt_0  ;</font>
104170     1/1          	wire [3:0]  RxInt_2  ;
104171     1/1          	wire        RxInt_3  ;
104172                  	wire [1:0]  RxInt_5  ;
104173                  	reg         TxVld    ;
104174                  	reg         dontStop ;
104175     1/1          	assign RxRdy = ( ~ TxVld | TxRdy );
104176     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104177     1/1          		if ( ! Sys_Clk_RstN )
104178                  			TxVld &lt;= #1.0 ( 1'b0 );
104179                  		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
104180     1/1          	assign Sys_Pwr_Idle = ~ TxVld;
104181     1/1          	assign Sys_Pwr_WakeUp = 1'b0;
104182     1/1          	assign RxInt_0 = Rx_0;
104183                  	assign CeVld = RxVld;
104184                  	assign Tx_0 = u_7c15;
104185                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104186                  		if ( ! Sys_Clk_RstN )
104187                  			u_7c15 &lt;= #1.0 ( 32'b0 );
104188                  		else if ( CeVld &amp; RxRdy )
104189                  			u_7c15 &lt;= #1.0 ( RxInt_0 );
104190                  	assign RxInt_2 = Rx_2;
104191                  	assign Tx_2 = u_79a6;
104192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104193                  		if ( ! Sys_Clk_RstN )
104194                  			u_79a6 &lt;= #1.0 ( 4'b0 );
104195                  		else if ( CeVld &amp; RxRdy )
104196                  			u_79a6 &lt;= #1.0 ( RxInt_2 );
104197                  	assign RxInt_3 = Rx_3;
104198                  	assign Tx_3 = u_9e8e;
104199                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104200                  		if ( ! Sys_Clk_RstN )
104201                  			u_9e8e &lt;= #1.0 ( 1'b0 );
104202                  		else if ( CeVld &amp; RxRdy )
104203                  			u_9e8e &lt;= #1.0 ( RxInt_3 );
104204                  	assign RxInt_5 = Rx_5;
104205                  	assign Tx_5 = u_d68f;
104206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104207                  		if ( ! Sys_Clk_RstN )
104208                  			u_d68f &lt;= #1.0 ( 2'b0 );
104209                  		else if ( CeVld &amp; RxRdy )
104210                  			u_d68f &lt;= #1.0 ( RxInt_5 );
104211                  	// synopsys translate_off
104212                  	// synthesis translate_off
104213                  	always @( posedge Sys_Clk )
104214                  		if ( Sys_Clk == 1'b1 )
104215                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104216                  				dontStop = 0;
104217                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
104218                  				if (!dontStop) begin
104219                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
104220                  					$stop;
104221                  				end
104222                  			end
104223                  	// synthesis translate_on
104224                  	// synopsys translate_on
104225                  	endmodule
104226                  
104227                  `timescale 1ps/1ps
104228                  module rsnoc_z_H_R_N_A_S2_R_U_01cf8df4 (
104229                  	Axi_b_id
104230                  ,	Axi_b_ready
104231                  ,	Axi_b_resp
104232                  ,	Axi_b_valid
104233                  ,	Axi_r_data
104234                  ,	Axi_r_id
104235                  ,	Axi_r_last
104236                  ,	Axi_r_ready
104237                  ,	Axi_r_resp
104238                  ,	Axi_r_valid
104239                  ,	Gen_Rsp_Data
104240                  ,	Gen_Rsp_Last
104241                  ,	Gen_Rsp_Opc
104242                  ,	Gen_Rsp_Rdy
104243                  ,	Gen_Rsp_SeqId
104244                  ,	Gen_Rsp_SeqUnOrdered
104245                  ,	Gen_Rsp_Status
104246                  ,	Gen_Rsp_Vld
104247                  ,	PwrOn
104248                  ,	Sys_Clk
104249                  ,	Sys_Clk_ClkS
104250                  ,	Sys_Clk_En
104251                  ,	Sys_Clk_EnS
104252                  ,	Sys_Clk_RetRstN
104253                  ,	Sys_Clk_RstN
104254                  ,	Sys_Clk_Tm
104255                  ,	Sys_Pwr_Idle
104256                  ,	Sys_Pwr_WakeUp
104257                  );
104258                  	output [3:0]  Axi_b_id             ;
104259                  	input         Axi_b_ready          ;
104260                  	output [1:0]  Axi_b_resp           ;
104261                  	output        Axi_b_valid          ;
104262                  	output [31:0] Axi_r_data           ;
104263                  	output [3:0]  Axi_r_id             ;
104264                  	output        Axi_r_last           ;
104265                  	input         Axi_r_ready          ;
104266                  	output [1:0]  Axi_r_resp           ;
104267                  	output        Axi_r_valid          ;
104268                  	input  [31:0] Gen_Rsp_Data         ;
104269                  	input         Gen_Rsp_Last         ;
104270                  	input  [2:0]  Gen_Rsp_Opc          ;
104271                  	output        Gen_Rsp_Rdy          ;
104272                  	input  [3:0]  Gen_Rsp_SeqId        ;
104273                  	input         Gen_Rsp_SeqUnOrdered ;
104274                  	input  [1:0]  Gen_Rsp_Status       ;
104275                  	input         Gen_Rsp_Vld          ;
104276                  	input         PwrOn                ;
104277                  	input         Sys_Clk              ;
104278                  	input         Sys_Clk_ClkS         ;
104279                  	input         Sys_Clk_En           ;
104280                  	input         Sys_Clk_EnS          ;
104281                  	input         Sys_Clk_RetRstN      ;
104282                  	input         Sys_Clk_RstN         ;
104283                  	input         Sys_Clk_Tm           ;
104284                  	output        Sys_Pwr_Idle         ;
104285                  	output        Sys_Pwr_WakeUp       ;
104286                  	wire        u_101              ;
104287     <font color = "grey">unreachable  </font>	wire        u_143              ;
104288     <font color = "grey">unreachable  </font>	wire [31:0] u_55e1_0           ;
104289     <font color = "grey">unreachable  </font>	wire [3:0]  u_55e1_2           ;
104290     <font color = "grey">unreachable  </font>	wire        u_55e1_3           ;
                   <font color = "red">==>  MISSING_ELSE</font>
104291     <font color = "grey">unreachable  </font>	wire [1:0]  u_55e1_5           ;
104292     <font color = "grey">unreachable  </font>	wire [31:0] u_5f1f_0           ;
104293     <font color = "grey">unreachable  </font>	wire [3:0]  u_5f1f_2           ;
104294                  	wire        u_5f1f_3           ;
                   <font color = "red">==>  MISSING_ELSE</font>
104295                  	wire [1:0]  u_5f1f_5           ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod650.html" >rsnoc_z_H_R_G_T2_U_U_5d394d05</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>14</td><td>1</td><td>7.14</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>14</td><td>1</td><td>7.14</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103560
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103565
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103579
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103584
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103602
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103608
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103933
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod650.html" >rsnoc_z_H_R_G_T2_U_U_5d394d05</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">437</td>
<td class="rt">2</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">7196</td>
<td class="rt">14</td>
<td class="rt">0.19  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3598</td>
<td class="rt">11</td>
<td class="rt">0.31  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3598</td>
<td class="rt">3</td>
<td class="rt">0.08  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">3.92  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">996</td>
<td class="rt">9</td>
<td class="rt">0.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">498</td>
<td class="rt">6</td>
<td class="rt">1.20  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">498</td>
<td class="rt">3</td>
<td class="rt">0.60  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">386</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">6200</td>
<td class="rt">5</td>
<td class="rt">0.08  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3100</td>
<td class="rt">5</td>
<td class="rt">0.16  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_16a2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1959[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1a2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1d5e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f53</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_236[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_251f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_355c[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3607[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3741</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3c2f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_47d0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ea3[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ebf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5421[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5622[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_58d9[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ebf[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_657a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7267[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_73cb[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7435[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ba1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8444[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8a44[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8d92[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8e66[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8f87[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_902e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_abd8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b4c4_635[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b60b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cca3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d671</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e4cb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e560[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e9f0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3f5[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ChainVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_CxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0CxtId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_CxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_CxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_58d9_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_7435_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_902e_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cca3_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_e560_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod650.html" >rsnoc_z_H_R_G_T2_U_U_5d394d05</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">136</td>
<td class="rt">68</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">103933</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">103557</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">103562</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">103568</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">103576</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">103581</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">103599</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">103605</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103610</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103615</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">103621</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103634</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103651</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103656</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103661</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103666</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">103672</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103680</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103685</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103702</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103707</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103712</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103717</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">103723</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103731</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103736</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103753</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103758</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">103763</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">103773</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">103801</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">103893</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">103969</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">103980</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">104165</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104180</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103933     	assign Gen_Req_User =
           	                     
103934     		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
           		                                                                                                             
103935     	assign Snoop = 1'b0;
           	                    
103936     	assign Sys_Pwr_Idle = ArPipePwr_Idle & AwPipePwr_Idle & WPipePwr_Idle;
           	                                                                      
103937     	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
           	                                                                 
103938     	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
           	                                                                                              
103939     	assign u_2891 = AxiA_Size [1:0];
           	                                
103940     	assign u_f62f = AxiA_Size [1:0];
           	                                
103941     	assign u_5389 = AxiA_Size [1:0];
           	                                
103942     	assign u_9d1d = { 2'b0 , { AxiA_Len } };
           	                                        
103943     	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
           	                                               
103944     	assign u_42b4 = { AxiA_Len , 2'b11 };
           	                                     
103945     	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
           	                                                                                                 
103946     	assign IllCrossBound = AxiA_Valid & ~ ( AxiA_Len == 4'b0 ) & AxiABurstIs_Incr & EndAddr [12];
           	                                                                                             
103947     		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
           		                                                                                   
103948     		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
           		                                                                 
103949     			case ( uFullLen1_caseSel )
           			                          
103950     				3'b001  : FullLen1 = u_9d1d ;
           				                             
103951     				3'b010  : FullLen1 = u_b4dd ;
           				                             
103952     				3'b100  : FullLen1 = u_42b4 ;
           				                             
103953     				default : FullLen1 = 6'b0 ;
           				                           
103954     			endcase
           			       
103955     		end
           		   
103956     	// synopsys translate_off
           	                         
103957     	// synthesis translate_off
           	                          
103958     	always @( posedge Sys_Clk )
           	                           
103959     		if ( Sys_Clk == 1'b1 )
           		                      
103960     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllCrossBound ) !== 1'b0 ) begin
           			                                                                     
103961     				dontStop = 0;
           				             
103962     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
103963     				if (!dontStop) begin
           				                    
103964     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Illegal acces crossing the 4096B address crossboundary" );
           					                                                                                                                                           
103965     					$stop;
           					      
103966     				end
           				   
103967     			end
           			   
103968     	// synthesis translate_on
           	                         
103969     	// synopsys translate_on
           	                        
103970     	// synopsys translate_off
           	                         
103971     	// synthesis translate_off
           	                          
103972     	always @( posedge Sys_Clk )
           	                           
103973     		if ( Sys_Clk == 1'b1 )
           		                      
103974     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
103975     				dontStop = 0;
           				             
103976     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
103977     				if (!dontStop) begin
           				                    
103978     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Illegal AR Addr, MSB bit should be 0, 1 detected" );
           					                                                                                                                                     
103979     					$stop;
           					      
103980     				end
           				   
103981     			end
           			   
103982     	// synthesis translate_on
           	                         
103983     	// synopsys translate_on
           	                        
103984     	// synopsys translate_off
           	                         
103985     	// synthesis translate_off
           	                          
103986     	always @( posedge Sys_Clk )
           	                           
103987     		if ( Sys_Clk == 1'b1 )
           		                      
103988     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
103989     				dontStop = 0;
           				             
103990     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
103991     				if (!dontStop) begin
           				                    
103992     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Illegal AW Addr, MSB bit should be 0, 1 detected" );
           					                                                                                                                                     
103993     					$stop;
           					      
103994     				end
           				   
103995     			end
           			   
103996     	// synthesis translate_on
           	                         
103997     	// synopsys translate_on
           	                        
103998     	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
           	                                                     
103999     	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
           	                                                 
104000     	assign IllFixedExcl = AxiA_Valid & AssertAxiABurstIs_Fixed & AssertAxiALockIs_Excl;
           	                                                                                   
104001     	// synopsys translate_off
           	                         
104002     	// synthesis translate_off
           	                          
104003     	always @( posedge Sys_Clk )
           	                           
104004     		if ( Sys_Clk == 1'b1 )
           		                      
104005     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllFixedExcl ) !== 1'b0 ) begin
           			                                                                    
104006     				dontStop = 0;
           				             
104007     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104008     				if (!dontStop) begin
           				                    
104009     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Axi FIXED Exclusive access are not supported" );
           					                                                                                                                                 
104010     					$stop;
           					      
104011     				end
           				   
104012     			end
           			   
104013     	// synthesis translate_on
           	                         
104014     	// synopsys translate_on
           	                        
104015     	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
           	                                                    
104016     	assign BurstUnaligned = ( | ( AxiA_Addr & { { 26'b0 , AxiA_Len } , 2'b11 } ) );
           	                                                                               
104017     	assign IllWrapExcl = AxiA_Valid & AssertAxiABurstIs_Wrap & ( AssertAxiALockIs_Excl ) & BurstUnaligned;
           	                                                                                                      
104018     	// synopsys translate_off
           	                         
104019     	// synthesis translate_off
           	                          
104020     	always @( posedge Sys_Clk )
           	                           
104021     		if ( Sys_Clk == 1'b1 )
           		                      
104022     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllWrapExcl ) !== 1'b0 ) begin
           			                                                                   
104023     				dontStop = 0;
           				             
104024     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104025     				if (!dontStop) begin
           				                    
104026     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Axi WRAP unaligned Exclusive access are not supported" );
           					                                                                                                                                          
104027     					$stop;
           					      
104028     				end
           				   
104029     			end
           			   
104030     	// synthesis translate_on
           	                         
104031     	// synopsys translate_on
           	                        
104032     	// synopsys translate_off
           	                         
104033     	// synthesis translate_off
           	                          
104034     	always @( posedge Sys_Clk )
           	                           
104035     		if ( Sys_Clk == 1'b1 )
           		                      
104036     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
104037     				dontStop = 0;
           				             
104038     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104039     				if (!dontStop) begin
           				                    
104040     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)" );
           					                                                                                                                                                                          
104041     					$stop;
           					      
104042     				end
           				   
104043     			end
           			   
104044     	// synthesis translate_on
           	                         
104045     	// synopsys translate_on
           	                        
104046     	assign IllSize = AxiA_Valid & ~ ( AxiA_Size >= 3'b010 ) & ( | AxiA_Len ) & ~ FixedOnGoing;
           	                                                                                          
104047     	// synopsys translate_off
           	                         
104048     	// synthesis translate_off
           	                          
104049     	always @( posedge Sys_Clk )
           	                           
104050     		if ( Sys_Clk == 1'b1 )
           		                      
104051     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllSize ) !== 1'b0 ) begin
           			                                                               
104052     				dontStop = 0;
           				             
104053     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104054     				if (!dontStop) begin
           				                    
104055     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)" );
           					                                                                                                                                                                      
104056     					$stop;
           					      
104057     				end
           				   
104058     			end
           			   
104059     	// synthesis translate_on
           	                         
104060     	// synopsys translate_on
           	                        
104061     	// synopsys translate_off
           	                         
104062     	// synthesis translate_off
           	                          
104063     	always @( posedge Sys_Clk )
           	                           
104064     		if ( Sys_Clk == 1'b1 )
           		                      
104065     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
104066     				dontStop = 0;
           				             
104067     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104068     				if (!dontStop) begin
           				                    
104069     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Axi Locked access are not supported with this Generic Socket" );
           					                                                                                                                                                 
104070     					$stop;
           					      
104071     				end
           				   
104072     			end
           			   
104073     	// synthesis translate_on
           	                         
104074     	// synopsys translate_on
           	                        
104075     	// synopsys translate_off
           	                         
104076     	// synthesis translate_off
           	                          
104077     	always @( posedge Sys_Clk )
           	                           
104078     		if ( Sys_Clk == 1'b1 )
           		                      
104079     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
104080     				dontStop = 0;
           				             
104081     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104082     				if (!dontStop) begin
           				                    
104083     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Axi Exclusive access are not supported with this Generic Socket" );
           					                                                                                                                                                    
104084     					$stop;
           					      
104085     				end
           				   
104086     			end
           			   
104087     	// synthesis translate_on
           	                         
104088     	// synopsys translate_on
           	                        
104089     	// synopsys translate_off
           	                         
104090     	// synthesis translate_off
           	                          
104091     	always @( posedge Sys_Clk )
           	                           
104092     		if ( Sys_Clk == 1'b1 )
           		                      
104093     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
104094     				dontStop = 0;
           				             
104095     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104096     				if (!dontStop) begin
           				                    
104097     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Axi FIXED bursts are not supported if axi.useFixed is False" );
           					                                                                                                                                                
104098     					$stop;
           					      
104099     				end
           				   
104100     			end
           			   
104101     	// synthesis translate_on
           	                         
104102     	// synopsys translate_on
           	                        
104103     	// synopsys translate_off
           	                         
104104     	// synthesis translate_off
           	                          
104105     	always @( posedge Sys_Clk )
           	                           
104106     		if ( Sys_Clk == 1'b1 )
           		                      
104107     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
104108     				dontStop = 0;
           				             
104109     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104110     				if (!dontStop) begin
           				                    
104111     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Axi WRAP bursts are not supported with this Generic Socket" );
           					                                                                                                                                               
104112     					$stop;
           					      
104113     				end
           				   
104114     			end
           			   
104115     	// synthesis translate_on
           	                         
104116     	// synopsys translate_on
           	                        
104117     	endmodule
           	         
104118     
           
104119     `timescale 1ps/1ps
                             
104120     module rsnoc_z_H_R_U_P_F_0ef2c452_A32041200 (
                                                        
104121     	Rx_0
           	    
104122     ,	Rx_2
            	    
104123     ,	Rx_3
            	    
104124     ,	Rx_5
            	    
104125     ,	RxRdy
            	     
104126     ,	RxVld
            	     
104127     ,	Sys_Clk
            	       
104128     ,	Sys_Clk_ClkS
            	            
104129     ,	Sys_Clk_En
            	          
104130     ,	Sys_Clk_EnS
            	           
104131     ,	Sys_Clk_RetRstN
            	               
104132     ,	Sys_Clk_RstN
            	            
104133     ,	Sys_Clk_Tm
            	          
104134     ,	Sys_Pwr_Idle
            	            
104135     ,	Sys_Pwr_WakeUp
            	              
104136     ,	Tx_0
            	    
104137     ,	Tx_2
            	    
104138     ,	Tx_3
            	    
104139     ,	Tx_5
            	    
104140     ,	TxRdy
            	     
104141     ,	TxVld
            	     
104142     );
             
104143     	input  [31:0] Rx_0            ;
           	                               
104144     	input  [3:0]  Rx_2            ;
           	                               
104145     	input         Rx_3            ;
           	                               
104146     	input  [1:0]  Rx_5            ;
           	                               
104147     	output        RxRdy           ;
           	                               
104148     	input         RxVld           ;
           	                               
104149     	input         Sys_Clk         ;
           	                               
104150     	input         Sys_Clk_ClkS    ;
           	                               
104151     	input         Sys_Clk_En      ;
           	                               
104152     	input         Sys_Clk_EnS     ;
           	                               
104153     	input         Sys_Clk_RetRstN ;
           	                               
104154     	input         Sys_Clk_RstN    ;
           	                               
104155     	input         Sys_Clk_Tm      ;
           	                               
104156     	output        Sys_Pwr_Idle    ;
           	                               
104157     	output        Sys_Pwr_WakeUp  ;
           	                               
104158     	output [31:0] Tx_0            ;
           	                               
104159     	output [3:0]  Tx_2            ;
           	                               
104160     	output        Tx_3            ;
           	                               
104161     	output [1:0]  Tx_5            ;
           	                               
104162     	input         TxRdy           ;
           	                               
104163     	output        TxVld           ;
           	                               
104164     	reg  [3:0]  u_79a6   ;
           	                      
104165     	reg  [31:0] u_7c15   ;
           	                      
104166     	reg         u_9e8e   ;
           	                      
104167     	reg  [1:0]  u_d68f   ;
           	                      
104168     	wire        CeVld    ;
           	                      
104169     	wire [31:0] RxInt_0  ;
           	                      
104170     	wire [3:0]  RxInt_2  ;
           	                      
104171     	wire        RxInt_3  ;
           	                      
104172     	wire [1:0]  RxInt_5  ;
           	                      
104173     	reg         TxVld    ;
           	                      
104174     	reg         dontStop ;
           	                      
104175     	assign RxRdy = ( ~ TxVld | TxRdy );
           	                                   
104176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
104177     		if ( ! Sys_Clk_RstN )
           		                     
104178     			TxVld <= #1.0 ( 1'b0 );
           			                       
104179     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           		    	                                              
104180     	assign Sys_Pwr_Idle = ~ TxVld;
           	                              
104181     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
104182     	assign RxInt_0 = Rx_0;
           	                      
104183     	assign CeVld = RxVld;
           	                     
104184     	assign Tx_0 = u_7c15;
           	                     
104185     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
104186     		if ( ! Sys_Clk_RstN )
           		                     
104187     			u_7c15 <= #1.0 ( 32'b0 );
           			                         
104188     		else if ( CeVld & RxRdy )
           		                         
104189     			u_7c15 <= #1.0 ( RxInt_0 );
           			                           
104190     	assign RxInt_2 = Rx_2;
           	                      
104191     	assign Tx_2 = u_79a6;
           	                     
104192     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
104193     		if ( ! Sys_Clk_RstN )
           		                     
104194     			u_79a6 <= #1.0 ( 4'b0 );
           			                        
104195     		else if ( CeVld & RxRdy )
           		                         
104196     			u_79a6 <= #1.0 ( RxInt_2 );
           			                           
104197     	assign RxInt_3 = Rx_3;
           	                      
104198     	assign Tx_3 = u_9e8e;
           	                     
104199     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
104200     		if ( ! Sys_Clk_RstN )
           		                     
104201     			u_9e8e <= #1.0 ( 1'b0 );
           			                        
104202     		else if ( CeVld & RxRdy )
           		                         
104203     			u_9e8e <= #1.0 ( RxInt_3 );
           			                           
104204     	assign RxInt_5 = Rx_5;
           	                      
104205     	assign Tx_5 = u_d68f;
           	                     
104206     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
104207     		if ( ! Sys_Clk_RstN )
           		                     
104208     			u_d68f <= #1.0 ( 2'b0 );
           			                        
104209     		else if ( CeVld & RxRdy )
           		                         
104210     			u_d68f <= #1.0 ( RxInt_5 );
           			                           
104211     	// synopsys translate_off
           	                         
104212     	// synthesis translate_off
           	                          
104213     	always @( posedge Sys_Clk )
           	                           
104214     		if ( Sys_Clk == 1'b1 )
           		                      
104215     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
104216     				dontStop = 0;
           				             
104217     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
104218     				if (!dontStop) begin
           				                    
104219     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
104220     					$stop;
           					      
104221     				end
           				   
104222     			end
           			   
104223     	// synthesis translate_on
           	                         
104224     	// synopsys translate_on
           	                        
104225     	endmodule
           	         
104226     
           
104227     `timescale 1ps/1ps
                             
104228     module rsnoc_z_H_R_N_A_S2_R_U_01cf8df4 (
                                                   
104229     	Axi_b_id
           	        
104230     ,	Axi_b_ready
            	           
104231     ,	Axi_b_resp
            	          
104232     ,	Axi_b_valid
            	           
104233     ,	Axi_r_data
            	          
104234     ,	Axi_r_id
            	        
104235     ,	Axi_r_last
            	          
104236     ,	Axi_r_ready
            	           
104237     ,	Axi_r_resp
            	          
104238     ,	Axi_r_valid
            	           
104239     ,	Gen_Rsp_Data
            	            
104240     ,	Gen_Rsp_Last
            	            
104241     ,	Gen_Rsp_Opc
            	           
104242     ,	Gen_Rsp_Rdy
            	           
104243     ,	Gen_Rsp_SeqId
            	             
104244     ,	Gen_Rsp_SeqUnOrdered
            	                    
104245     ,	Gen_Rsp_Status
            	              
104246     ,	Gen_Rsp_Vld
            	           
104247     ,	PwrOn
            	     
104248     ,	Sys_Clk
            	       
104249     ,	Sys_Clk_ClkS
            	            
104250     ,	Sys_Clk_En
            	          
104251     ,	Sys_Clk_EnS
            	           
104252     ,	Sys_Clk_RetRstN
            	               
104253     ,	Sys_Clk_RstN
            	            
104254     ,	Sys_Clk_Tm
            	          
104255     ,	Sys_Pwr_Idle
            	            
104256     ,	Sys_Pwr_WakeUp
            	              
104257     );
             
104258     	output [3:0]  Axi_b_id             ;
           	                                    
104259     	input         Axi_b_ready          ;
           	                                    
104260     	output [1:0]  Axi_b_resp           ;
           	                                    
104261     	output        Axi_b_valid          ;
           	                                    
104262     	output [31:0] Axi_r_data           ;
           	                                    
104263     	output [3:0]  Axi_r_id             ;
           	                                    
104264     	output        Axi_r_last           ;
           	                                    
104265     	input         Axi_r_ready          ;
           	                                    
104266     	output [1:0]  Axi_r_resp           ;
           	                                    
104267     	output        Axi_r_valid          ;
           	                                    
104268     	input  [31:0] Gen_Rsp_Data         ;
           	                                    
104269     	input         Gen_Rsp_Last         ;
           	                                    
104270     	input  [2:0]  Gen_Rsp_Opc          ;
           	                                    
104271     	output        Gen_Rsp_Rdy          ;
           	                                    
104272     	input  [3:0]  Gen_Rsp_SeqId        ;
           	                                    
104273     	input         Gen_Rsp_SeqUnOrdered ;
           	                                    
104274     	input  [1:0]  Gen_Rsp_Status       ;
           	                                    
104275     	input         Gen_Rsp_Vld          ;
           	                                    
104276     	input         PwrOn                ;
           	                                    
104277     	input         Sys_Clk              ;
           	                                    
104278     	input         Sys_Clk_ClkS         ;
           	                                    
104279     	input         Sys_Clk_En           ;
           	                                    
104280     	input         Sys_Clk_EnS          ;
           	                                    
104281     	input         Sys_Clk_RetRstN      ;
           	                                    
104282     	input         Sys_Clk_RstN         ;
           	                                    
104283     	input         Sys_Clk_Tm           ;
           	                                    
104284     	output        Sys_Pwr_Idle         ;
           	                                    
104285     	output        Sys_Pwr_WakeUp       ;
           	                                    
104286     	wire        u_101              ;
           	                                
104287     	wire        u_143              ;
           	                                
104288     	wire [31:0] u_55e1_0           ;
           	                                
104289     	wire [3:0]  u_55e1_2           ;
           	                                
104290     	wire        u_55e1_3           ;
           	                                
104291     	wire [1:0]  u_55e1_5           ;
           	                                
104292     	wire [31:0] u_5f1f_0           ;
           	                                
104293     	wire [3:0]  u_5f1f_2           ;
           	                                
104294     	wire        u_5f1f_3           ;
           	                                
104295     	wire [1:0]  u_5f1f_5           ;
           	                                
104296     	wire [3:0]  u_6fba_0           ;
           	                                
104297     	wire [1:0]  u_6fba_2           ;
           	                                
104298     	wire [3:0]  u_850f_0           ;
           	                                
104299     	wire [1:0]  u_850f_2           ;
           	                                
104300     	wire [3:0]  u_9440_0           ;
           	                                
104301     	wire [1:0]  u_9440_2           ;
           	                                
104302     	wire [1:0]  u_b16a             ;
           	                                
104303     	wire [3:0]  u_dff1_0           ;
           	                                
104304     	wire [1:0]  u_dff1_2           ;
           	                                
104305     	wire [1:0]  u_e54              ;
           	                                
104306     	wire [3:0]  AxiB_Id            ;
           	                                
104307     	wire        AxiB_Ready         ;
           	                                
104308     	wire [1:0]  AxiB_Resp          ;
           	                                
104309     	wire        AxiB_Valid         ;
           	                                
104310     	wire [3:0]  AxiBfifo_Id        ;
           	                                
104311     	wire        AxiBfifo_Ready     ;
           	                                
104312     	wire [1:0]  AxiBfifo_Resp      ;
           	                                
104313     	wire        AxiBfifo_Valid     ;
           	                                
104314     	wire [31:0] AxiR_Data          ;
           	                                
104315     	wire [3:0]  AxiR_Id            ;
           	                                
104316     	wire        AxiR_Last          ;
           	                                
104317     	wire        AxiR_Ready         ;
           	                                
104318     	reg  [1:0]  AxiR_Resp          ;
           	                                
104319     	wire        AxiR_Valid         ;
           	                                
104320     	wire [3:0]  B1Id               ;
           	                                
104321     	wire        B1Rdy              ;
           	                                
104322     	reg  [1:0]  B1Resp             ;
           	                                
104323     	wire        B1Vld              ;
           	                                
104324     	wire        BFifoPwr_Idle      ;
           	                                
104325     	wire        BFifoPwr_WakeUp    ;
           	                                
104326     	wire        BPipePwr_Idle      ;
           	                                
104327     	wire        BPipePwr_WakeUp    ;
           	                                
104328     	wire [3:0]  FullId             ;
           	                                
104329     	wire [3:0]  IdSub_0            ;
           	                                
104330     	wire        R1Rdy              ;
           	                                
104331     	wire        R1Vld              ;
           	                                
104332     	wire        RPipePwr_Idle      ;
           	                                
104333     	wire        RPipePwr_WakeUp    ;
           	                                
104334     	wire        Rd                 ;
           	                                
104335     	wire        RspOpcIs_Rdl       ;
           	                                
104336     	wire        RspOpcIs_Wrc       ;
           	                                
104337     	wire        RspPwr_WakeUp      ;
           	                                
104338     	wire        RspStatusIs_Err    ;
           	                                
104339     	wire        RspStatusIs_Fail   ;
           	                                
104340     	wire        RspStatusIs_Ok     ;
           	                                
104341     	wire        Wr                 ;
           	                                
104342     	wire [2:0]  uAxiR_Resp_caseSel ;
           	                                
104343     	assign IdSub_0 = Gen_Rsp_SeqId;
           	                               
104344     	assign FullId = { IdSub_0 };
           	                            
104345     	assign B1Id = FullId;
           	                     
104346     	assign AxiB_Id = B1Id;
           	                      
104347     	assign u_6fba_0 = AxiB_Id;
           	                          
104348     	assign RspStatusIs_Err = Gen_Rsp_Status == 2'b01;
           	                                                 
104349     	assign RspStatusIs_Ok = Gen_Rsp_Status == 2'b00;
           	                                                
104350     	assign RspOpcIs_Wrc = Gen_Rsp_Opc == 3'b101;
           	                                            
104351     	assign u_b16a = RspOpcIs_Wrc ? 2'b01 : 2'b00;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103557     	wire [31:0] Data                    ;
           	<font color = "green">-1-</font>                                     
103558     	wire [12:0] EndAddr                 ;
           <font color = "green">	==></font>
103559     	wire        FixedOnGoing            ;
           	<font color = "red">-2-</font>                                     
103560     	reg  [5:0]  FullLen1                ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103562     	wire        IllCrossBound           ;
           	<font color = "green">-1-</font>                                     
103563     	wire        IllFixedExcl            ;
           <font color = "green">	==></font>
103564     	wire        IllSize                 ;
           	<font color = "red">-2-</font>                                     
103565     	wire        IllWrapExcl             ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103568     	reg  [31:0] PreData                 ;
           	<font color = "red">-1-</font>                                     
103569     	wire [31:0] PreDataWd               ;
           <font color = "red">	==></font>
103570     	reg  [1:0]  PreLen1                 ;
           <font color = "red">	==></font>
103571     	wire [31:0] PreMask                 ;
           <font color = "green">	==></font>
103572     	wire        PreStrm                 ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103576     	wire        ReqPwr_WakeUp           ;
           	<font color = "green">-1-</font>                                     
103577     	wire        ReqXfer                 ;
           <font color = "green">	==></font>
103578     	wire [3:0]  SeqIdComp               ;
           	<font color = "red">-2-</font>                                     
103579     	wire [2:0]  SizeLcl                 ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103581     	wire [31:0] StrmMask                ;
           	<font color = "green">-1-</font>                                     
103582     	wire        W1Last                  ;
           <font color = "green">	==></font>
103583     	wire        W1Rdy                   ;
           	<font color = "red">-2-</font>                                     
103584     	wire        W1Vld                   ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103599     	assign AxiAw_Cache = u_6320_2;
           	<font color = "green">-1-</font>                              
103600     	assign Rd = ArbGnt [0];
           <font color = "green">	==></font>
103601     	assign u_f7ee_0 = Axi_w_data;
           	<font color = "red">-2-</font>                             
103602     	assign u_f7ee_2 = Axi_w_last;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103605     	assign AxiAP_Valid = AxiAA_Valid;
           	<font color = "green">-1-</font>                                 
103606     	assign AxiA_Valid = AxiAP_Valid;
           <font color = "green">	==></font>
103607     	assign AxiAXfer = AxiA_Valid & AxiA_Ready;
           	<font color = "red">-2-</font>                                          
103608     	assign u_6f77_0 = Axi_ar_addr;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103610     	assign u_6f77_10 = Axi_ar_size;
           	<font color = "green">-1-</font>                               
103611     	assign u_6f77_2 = Axi_ar_cache;
           <font color = "green">	==></font>
103612     	assign u_6f77_3 = Axi_ar_id;
           	<font color = "red">-2-</font>                            
103613     	assign u_6f77_4 = Axi_ar_len;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103615     	assign u_6f77_6 = Axi_ar_prot;
           	<font color = "green">-1-</font>                              
103616     	assign Ar1Rdy = Rd & AxiA_Ready;
           <font color = "green">	==></font>
103617     	assign AxiAr_Ready = Ar1Rdy;
           	<font color = "red">-2-</font>                            
103618     	rsnoc_z_H_R_U_P_B_e8f2845f_A32244413003000 Ap(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103621     	,	.Rx_10( u_6f77_10 )
           	<font color = "red">-1-</font> 	                   
103622     	,	.Rx_2( u_6f77_2 )
           <font color = "red">	==></font>
103623     	,	.Rx_3( u_6f77_3 )
           <font color = "red">	==></font>
103624     	,	.Rx_4( u_6f77_4 )
           <font color = "green">	==></font>
103625     	,	.Rx_5( u_6f77_5 )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103629     	,	.Sys_Clk( Sys_Clk )
           	<font color = "green">-1-</font> 	                   
103630     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
103631     	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                         
103632     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103634     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                             
103635     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
103636     	,	.Sys_Pwr_Idle( ArPipePwr_Idle )
           	<font color = "red">-2-</font> 	                               
103637     	,	.Sys_Pwr_WakeUp( ArPipePwr_WakeUp )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103651     	assign u_bb1e_1 = Axi_aw_burst;
           	<font color = "green">-1-</font>                               
103652     	assign u_bb1e_10 = Axi_aw_size;
           <font color = "green">	==></font>
103653     	assign u_bb1e_2 = Axi_aw_cache;
           	<font color = "red">-2-</font>                               
103654     	assign u_bb1e_3 = Axi_aw_id;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103656     	assign u_bb1e_5 = Axi_aw_lock;
           	<font color = "green">-1-</font>                              
103657     	assign u_bb1e_6 = Axi_aw_prot;
           <font color = "green">	==></font>
103658     	assign Aw1Rdy = Wr & AxiA_Ready;
           	<font color = "red">-2-</font>                                
103659     	assign AxiAw_Ready = Aw1Rdy;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103661     		.Rx_0( u_bb1e_0 )
           		<font color = "green">-1-</font>                 
103662     	,	.Rx_1( u_bb1e_1 )
           <font color = "green">	==></font>
103663     	,	.Rx_10( u_bb1e_10 )
           	<font color = "red">-2-</font> 	                   
103664     	,	.Rx_2( u_bb1e_2 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103666     	,	.Rx_4( u_bb1e_4 )
           	<font color = "green">-1-</font> 	                 
103667     	,	.Rx_5( u_bb1e_5 )
           <font color = "green">	==></font>
103668     	,	.Rx_6( u_bb1e_6 )
           	<font color = "red">-2-</font> 	                 
103669     	,	.RxRdy( u_186 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103672     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "red">-1-</font> 	                             
103673     	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
103674     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
103675     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "green">	==></font>
103676     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103680     	,	.Tx_0( u_6320_0 )
           	<font color = "green">-1-</font> 	                 
103681     	,	.Tx_1( u_6320_1 )
           <font color = "green">	==></font>
103682     	,	.Tx_10( u_6320_10 )
           	<font color = "red">-2-</font> 	                   
103683     	,	.Tx_2( u_6320_2 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103685     	,	.Tx_4( u_6320_4 )
           	<font color = "green">-1-</font> 	                 
103686     	,	.Tx_5( u_6320_5 )
           <font color = "green">	==></font>
103687     	,	.Tx_6( u_6320_6 )
           	<font color = "red">-2-</font> 	                 
103688     	,	.TxRdy( AxiAw_Ready )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103702     		.Clk( Sys_Clk )
           		<font color = "green">-1-</font>               
103703     	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
103704     	,	.Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                     
103705     	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103707     	,	.Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                         
103708     	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
103709     	,	.O( AxiAFirst )
           	<font color = "red">-2-</font> 	               
103710     	,	.Reset( ReqXfer )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103712     	);
           	<font color = "green">-1-</font>  
103713     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg515(
           <font color = "green">	==></font>
103714     		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
103715     	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103717     	,	.Clk_EnS( Sys_Clk_EnS )
           	<font color = "green">-1-</font> 	                       
103718     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "green">	==></font>
103719     	,	.Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-2-</font> 	                         
103720     	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103723     	,	.Set( u_a06b )
           	<font color = "red">-1-</font> 	              
103724     	);
           <font color = "red">	==></font>
103725     	rsnoc_z_H_R_U_P_B_0f5d69ac_A320140 Wp(
           <font color = "red">	==></font>
103726     		.Rx_0( u_f7ee_0 )
           <font color = "green">		==></font>
103727     	,	.Rx_2( u_f7ee_2 )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103731     	,	.Sys_Clk( Sys_Clk )
           	<font color = "green">-1-</font> 	                   
103732     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
103733     	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                         
103734     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103736     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                             
103737     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
103738     	,	.Sys_Pwr_Idle( WPipePwr_Idle )
           	<font color = "red">-2-</font> 	                              
103739     	,	.Sys_Pwr_WakeUp( WPipePwr_WakeUp )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103753     	assign AxiAA_Ready = AxiAP_Ready;
           	<font color = "green">-1-</font>                                 
103754     	assign Aw1Vld = AxiAw_Valid;
           <font color = "green">	==></font>
103755     	assign ArbReqAw = Aw1Vld & ( W1Vld | WrOnGoing ) & ~ RdOnGoing;
           	<font color = "red">-2-</font>                                                               
103756     	assign Ar1Vld = AxiAr_Valid;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103758     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	<font color = "green">-1-</font>                                      
103759     		.Clk( Sys_Clk )
           <font color = "green">		==></font>
103760     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "red">-2-</font> 	                         
103761     	,	.Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103763     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-1-</font> 	                               
103764     	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
103765     	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
103766     	,	.O( WrOnGoing )
           <font color = "red">	==></font>
103767     	,	.Reset( W1Vld & W1Last & AxiA_Ready )
           <font color = "red">	==></font>
103768     	,	.Set( Wr )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103773     	,	.Clk_En( Sys_Clk_En )
           	<font color = "red">-1-</font> 	                     
103774     	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
103775     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
103776     	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
103777     	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
103778     	,	.O( RdOnGoing )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103801     	assign AxiAP_Cache = AxiAA_Cache;
           	<font color = "red">-1-</font>                                 
103802     	assign AwBuf = AxiAP_Cache [0];
           <font color = "red">	==></font>
103803     	assign AxiAr_Id = u_6819_3;
           <font color = "red">	==></font>
103804     	assign AxiAw_Id = u_6320_3;
           <font color = "red">	==></font>
103805     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           <font color = "red">	==></font>
103806     	assign AxiAP_Id = AxiAA_Id;
           <font color = "green">	==></font>
103807     	assign AwId = AxiAP_Id;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103893     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	<font color = "green">-1-</font>                                            		                         
103894     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
103895     			default : PreData = 32'b0 ;
           			<font color = "red">-2-</font>                           
103896     		endcase
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103969     	// synopsys translate_on
           	                        <font color = "red">-1-</font>
103970     	// synopsys translate_off
           <font color = "green">	==></font>
103971     	// synthesis translate_off
           <font color = "red">	==></font>
103972     	always @( posedge Sys_Clk )
           <font color = "red">	==></font>
103973     		if ( Sys_Clk == 1'b1 )
           <font color = "red">		==></font>
103974     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "red">			==></font>
103975     				dontStop = 0;
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103980     				end
           				<font color = "red">-1-</font>   
103981     			end
           <font color = "red">			==></font>
103982     	// synthesis translate_on
           <font color = "red">	==></font>
103983     	// synopsys translate_on
           <font color = "red">	==></font>
103984     	// synopsys translate_off
           <font color = "green">	==></font>
103985     	// synthesis translate_off
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104165     	reg  [31:0] u_7c15   ;
           	<font color = "red">-1-</font>                      
104166     	reg         u_9e8e   ;
           <font color = "red">	==></font>
104167     	reg  [1:0]  u_d68f   ;
           <font color = "red">	==></font>
104168     	wire        CeVld    ;
           <font color = "red">	==></font>
104169     	wire [31:0] RxInt_0  ;
           <font color = "red">	==></font>
104170     	wire [3:0]  RxInt_2  ;
           <font color = "green">	==></font>
104171     	wire        RxInt_3  ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104175     	assign RxRdy = ( ~ TxVld | TxRdy );
           	<font color = "green">-1-</font>                                   
104176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
104177     		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104180     	assign Sys_Pwr_Idle = ~ TxVld;
           	<font color = "green">-1-</font>                              
104181     	assign Sys_Pwr_WakeUp = 1'b0;
           <font color = "green">	==></font>
104182     	assign RxInt_0 = Rx_0;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_212329">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_5d394d05">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
