
ubuntu-preinstalled/sg_luns:     file format elf32-littlearm


Disassembly of section .init:

00000958 <.init>:
 958:	push	{r3, lr}
 95c:	bl	14e0 <__snprintf_chk@plt+0x9d8>
 960:	pop	{r3, pc}

Disassembly of section .plt:

00000964 <sg_simple_inquiry@plt-0x14>:
 964:	push	{lr}		; (str lr, [sp, #-4]!)
 968:	ldr	lr, [pc, #4]	; 974 <sg_simple_inquiry@plt-0x4>
 96c:	add	lr, pc, lr
 970:	ldr	pc, [lr, #8]!
 974:	ldrdeq	r3, [r1], -r0

00000978 <sg_simple_inquiry@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #77824	; 0x13000
 980:	ldr	pc, [ip, #1488]!	; 0x5d0

00000984 <sg_set_binary_mode@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #77824	; 0x13000
 98c:	ldr	pc, [ip, #1480]!	; 0x5c8

00000990 <__cxa_finalize@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #77824	; 0x13000
 998:	ldr	pc, [ip, #1472]!	; 0x5c0

0000099c <free@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #77824	; 0x13000
 9a4:	ldr	pc, [ip, #1464]!	; 0x5b8

000009a8 <sg_cmds_close_device@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #77824	; 0x13000
 9b0:	ldr	pc, [ip, #1456]!	; 0x5b0

000009b4 <__stack_chk_fail@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #77824	; 0x13000
 9bc:	ldr	pc, [ip, #1448]!	; 0x5a8

000009c0 <pr2serr@plt>:
 9c0:			; <UNDEFINED> instruction: 0xe7fd4778
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #77824	; 0x13000
 9cc:	ldr	pc, [ip, #1436]!	; 0x59c

000009d0 <perror@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #77824	; 0x13000
 9d8:	ldr	pc, [ip, #1428]!	; 0x594

000009dc <hex2stdout@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #77824	; 0x13000
 9e4:	ldr	pc, [ip, #1420]!	; 0x58c

000009e8 <puts@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #77824	; 0x13000
 9f0:	ldr	pc, [ip, #1412]!	; 0x584

000009f4 <__libc_start_main@plt>:
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #77824	; 0x13000
 9fc:	ldr	pc, [ip, #1404]!	; 0x57c

00000a00 <__ctype_toupper_loc@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #77824	; 0x13000
 a08:	ldr	pc, [ip, #1396]!	; 0x574

00000a0c <__gmon_start__@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #77824	; 0x13000
 a14:	ldr	pc, [ip, #1388]!	; 0x56c

00000a18 <getopt_long@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #77824	; 0x13000
 a20:	ldr	pc, [ip, #1380]!	; 0x564

00000a24 <__ctype_b_loc@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #77824	; 0x13000
 a2c:	ldr	pc, [ip, #1372]!	; 0x55c

00000a30 <strlen@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #77824	; 0x13000
 a38:	ldr	pc, [ip, #1364]!	; 0x554

00000a3c <strchr@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #77824	; 0x13000
 a44:	ldr	pc, [ip, #1356]!	; 0x54c

00000a48 <sg_if_can2stderr@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #77824	; 0x13000
 a50:	ldr	pc, [ip, #1348]!	; 0x544

00000a54 <__strcat_chk@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #77824	; 0x13000
 a5c:	ldr	pc, [ip, #1340]!	; 0x53c

00000a60 <__isoc99_sscanf@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #77824	; 0x13000
 a68:	ldr	pc, [ip, #1332]!	; 0x534

00000a6c <memset@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #77824	; 0x13000
 a74:	ldr	pc, [ip, #1324]!	; 0x52c

00000a78 <putchar@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #77824	; 0x13000
 a80:	ldr	pc, [ip, #1316]!	; 0x524

00000a84 <strncpy@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #77824	; 0x13000
 a8c:	ldr	pc, [ip, #1308]!	; 0x51c

00000a90 <__printf_chk@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #77824	; 0x13000
 a98:	ldr	pc, [ip, #1300]!	; 0x514

00000a9c <sg_convert_errno@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #77824	; 0x13000
 aa4:	ldr	pc, [ip, #1292]!	; 0x50c

00000aa8 <sg_ll_report_luns@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #77824	; 0x13000
 ab0:	ldr	pc, [ip, #1284]!	; 0x504

00000ab4 <safe_strerror@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #77824	; 0x13000
 abc:	ldr	pc, [ip, #1276]!	; 0x4fc

00000ac0 <sg_get_category_sense_str@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #77824	; 0x13000
 ac8:	ldr	pc, [ip, #1268]!	; 0x4f4

00000acc <sg_get_num@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #77824	; 0x13000
 ad4:	ldr	pc, [ip, #1260]!	; 0x4ec

00000ad8 <hex2stderr@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #77824	; 0x13000
 ae0:	ldr	pc, [ip, #1252]!	; 0x4e4

00000ae4 <sg_cmds_open_device@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #77824	; 0x13000
 aec:	ldr	pc, [ip, #1244]!	; 0x4dc

00000af0 <sg_memalign@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #77824	; 0x13000
 af8:	ldr	pc, [ip, #1236]!	; 0x4d4

00000afc <abort@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #77824	; 0x13000
 b04:	ldr	pc, [ip, #1228]!	; 0x4cc

00000b08 <__snprintf_chk@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #77824	; 0x13000
 b10:	ldr	pc, [ip, #1220]!	; 0x4c4

Disassembly of section .text:

00000b14 <.text>:
     b14:	svcmi	0x00f0e92d
     b18:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
     b1c:			; <UNDEFINED> instruction: 0xf04f8b04
     b20:			; <UNDEFINED> instruction: 0xf8df0c00
     b24:			; <UNDEFINED> instruction: 0x46641890
     b28:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     b2c:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
     b30:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     b34:			; <UNDEFINED> instruction: 0xf8dfb0b3
     b38:	ldrbtmi	fp, [fp], #-2184	; 0xfffff778
     b3c:			; <UNDEFINED> instruction: 0xf8cdaf10
     b40:	ldrbtmi	ip, [fp], #16
     b44:	eorsgt	pc, r0, sp, asr #17
     b48:			; <UNDEFINED> instruction: 0xf8cd46e1
     b4c:	strbtmi	ip, [r0], r4, lsr #32
     b50:			; <UNDEFINED> instruction: 0xcc06e9cd
     b54:			; <UNDEFINED> instruction: 0xf8cd46e2
     b58:			; <UNDEFINED> instruction: 0xf8cdc014
     b5c:	stmib	sp, {r5, lr, pc}^
     b60:			; <UNDEFINED> instruction: 0xf8cdcc0a
     b64:	stmpl	sl, {r2, r4, r5, lr, pc}
     b68:	eorsls	r6, r1, #1179648	; 0x120000
     b6c:	andeq	pc, r0, #79	; 0x4f
     b70:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b74:	eorsgt	pc, ip, sp, asr #17
     b78:	andls	r4, r3, #2046820352	; 0x7a000000
     b7c:			; <UNDEFINED> instruction: 0x4631465a
     b80:	strls	r4, [r0, -r8, lsr #12]
     b84:			; <UNDEFINED> instruction: 0xf8cd9302
     b88:			; <UNDEFINED> instruction: 0xf7ffa040
     b8c:	mcrrne	15, 4, lr, r2, cr6
     b90:	rschi	pc, fp, r0
     b94:	ldfeqd	f7, [pc], #-640	; 91c <sg_simple_inquiry@plt-0x5c>
     b98:			; <UNDEFINED> instruction: 0xf1bc9b02
     b9c:	vrecps.f32	d0, d0, d23
     ba0:	andge	r8, r2, #218	; 0xda
     ba4:	eorne	pc, ip, r2, asr r8	; <UNPREDICTABLE>
     ba8:	ldrmi	r4, [r0, -sl, lsl #8]
     bac:	andeq	r0, r0, r3, lsl #3
     bb0:	andeq	r0, r0, fp, lsr #3
     bb4:	andeq	r0, r0, fp, lsr #3
     bb8:	andeq	r0, r0, fp, lsr #3
     bbc:	andeq	r0, r0, fp, lsr #3
     bc0:	andeq	r0, r0, fp, lsr #3
     bc4:	andeq	r0, r0, fp, lsr #3
     bc8:	andeq	r0, r0, fp, lsr #3
     bcc:	andeq	r0, r0, fp, lsr #3
     bd0:	andeq	r0, r0, fp, ror r1
     bd4:	andeq	r0, r0, fp, lsr #3
     bd8:	andeq	r0, r0, fp, lsr #3
     bdc:	andeq	r0, r0, fp, lsr #3
     be0:	andeq	r0, r0, pc, ror #2
     be4:	andeq	r0, r0, fp, lsr #3
     be8:	andeq	r0, r0, fp, lsr #3
     bec:	andeq	r0, r0, fp, lsr #3
     bf0:	andeq	r0, r0, fp, lsr #3
     bf4:	andeq	r0, r0, fp, lsr #3
     bf8:	andeq	r0, r0, r9, ror #2
     bfc:	andeq	r0, r0, fp, lsr #3
     c00:	andeq	r0, r0, fp, lsr #3
     c04:	andeq	r0, r0, fp, lsr #3
     c08:	andeq	r0, r0, r3, ror #2
     c0c:	andeq	r0, r0, fp, lsr #3
     c10:	andeq	r0, r0, fp, lsr #3
     c14:	andeq	r0, r0, fp, lsr #3
     c18:	andeq	r0, r0, fp, lsr #3
     c1c:	andeq	r0, r0, fp, lsr #3
     c20:	andeq	r0, r0, fp, lsr #3
     c24:	andeq	r0, r0, fp, lsr #3
     c28:	andeq	r0, r0, fp, lsr #3
     c2c:	andeq	r0, r0, fp, lsr #3
     c30:	andeq	r0, r0, fp, lsr #3
     c34:	andeq	r0, r0, fp, lsr #3
     c38:	andeq	r0, r0, fp, lsr #3
     c3c:	andeq	r0, r0, fp, lsr #3
     c40:	andeq	r0, r0, fp, asr r1
     c44:	andeq	r0, r0, fp, lsr #3
     c48:	andeq	r0, r0, fp, lsr #3
     c4c:	andeq	r0, r0, fp, lsr #3
     c50:	andeq	r0, r0, r3, lsl #3
     c54:	andeq	r0, r0, fp, lsr #3
     c58:	andeq	r0, r0, fp, lsr #3
     c5c:	andeq	r0, r0, fp, lsr #3
     c60:			; <UNDEFINED> instruction: 0xffffffd1
     c64:	andeq	r0, r0, sp, lsr #2
     c68:	andeq	r0, r0, fp, lsr #3
     c6c:	andeq	r0, r0, fp, lsr #3
     c70:	andeq	r0, r0, fp, lsr #3
     c74:	andeq	r0, r0, r7, ror #1
     c78:	andeq	r0, r0, r1, ror #1
     c7c:	andeq	r0, r0, r5, lsl #2
     c80:	strdeq	r0, [r0], -r9
     c84:	andeq	r0, r0, fp, lsr #3
     c88:	andeq	r0, r0, sp, ror #1
     c8c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     c90:			; <UNDEFINED> instruction: 0xf04fe774
     c94:	ldrb	r0, [r1, -r1, lsl #16]!
     c98:	andcc	r9, r1, #4, 20	; 0x4000
     c9c:	andcs	r9, r1, #4, 4	; 0x40000000
     ca0:	strb	r9, [fp, -sl, lsl #4]!
     ca4:			; <UNDEFINED> instruction: 0x2720f8df
     ca8:	stmpl	sl, {r0, r1, r8, fp, ip, pc}
     cac:			; <UNDEFINED> instruction: 0xe7656814
     cb0:			; <UNDEFINED> instruction: 0xf8df9302
     cb4:	blls	ca90c <__snprintf_chk@plt+0xc9e04>
     cb8:	stmdavs	r8, {r0, r3, r4, r7, fp, ip, lr}
     cbc:	svc	0x0006f7ff
     cc0:	ldmcs	pc!, {r1, r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
     cc4:			; <UNDEFINED> instruction: 0xf67f900c
     cc8:			; <UNDEFINED> instruction: 0xf8dfaf59
     ccc:	strcs	r0, [r1], #-1792	; 0xfffff900
     cd0:			; <UNDEFINED> instruction: 0xf7ff4478
     cd4:	eor	lr, sp, r8, ror lr
     cd8:			; <UNDEFINED> instruction: 0xf8df9302
     cdc:	blls	ca894 <__snprintf_chk@plt+0xc9d8c>
     ce0:	stmdavs	r8, {r0, r3, r4, r7, fp, ip, lr}
     ce4:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     ce8:			; <UNDEFINED> instruction: 0xf5b09b02
     cec:	andls	r1, r9, r0, lsl #31
     cf0:	svcge	0x0044f67f
     cf4:			; <UNDEFINED> instruction: 0x06d8f8df
     cf8:	orrne	pc, r0, pc, asr #8
     cfc:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     d00:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     d04:	bls	178d64 <__snprintf_chk@plt+0x17825c>
     d08:	andls	r3, r5, #268435456	; 0x10000000
     d0c:	andcs	lr, r1, #14155776	; 0xd80000
     d10:	ldr	r9, [r3, -r8, lsl #4]!
     d14:	andls	r2, fp, #268435456	; 0x10000000
     d18:	bls	1fa9e0 <__snprintf_chk@plt+0x1f9ed8>
     d1c:	andls	r3, r7, #268435456	; 0x10000000
     d20:	andls	r2, sp, #268435456	; 0x10000000
     d24:	bls	1ba9d4 <__snprintf_chk@plt+0x1b9ecc>
     d28:	andls	r3, r6, #268435456	; 0x10000000
     d2c:			; <UNDEFINED> instruction: 0xf000e726
     d30:	strcs	pc, [r0], #-3131	; 0xfffff3c5
     d34:			; <UNDEFINED> instruction: 0x269cf8df
     d38:			; <UNDEFINED> instruction: 0x367cf8df
     d3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     d40:	blls	c5adb0 <__snprintf_chk@plt+0xc5a2a8>
     d44:			; <UNDEFINED> instruction: 0xf040405a
     d48:	strtmi	r8, [r0], -sp, lsr #6
     d4c:	ldc	0, cr11, [sp], #204	; 0xcc
     d50:	pop	{r2, r8, r9, fp, pc}
     d54:			; <UNDEFINED> instruction: 0x46018ff0
     d58:			; <UNDEFINED> instruction: 0x067cf8df
     d5c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     d60:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     d64:	stc2	0, cr15, [r0], #-0
     d68:	bls	fad00 <__snprintf_chk@plt+0xfa1f8>
     d6c:			; <UNDEFINED> instruction: 0x366cf8df
     d70:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     d74:	ldrdcs	pc, [r0], -sl
     d78:	vsubl.s8	q10, d16, d26
     d7c:			; <UNDEFINED> instruction: 0xf04f808c
     d80:	blls	203988 <__snprintf_chk@plt+0x202e80>
     d84:	blls	2ad338 <__snprintf_chk@plt+0x2ac830>
     d88:			; <UNDEFINED> instruction: 0xf0402b00
     d8c:			; <UNDEFINED> instruction: 0xf8df817a
     d90:	strcs	r1, [r0], #-1616	; 0xfffff9b0
     d94:			; <UNDEFINED> instruction: 0x064cf8df
     d98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     d9c:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
     da0:	stccs	7, cr14, [r0], {200}	; 0xc8
     da4:	addshi	pc, r2, r0
     da8:	vldrge	d9, [sp, #-32]	; 0xffffffe0
     dac:	rsbvs	r9, fp, sp, lsl r3
     db0:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     db4:	ldrmi	r7, [r9], r3, lsr #16
     db8:			; <UNDEFINED> instruction: 0xf8566806
     dbc:	blcs	130ce50 <__snprintf_chk@plt+0x130c348>
     dc0:			; <UNDEFINED> instruction: 0x81bcf000
     dc4:			; <UNDEFINED> instruction: 0xf7ff4620
     dc8:			; <UNDEFINED> instruction: 0xf1b9ee34
     dcc:	strtmi	r0, [r0], #-3888	; 0xfffff0d0
     dd0:	stccc	8, cr15, [r1], {16}
     dd4:	eorhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     dd8:	stmdavc	r3!, {r0, r2, r8, ip, lr, pc}^
     ddc:	eorcc	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     de0:	svclt	0x00082b58
     de4:			; <UNDEFINED> instruction: 0x21203402
     de8:			; <UNDEFINED> instruction: 0xf7ff4620
     dec:	strmi	lr, [r1], r8, lsr #28
     df0:			; <UNDEFINED> instruction: 0xf0002800
     df4:			; <UNDEFINED> instruction: 0xf04f81e7
     df8:			; <UNDEFINED> instruction: 0xf8df0900
     dfc:	ldrtmi	r6, [sl], ip, ror #11
     e00:	stmdavc	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}
     e04:			; <UNDEFINED> instruction: 0xf0002f00
     e08:			; <UNDEFINED> instruction: 0xf7ff81b0
     e0c:	ldrbmi	lr, [r2], -ip, lsl #28
     e10:	stmdavs	r3, {r0, r4, r5, r9, sl, lr}
     e14:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
     e18:	svclt	0x005804db
     e1c:	strtmi	r3, [r0], -r1, lsl #8
     e20:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     e24:			; <UNDEFINED> instruction: 0xf0402801
     e28:	blls	4214b0 <__snprintf_chk@plt+0x4209a8>
     e2c:			; <UNDEFINED> instruction: 0xf8053402
     e30:			; <UNDEFINED> instruction: 0xf1093009
     e34:			; <UNDEFINED> instruction: 0xf1b90901
     e38:	mvnle	r0, r8, lsl #30
     e3c:	strbeq	pc, [ip, -r8, lsr #3]	; <UNPREDICTABLE>
     e40:	cmnmi	fp, fp, ror r2
     e44:	ldmib	sp, {r3, r8, r9, ip, pc}^
     e48:	tstmi	r3, #4, 4	; 0x40000000
     e4c:	teqhi	r3, r0	; <UNPREDICTABLE>
     e50:	blcs	67a6c <__snprintf_chk@plt+0x66f64>
     e54:	tsthi	sl, r0, asr #6	; <UNPREDICTABLE>
     e58:	ldrne	pc, [r0, #2271]	; 0x8df
     e5c:			; <UNDEFINED> instruction: 0xf8df2001
     e60:			; <UNDEFINED> instruction: 0x462c8590
     e64:			; <UNDEFINED> instruction: 0xf8df4479
     e68:			; <UNDEFINED> instruction: 0xf7ff758c
     e6c:	ldrbtmi	lr, [r8], #3602	; 0xe12
     e70:			; <UNDEFINED> instruction: 0x2600447f
     e74:	stmdavc	r3!, {r1, r5, r6, fp, ip, sp, lr}
     e78:	cdpcs	2, 0, cr9, cr0, cr0, {0}
     e7c:	cmphi	r8, r0	; <UNPREDICTABLE>
     e80:	ldrtmi	r2, [r9], -sp, lsr #4
     e84:			; <UNDEFINED> instruction: 0xf7ff2001
     e88:	cdpcs	14, 0, cr14, cr6, cr4, {0}
     e8c:	tsthi	r0, r0	; <UNPREDICTABLE>
     e90:	strcc	r3, [r2], #-1538	; 0xfffff9fe
     e94:	mrrcne	7, 14, lr, r3, cr14
     e98:	eorlt	pc, r2, r6, asr r8	; <UNPREDICTABLE>
     e9c:			; <UNDEFINED> instruction: 0xf8ca42ab
     ea0:			; <UNDEFINED> instruction: 0xf6bf3000
     ea4:			; <UNDEFINED> instruction: 0xf8dfaf6e
     ea8:	ldrbtmi	r4, [ip], #-1360	; 0xfffffab0
     eac:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     eb0:			; <UNDEFINED> instruction: 0xf7ff4620
     eb4:			; <UNDEFINED> instruction: 0xf8daed88
     eb8:	movwcc	r3, #4096	; 0x1000
     ebc:	andcc	pc, r0, sl, asr #17
     ec0:	blle	ffcd1974 <__snprintf_chk@plt+0xffcd0e6c>
     ec4:	blx	1c3cece <__snprintf_chk@plt+0x1c3c3c6>
     ec8:	ldr	r2, [r3, -r1, lsl #8]!
     ecc:	svceq	0x0000f1bb
     ed0:	andshi	pc, sp, #0
     ed4:	svceq	0x0000f1b9
     ed8:	andcs	sp, r1, r5
     edc:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     ee0:	vmlal.s8	q9, d0, d0
     ee4:	stmdbls	fp, {r3, r6, r9, pc}
     ee8:	bls	112850 <__snprintf_chk@plt+0x111d48>
     eec:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
     ef0:	beq	3d5b8 <__snprintf_chk@plt+0x3cab0>
     ef4:	mvnhi	pc, r0, asr #5
     ef8:			; <UNDEFINED> instruction: 0xb32b9b05
     efc:	bllt	6e7b38 <__snprintf_chk@plt+0x6e7030>
     f00:	blcs	67b18 <__snprintf_chk@plt+0x67010>
     f04:			; <UNDEFINED> instruction: 0xf8dfdd04
     f08:	ldrbtmi	r0, [r8], #-1268	; 0xfffffb0c
     f0c:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     f10:	ldmdbge	r3, {r2, r8, r9, fp, ip, pc}
     f14:	ldrbmi	r2, [r0], -r0, lsl #4
     f18:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     f1c:	stmdacs	r0, {r2, r9, sl, lr}
     f20:	andshi	pc, r5, #64	; 0x40
     f24:			; <UNDEFINED> instruction: 0xf89d9a04
     f28:	vmla.i<illegal width 8>	<illegal reg q9.5>, <illegal reg q1.5>, d2[3]
     f2c:	bcs	5d34 <__snprintf_chk@plt+0x522c>
     f30:	cmnhi	r6, r0	; <UNPREDICTABLE>
     f34:			; <UNDEFINED> instruction: 0xf0002b00
     f38:			; <UNDEFINED> instruction: 0xf8df8173
     f3c:	movwcs	r0, #5316	; 0x14c4
     f40:	ldrbtmi	r9, [r8], #-775	; 0xfffffcf9
     f44:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     f48:	bge	3e7b74 <__snprintf_chk@plt+0x3e706c>
     f4c:	blcs	9354 <__snprintf_chk@plt+0x884c>
     f50:	sadd16mi	fp, r8, r8
     f54:	svclt	0x00089b04
     f58:	andpl	pc, r0, pc, asr #8
     f5c:	blcs	e4f88 <__snprintf_chk@plt+0xe4480>
     f60:	movwcs	fp, #4052	; 0xfd4
     f64:			; <UNDEFINED> instruction: 0xf7ff2301
     f68:	strmi	lr, [r5], -r4, asr #27
     f6c:			; <UNDEFINED> instruction: 0xf0002800
     f70:	blls	121688 <__snprintf_chk@plt+0x120b80>
     f74:	cdpls	2, 0, cr2, cr9, cr1, {0}
     f78:	strmi	r9, [r2], -r0, lsl #4
     f7c:	ldrbmi	r9, [r0], -r1, lsl #6
     f80:	ldrtmi	r9, [r3], -ip, lsl #18
     f84:	ldc	7, cr15, [r0, #1020]	; 0x3fc
     f88:	stmdacs	r0, {r2, r9, sl, lr}
     f8c:	rscshi	pc, r7, r0, asr #32
     f90:	ldrtmi	r6, [r3], -sl, lsr #16
     f94:			; <UNDEFINED> instruction: 0xf102ba12
     f98:	adcsmi	r0, lr, #8, 14	; 0x200000
     f9c:	ldrtmi	fp, [fp], -r8, lsr #31
     fa0:			; <UNDEFINED> instruction: 0xf1b9461e
     fa4:			; <UNDEFINED> instruction: 0xf0400f00
     fa8:	blls	1a1698 <__snprintf_chk@plt+0x1a0b90>
     fac:			; <UNDEFINED> instruction: 0xf0002b01
     fb0:	ldfnep	f0, [r6, #1004]	; 0x3ec
     fb4:	ldrmi	r2, [r3], r0, lsl #20
     fb8:			; <UNDEFINED> instruction: 0x46b3bfb8
     fbc:	mvneq	lr, #323584	; 0x4f000
     fc0:			; <UNDEFINED> instruction: 0xf1b8469b
     fc4:	tstle	sp, r0, lsl #30
     fc8:			; <UNDEFINED> instruction: 0xf0002b01
     fcc:			; <UNDEFINED> instruction: 0xf8df81e0
     fd0:	ldrbtmi	r3, [fp], #-1076	; 0xfffffbcc
     fd4:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     fd8:	movwls	r2, #1
     fdc:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
     fe0:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
     fe4:	adcsmi	r9, r3, #9216	; 0x2400
     fe8:			; <UNDEFINED> instruction: 0x81a2f300
     fec:	bleq	23d6c0 <__snprintf_chk@plt+0x23cbb8>
     ff0:			; <UNDEFINED> instruction: 0xf103bf48
     ff4:	b	13cfff8 <__snprintf_chk@plt+0x13cf4f0>
     ff8:	blcs	41fac <__snprintf_chk@plt+0x414a4>
     ffc:			; <UNDEFINED> instruction: 0xf000469b
    1000:			; <UNDEFINED> instruction: 0xf8df81ce
    1004:	ldrbtmi	r2, [sl], #-1032	; 0xfffffbf8
    1008:	streq	pc, [r4], #-2271	; 0xfffff721
    100c:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1010:	ldcl	7, cr15, [r8], {255}	; 0xff
    1014:	blcs	67c2c <__snprintf_chk@plt+0x67124>
    1018:			; <UNDEFINED> instruction: 0x81bcf300
    101c:			; <UNDEFINED> instruction: 0xf04f4bfd
    1020:	vmovmi.f16	s1, #208	; 0xbe800000 -0.250	; <UNPREDICTABLE>
    1024:	ldrbtmi	r3, [fp], #-1296	; 0xfffffaf0
    1028:	cfstrsls	mvf9, [r5], {2}
    102c:	mcr	4, 0, r4, cr8, cr14, {3}
    1030:	blmi	ffe8fa78 <__snprintf_chk@plt+0xffe8ef70>
    1034:	bge	43c85c <__snprintf_chk@plt+0x43bd54>
    1038:	ldrbtmi	r4, [fp], #-1615	; 0xfffff9b1
    103c:	bcc	43c868 <__snprintf_chk@plt+0x43bd60>
    1040:	vorr.i32	q2, #983040	; 0x000f0000
    1044:			; <UNDEFINED> instruction: 0xf1b880ff
    1048:	tstle	r7, r0, lsl #30
    104c:			; <UNDEFINED> instruction: 0xf0002f00
    1050:	mnfem	f0, #5.0
    1054:	mulcs	r1, r0, sl
    1058:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    105c:	stmdbeq	r8, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    1060:			; <UNDEFINED> instruction: 0xf81a46ca
    1064:	ldrtmi	r2, [r1], -r1, lsl #22
    1068:			; <UNDEFINED> instruction: 0xf7ff2001
    106c:	strmi	lr, [sl, #3346]!	; 0xd12
    1070:	strdcs	sp, [sl], -r7
    1074:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1078:	cmple	sp, r0, lsl #24
    107c:	strcc	r3, [r8, #-1793]	; 0xfffff8ff
    1080:	stmiami	r7!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1084:			; <UNDEFINED> instruction: 0xf7ff4478
    1088:	pkhbt	lr, r0, lr, lsl #25
    108c:	andcs	r4, r1, r5, ror #19
    1090:	strtmi	r4, [lr], -r5, ror #31
    1094:	strcs	r4, [r0], #-1145	; 0xfffffb87
    1098:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    109c:			; <UNDEFINED> instruction: 0xf816447f
    10a0:	strcc	r2, [r1], #-2817	; 0xfffff4ff
    10a4:	andcs	r4, r1, r9, lsr r6
    10a8:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    10ac:	mvnsle	r2, r8, lsl #24
    10b0:			; <UNDEFINED> instruction: 0xf7ff200a
    10b4:	blls	23c444 <__snprintf_chk@plt+0x23b93c>
    10b8:			; <UNDEFINED> instruction: 0xf8bdb1eb
    10bc:	movwcs	r2, #122	; 0x7a
    10c0:	blt	14a74e0 <__snprintf_chk@plt+0x14a69d8>
    10c4:	addslt	r2, r2, #16384	; 0x4000
    10c8:	sbcshi	pc, r3, r0, asr #6
    10cc:			; <UNDEFINED> instruction: 0xf8352402
    10d0:	ldreq	r0, [lr], #-20	; 0xffffffec
    10d4:	b	1182138 <__snprintf_chk@plt+0x1181630>
    10d8:	blt	1012928 <__snprintf_chk@plt+0x1011e20>
    10dc:	tstcs	r0, r1, lsl #24
    10e0:	stmibne	r2, {r7, r9, ip, sp, pc}^
    10e4:	movweq	lr, #27457	; 0x6b41
    10e8:	mvnsle	r1, r6, ror #24
    10ec:	andcs	r4, r1, pc, asr #19
    10f0:			; <UNDEFINED> instruction: 0xf7ff4479
    10f4:	stmiami	lr, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    10f8:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    10fc:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1100:	stmiami	ip, {r2, r8, r9, fp, ip, pc}^
    1104:	movwls	r4, #1577	; 0x629
    1108:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
    110c:			; <UNDEFINED> instruction: 0xf0023206
    1110:			; <UNDEFINED> instruction: 0xf0000201
    1114:	str	pc, [sp], -r7, ror #20
    1118:	strbmi	r9, [r9], -r4, lsl #22
    111c:	movwls	r4, #2246	; 0x8c6
    1120:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
    1124:			; <UNDEFINED> instruction: 0xf0023206
    1128:			; <UNDEFINED> instruction: 0xf0000201
    112c:	sbfx	pc, fp, #20, #6
    1130:	strbmi	r2, [r1], -r0, lsr #4
    1134:			; <UNDEFINED> instruction: 0xf7ff2001
    1138:	strt	lr, [r9], ip, lsr #25
    113c:	ldrtmi	r7, [sl], -r3, ror #16
    1140:	tstle	r5, r0, lsr fp
    1144:			; <UNDEFINED> instruction: 0xf85678a3
    1148:	blcs	160d1dc <__snprintf_chk@plt+0x160c6d4>
    114c:	tsthi	r9, r0	; <UNPREDICTABLE>
    1150:			; <UNDEFINED> instruction: 0x1c6049ba
    1154:			; <UNDEFINED> instruction: 0xf7ff4479
    1158:	stmdacs	r1, {r2, r7, sl, fp, sp, lr, pc}
    115c:	ldmmi	r8!, {r1, r2, r4, r5, r6, ip, lr, pc}
    1160:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1164:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1168:			; <UNDEFINED> instruction: 0xf1b9e5e4
    116c:			; <UNDEFINED> instruction: 0xf47f0f00
    1170:	ldmmi	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, pc}
    1174:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1178:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    117c:	stmdacs	r9, {r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    1180:	rschi	pc, pc, r0
    1184:			; <UNDEFINED> instruction: 0xf000280b
    1188:	stmdacs	r5, {r0, r4, r5, r6, r7, pc}
    118c:	rschi	pc, r4, r0
    1190:	cmpcs	r0, sp, lsl sp
    1194:	strtmi	r9, [sl], -r4, lsl #22
    1198:	ldc	7, cr15, [r2], {255}	; 0xff
    119c:	strtmi	r4, [r9], -sl, lsr #17
    11a0:			; <UNDEFINED> instruction: 0xf7ff4478
    11a4:	stmdals	pc, {r4, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    11a8:			; <UNDEFINED> instruction: 0xf7ffb108
    11ac:			; <UNDEFINED> instruction: 0x4650ebf8
    11b0:	bl	ffebf1b4 <__snprintf_chk@plt+0xffebe6ac>
    11b4:	blle	d4b1bc <__snprintf_chk@plt+0xd4a6b4>
    11b8:			; <UNDEFINED> instruction: 0xb32b9b04
    11bc:	svclt	0x00b82c00
    11c0:	ldr	r2, [r7, #1123]!	; 0x463
    11c4:	strtmi	r2, [r0], -r9, lsl #2
    11c8:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    11cc:			; <UNDEFINED> instruction: 0xf47f2800
    11d0:			; <UNDEFINED> instruction: 0x212dae14
    11d4:			; <UNDEFINED> instruction: 0xf7ff4620
    11d8:	stmdacs	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
    11dc:	mcrge	4, 0, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    11e0:	pkhbtmi	r4, r1, sl, lsl #29
    11e4:	bl	1123e4 <__snprintf_chk@plt+0x1118dc>
    11e8:	ldrtmi	r0, [sl], -r9, asr #32
    11ec:			; <UNDEFINED> instruction: 0xf7ff4631
    11f0:	stmdacs	r1, {r3, r4, r5, sl, fp, sp, lr, pc}
    11f4:	blls	4358e0 <__snprintf_chk@plt+0x434dd8>
    11f8:	andcc	pc, r9, r5, lsl #16
    11fc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1200:	svceq	0x0008f1b9
    1204:	ldr	sp, [r9], -pc, ror #3
    1208:			; <UNDEFINED> instruction: 0x46214891
    120c:			; <UNDEFINED> instruction: 0xf7ff4478
    1210:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    1214:	stmmi	pc, {r1, r4, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    1218:			; <UNDEFINED> instruction: 0xf7ff4478
    121c:			; <UNDEFINED> instruction: 0xe7cdebd4
    1220:	ldr	r9, [r1], r7, lsl #6
    1224:	strtmi	r4, [r8], -r5, asr #4
    1228:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    122c:	stmmi	sl, {r0, r9, sl, lr}
    1230:			; <UNDEFINED> instruction: 0xf7ff4478
    1234:			; <UNDEFINED> instruction: 0x2c00ebc8
    1238:			; <UNDEFINED> instruction: 0x4628d1be
    123c:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1240:	ldrb	r4, [r7, #-1540]!	; 0xfffff9fc
    1244:	bge	43caac <__snprintf_chk@plt+0x43bfa4>
    1248:	str	r9, [ip, r2, lsl #24]!
    124c:	andscc	lr, r0, #3620864	; 0x374000
    1250:			; <UNDEFINED> instruction: 0x0c1bba59
    1254:	movwmi	lr, #10819	; 0x2a43
    1258:	rsbsne	pc, r4, sp, lsr #17
    125c:			; <UNDEFINED> instruction: 0x0c12ba51
    1260:	blt	14afbd4 <__snprintf_chk@plt+0x14af0cc>
    1264:	rsbscc	pc, r6, sp, lsr #17
    1268:	rsbscs	pc, sl, sp, lsr #17
    126c:	rsbsne	pc, r8, sp, lsr #17
    1270:	stmdbls	r6, {r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}
    1274:			; <UNDEFINED> instruction: 0xb1a12402
    1278:	andseq	pc, r4, r5, lsr r8	; <UNPREDICTABLE>
    127c:	ldreq	r0, [r7], #-1054	; 0xfffffbe2
    1280:	ldrmi	lr, [r2], -r6, asr #20
    1284:			; <UNDEFINED> instruction: 0x3c01ba40
    1288:	addlt	r2, r0, #0, 2
    128c:	bl	104799c <__snprintf_chk@plt+0x1046e94>
    1290:	stclne	3, cr0, [r0], #-24	; 0xffffffe8
    1294:	ldmdbmi	r1!, {r4, r5, r6, r7, r8, ip, lr, pc}^
    1298:	ldrbtmi	r2, [r9], #-1
    129c:	bl	ffe3f2a0 <__snprintf_chk@plt+0xffe3e798>
    12a0:			; <UNDEFINED> instruction: 0xf835e729
    12a4:	ldreq	r0, [lr], #-20	; 0xffffffec
    12a8:	b	118230c <__snprintf_chk@plt+0x1181804>
    12ac:	blt	1012afc <__snprintf_chk@plt+0x1011ff4>
    12b0:	tstcs	r0, r1, lsl #24
    12b4:	stmibne	r2, {r7, r9, ip, sp, pc}^
    12b8:	movweq	lr, #27457	; 0x6b41
    12bc:	mvnsle	r1, r1, ror #24
    12c0:	andcs	r4, r1, r7, ror #18
    12c4:			; <UNDEFINED> instruction: 0xf7ff4479
    12c8:	ldr	lr, [r4, -r4, ror #23]
    12cc:	beq	3d9fc <__snprintf_chk@plt+0x3cef4>
    12d0:			; <UNDEFINED> instruction: 0xf7ff4650
    12d4:			; <UNDEFINED> instruction: 0x4659ebf0
    12d8:	stmdami	r2!, {r1, r9, sl, lr}^
    12dc:			; <UNDEFINED> instruction: 0xf7ff4478
    12e0:			; <UNDEFINED> instruction: 0x4650eb72
    12e4:	bl	ff6bf2e8 <__snprintf_chk@plt+0xff6be7e0>
    12e8:	str	r4, [r3, #-1540]!	; 0xfffff9fc
    12ec:	bne	43cb58 <__snprintf_chk@plt+0x43c050>
    12f0:	bls	3092fc <__snprintf_chk@plt+0x3087f4>
    12f4:	bl	ff33f2f8 <__snprintf_chk@plt+0xff33e7f0>
    12f8:	ldmdami	fp, {r0, r1, r3, r5, r7, r9, sl, sp, lr, pc}^
    12fc:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
    1300:	bl	183f304 <__snprintf_chk@plt+0x183e7fc>
    1304:			; <UNDEFINED> instruction: 0xf7ff200c
    1308:	strmi	lr, [r4], -sl, asr #23
    130c:	ldmdami	r7, {r1, r4, r8, sl, sp, lr, pc}^
    1310:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1314:	bl	15bf318 <__snprintf_chk@plt+0x15be810>
    1318:			; <UNDEFINED> instruction: 0xf946f000
    131c:	strmi	lr, [r7], -sl, lsl #10
    1320:	stclpl	0, cr14, [r8, #12]!
    1324:			; <UNDEFINED> instruction: 0xf7ff3701
    1328:	adcsmi	lr, lr, #168, 22	; 0x2a000
    132c:			; <UNDEFINED> instruction: 0xe73adcf9
    1330:	blcs	67f48 <__snprintf_chk@plt+0x67440>
    1334:	mrcge	7, 3, APSR_nzcv, cr2, cr15, {3}
    1338:	strls	r4, [r9, -sp, asr #16]
    133c:			; <UNDEFINED> instruction: 0xf7ff4478
    1340:	stmdbls	r9, {r1, r6, r8, r9, fp, sp, lr, pc}
    1344:	strtmi	r2, [r8], -r1, lsl #4
    1348:	bl	ff1bf34c <__snprintf_chk@plt+0xff1be844>
    134c:	stmdami	r9, {r1, r2, r5, r6, r9, sl, sp, lr, pc}^
    1350:			; <UNDEFINED> instruction: 0xf7ff4478
    1354:			; <UNDEFINED> instruction: 0xe726eb38
    1358:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    135c:	bl	cbf360 <__snprintf_chk@plt+0xcbe858>
    1360:	stmdami	r6, {r0, r5, r8, r9, sl, sp, lr, pc}^
    1364:			; <UNDEFINED> instruction: 0xf7ff4478
    1368:	ldr	lr, [ip, -lr, lsr #22]
    136c:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    1370:	bl	a3f374 <__snprintf_chk@plt+0xa3e86c>
    1374:	stmdami	r3, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}^
    1378:	ldrbtmi	r2, [r8], #-1039	; 0xfffffbf1
    137c:	bl	a3f380 <__snprintf_chk@plt+0xa3e878>
    1380:	stmdbmi	r1, {r3, r4, r6, r7, sl, sp, lr, pc}^
    1384:	ldrbtmi	r1, [r9], #-3296	; 0xfffff320
    1388:	bl	1abf38c <__snprintf_chk@plt+0x1abe884>
    138c:	blmi	ffaf28 <__snprintf_chk@plt+0xffa420>
    1390:			; <UNDEFINED> instruction: 0xe61f447b
    1394:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    1398:	bl	53f39c <__snprintf_chk@plt+0x53e894>
    139c:	bmi	f7b2e8 <__snprintf_chk@plt+0xf7a7e0>
    13a0:			; <UNDEFINED> instruction: 0xe631447a
    13a4:	bl	1bf3a8 <__snprintf_chk@plt+0x1be8a0>
    13a8:			; <UNDEFINED> instruction: 0x4631461a
    13ac:			; <UNDEFINED> instruction: 0xf7ff4628
    13b0:	usat	lr, #24, r6, lsl #22
    13b4:	andeq	r3, r1, r2, lsl r4
    13b8:	andeq	r0, r0, r0, lsr #1
    13bc:	andeq	r3, r1, sl, asr #9
    13c0:	andeq	r1, r0, r2, ror #29
    13c4:	andeq	r3, r1, r8, asr #7
    13c8:	strheq	r0, [r0], -r8
    13cc:	muleq	r0, r8, sp
    13d0:	andeq	r1, r0, sl, lsr sp
    13d4:	andeq	r3, r1, r4, lsl #4
    13d8:	andeq	r1, r0, sl, lsr sp
    13dc:	andeq	r0, r0, r4, lsr #1
    13e0:	andeq	r1, r0, r8, ror sp
    13e4:	andeq	r1, r0, r6, lsl #27
    13e8:	andeq	r1, r0, ip, ror sp
    13ec:	andeq	r1, r0, r0, asr sp
    13f0:	andeq	r1, r0, r2, ror sp
    13f4:	andeq	r1, r0, r0, ror sp
    13f8:	andeq	r1, r0, r2, lsl ip
    13fc:	andeq	r1, r0, r6, lsl lr
    1400:	andeq	r1, r0, sl, ror #28
    1404:	andeq	r1, r0, sl, asr #20
    1408:	andeq	r1, r0, lr, lsl lr
    140c:	andeq	r1, r0, sl, lsl sl
    1410:	andeq	r1, r0, r2, lsr #28
    1414:	andeq	r1, r0, lr, ror #28
    1418:	andeq	r1, r0, r0, ror lr
    141c:	andeq	r1, r0, r6, lsr lr
    1420:	andeq	r1, r0, r8, asr sl
    1424:	andeq	r1, r0, r8, asr fp
    1428:	andeq	r1, r0, ip, ror fp
    142c:	andeq	r1, r0, r0, lsr fp
    1430:	ldrdeq	r1, [r0], -r6
    1434:	andeq	r1, r0, r0, lsr #27
    1438:	andeq	r1, r0, r4, lsl #27
    143c:	andeq	r1, r0, r4, ror #19
    1440:	ldrdeq	r1, [r0], -lr
    1444:	andeq	r1, r0, sl, lsl #20
    1448:	muleq	r0, r8, sp
    144c:	muleq	r0, r8, r9
    1450:	andeq	r1, r0, ip, asr sp
    1454:	andeq	r1, r0, r4, ror #26
    1458:	andeq	r1, r0, r4, lsr #26
    145c:	andeq	r1, r0, r2, asr #19
    1460:	ldrdeq	r1, [r0], -r4
    1464:	andeq	r1, r0, r0, lsr sl
    1468:	ldrdeq	r1, [r0], -lr
    146c:	andeq	r1, r0, lr, asr #19
    1470:	andeq	r1, r0, r8, lsl #25
    1474:	andeq	r1, r0, r0, lsr sl
    1478:			; <UNDEFINED> instruction: 0x00001bb2
    147c:	andeq	r1, r0, r8, asr #22
    1480:	andeq	r1, r0, lr, ror fp
    1484:	andeq	r1, r0, lr, ror r9
    1488:	andeq	r1, r0, sl, lsr #15
    148c:	andeq	r1, r0, r8, lsl #13
    1490:	andeq	r1, r0, lr, lsr #24
    1494:	strdeq	r1, [r0], -r4
    1498:	bleq	3d5dc <__snprintf_chk@plt+0x3cad4>
    149c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    14a0:	strbtmi	fp, [sl], -r2, lsl #24
    14a4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    14a8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    14ac:	ldrmi	sl, [sl], #776	; 0x308
    14b0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    14b4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    14b8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    14bc:			; <UNDEFINED> instruction: 0xf85a4b06
    14c0:	stmdami	r6, {r0, r1, ip, sp}
    14c4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    14c8:	b	fe53f4cc <__snprintf_chk@plt+0xfe53e9c4>
    14cc:	bl	5bf4d0 <__snprintf_chk@plt+0x5be9c8>
    14d0:	andeq	r2, r1, r4, ror sl
    14d4:	muleq	r0, r4, r0
    14d8:	andeq	r0, r0, ip, lsr #1
    14dc:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    14e0:	ldr	r3, [pc, #20]	; 14fc <__snprintf_chk@plt+0x9f4>
    14e4:	ldr	r2, [pc, #20]	; 1500 <__snprintf_chk@plt+0x9f8>
    14e8:	add	r3, pc, r3
    14ec:	ldr	r2, [r3, r2]
    14f0:	cmp	r2, #0
    14f4:	bxeq	lr
    14f8:	b	a0c <__gmon_start__@plt>
    14fc:	andeq	r2, r1, r4, asr sl
    1500:	andeq	r0, r0, r8, lsr #1
    1504:	blmi	1d3524 <__snprintf_chk@plt+0x1d2a1c>
    1508:	bmi	1d26f0 <__snprintf_chk@plt+0x1d1be8>
    150c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1510:	andle	r4, r3, sl, ror r4
    1514:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1518:	ldrmi	fp, [r8, -r3, lsl #2]
    151c:	svclt	0x00004770
    1520:	andeq	r2, r1, ip, ror #23
    1524:	andeq	r2, r1, r8, ror #23
    1528:	andeq	r2, r1, r0, lsr sl
    152c:	muleq	r0, ip, r0
    1530:	stmdbmi	r9, {r3, fp, lr}
    1534:	bmi	25271c <__snprintf_chk@plt+0x251c14>
    1538:	bne	252724 <__snprintf_chk@plt+0x251c1c>
    153c:	svceq	0x00cb447a
    1540:			; <UNDEFINED> instruction: 0x01a1eb03
    1544:	andle	r1, r3, r9, asr #32
    1548:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    154c:	ldrmi	fp, [r8, -r3, lsl #2]
    1550:	svclt	0x00004770
    1554:	andeq	r2, r1, r0, asr #23
    1558:			; <UNDEFINED> instruction: 0x00012bbc
    155c:	andeq	r2, r1, r4, lsl #20
    1560:	strheq	r0, [r0], -r4
    1564:	blmi	2ae98c <__snprintf_chk@plt+0x2ade84>
    1568:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    156c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1570:	blmi	26fb24 <__snprintf_chk@plt+0x26f01c>
    1574:	ldrdlt	r5, [r3, -r3]!
    1578:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    157c:			; <UNDEFINED> instruction: 0xf7ff6818
    1580:			; <UNDEFINED> instruction: 0xf7ffea08
    1584:	blmi	1c1488 <__snprintf_chk@plt+0x1c0980>
    1588:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    158c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1590:	andeq	r2, r1, sl, lsl #23
    1594:	ldrdeq	r2, [r1], -r4
    1598:	muleq	r0, r8, r0
    159c:	andeq	r2, r1, r6, lsl #21
    15a0:	andeq	r2, r1, sl, ror #22
    15a4:	svclt	0x0000e7c4
    15a8:	strlt	r4, [r8, #-2058]	; 0xfffff7f6
    15ac:			; <UNDEFINED> instruction: 0xf7ff4478
    15b0:	stmdami	r9, {r1, r3, r9, fp, sp, lr, pc}
    15b4:			; <UNDEFINED> instruction: 0xf7ff4478
    15b8:	stmdami	r8, {r1, r2, r9, fp, sp, lr, pc}
    15bc:			; <UNDEFINED> instruction: 0xf7ff4478
    15c0:	stmdami	r7, {r1, r9, fp, sp, lr, pc}
    15c4:			; <UNDEFINED> instruction: 0x4008e8bd
    15c8:	vst3.16	{d20-d22}, [pc :256], r8
    15cc:			; <UNDEFINED> instruction: 0xf7ff5100
    15d0:	svclt	0x0000b9f7
    15d4:	andeq	r0, r0, r4, ror #13
    15d8:	andeq	r0, r0, r0, lsr #15
    15dc:	ldrdeq	r0, [r0], -r4
    15e0:	andeq	r0, r0, r0, lsl r9
    15e4:	svcmi	0x00f0e92d
    15e8:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    15ec:	ldrmi	r8, [r8], r2, lsl #22
    15f0:	strcs	pc, [r0, #2271]	; 0x8df
    15f4:			; <UNDEFINED> instruction: 0xf8df460c
    15f8:	strmi	r3, [r7], -r0, lsl #11
    15fc:	stmdavc	r9, {r1, r3, r4, r5, r6, sl, lr}
    1600:	ldmpl	r3, {r0, r1, r3, r5, r6, r7, ip, sp, pc}^
    1604:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}
    1608:			; <UNDEFINED> instruction: 0xf04f9369
    160c:			; <UNDEFINED> instruction: 0xf0000300
    1610:			; <UNDEFINED> instruction: 0xf8df8098
    1614:	cfsh32ge	mvfx3, mvfx9, #56
    1618:	smlabbcs	r0, r0, r2, r2
    161c:	movwls	r4, #21627	; 0x547b
    1620:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1624:			; <UNDEFINED> instruction: 0x46ab4630
    1628:	beq	3d76c <__snprintf_chk@plt+0x3cc64>
    162c:	movwls	r4, #25723	; 0x647b
    1630:	b	73f634 <__snprintf_chk@plt+0x73eb2c>
    1634:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1638:	movwls	r4, #29819	; 0x747b
    163c:			; <UNDEFINED> instruction: 0x4639227d
    1640:			; <UNDEFINED> instruction: 0xf7ff4630
    1644:			; <UNDEFINED> instruction: 0xf1baea20
    1648:	eorle	r0, r8, r0, lsl #30
    164c:	rsble	r2, r5, r0, lsl #26
    1650:	ldrtmi	r7, [r2], -r3, lsr #16
    1654:	stmdavc	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
    1658:			; <UNDEFINED> instruction: 0xf0002b00
    165c:			; <UNDEFINED> instruction: 0xf8df81db
    1660:	andcs	r1, r1, r8, lsr #10
    1664:	bleq	3d7a8 <__snprintf_chk@plt+0x3cca0>
    1668:			; <UNDEFINED> instruction: 0xf7ff4479
    166c:			; <UNDEFINED> instruction: 0xf8dfea12
    1670:	addcs	r1, r0, #28, 10	; 0x7000000
    1674:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1678:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    167c:	mulls	r0, r4, r8
    1680:	orrsne	lr, r9, #323584	; 0x4f000
    1684:			; <UNDEFINED> instruction: 0xf0002b02
    1688:	blcs	e1a38 <__snprintf_chk@plt+0xe0f30>
    168c:	adcshi	pc, r0, r0
    1690:			; <UNDEFINED> instruction: 0xf0002b01
    1694:	stccs	0, cr8, [r0, #-848]	; 0xfffffcb0
    1698:	addhi	pc, r4, r0, asr #32
    169c:	stccs	0, cr14, [r0, #-56]	; 0xffffffc8
    16a0:			; <UNDEFINED> instruction: 0xf894d166
    16a4:	b	13e56ac <__snprintf_chk@plt+0x13e4ba4>
    16a8:	blcs	86514 <__snprintf_chk@plt+0x85a0c>
    16ac:	bichi	pc, r1, r0
    16b0:			; <UNDEFINED> instruction: 0xf0002b03
    16b4:	blcs	61930 <__snprintf_chk@plt+0x60e28>
    16b8:	bichi	pc, r2, r0
    16bc:	blge	a676d8 <__snprintf_chk@plt+0xa66bd0>
    16c0:	ldrmi	r9, [sl], -r1, lsl #12
    16c4:	bcc	43ceec <__snprintf_chk@plt+0x43c3e4>
    16c8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    16cc:	ldrmi	r9, [r9], -r0
    16d0:	andcs	r4, r1, #16, 12	; 0x1000000
    16d4:	b	63f6d8 <__snprintf_chk@plt+0x63ebd0>
    16d8:	b	14e84b8 <__snprintf_chk@plt+0x14e79b0>
    16dc:			; <UNDEFINED> instruction: 0xf0000309
    16e0:			; <UNDEFINED> instruction: 0xf1b8813e
    16e4:			; <UNDEFINED> instruction: 0xf0000f00
    16e8:			; <UNDEFINED> instruction: 0xf1b981bc
    16ec:			; <UNDEFINED> instruction: 0xf0400f00
    16f0:			; <UNDEFINED> instruction: 0xf8df81ea
    16f4:	ldrbtmi	r3, [fp], #-1180	; 0xfffffb64
    16f8:	mulgt	r1, r4, r8
    16fc:			; <UNDEFINED> instruction: 0xf8df2001
    1700:	movwls	r1, #1172	; 0x494
    1704:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx11
    1708:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    170c:	andgt	pc, r4, sp, asr #17
    1710:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1714:	svceq	0x0000f1b9
    1718:	ands	sp, r9, r3, ror #2
    171c:	svceq	0x0001f1ba
    1720:	tsthi	r4, r0	; <UNPREDICTABLE>
    1724:	svceq	0x0002f1ba
    1728:	orrhi	pc, pc, r0
    172c:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1730:			; <UNDEFINED> instruction: 0xf8df447b
    1734:	ldrtmi	r1, [r2], -r8, ror #8
    1738:	ldrbtmi	r2, [r9], #-1
    173c:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1740:			; <UNDEFINED> instruction: 0xf8dfe795
    1744:			; <UNDEFINED> instruction: 0x4602145c
    1748:	ldrbtmi	r2, [r9], #-1
    174c:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1750:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1754:	strtcc	pc, [r0], #-2271	; 0xfffff721
    1758:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    175c:	blls	1a5b7cc <__snprintf_chk@plt+0x1a5acc4>
    1760:			; <UNDEFINED> instruction: 0xf040405a
    1764:	strdlt	r8, [fp], #-18	; 0xffffffee	; <UNPREDICTABLE>
    1768:	blhi	bca64 <__snprintf_chk@plt+0xbbf5c>
    176c:	svchi	0x00f0e8bd
    1770:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1774:	andcs	r4, r1, r2, lsr r6
    1778:			; <UNDEFINED> instruction: 0xf7ff4479
    177c:			; <UNDEFINED> instruction: 0xf8dfe98a
    1780:	addcs	r1, r0, #44, 8	; 0x2c000000
    1784:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1788:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    178c:	mulls	r0, r4, r8
    1790:	orrsne	lr, r9, #323584	; 0x4f000
    1794:			; <UNDEFINED> instruction: 0xf0002b02
    1798:	blcs	e1da4 <__snprintf_chk@plt+0xe129c>
    179c:	blcs	75844 <__snprintf_chk@plt+0x74d3c>
    17a0:	sbchi	pc, r9, r0
    17a4:	stmibeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    17a8:	strcs	pc, [r4], #-2271	; 0xfffff721
    17ac:	orrvc	pc, r0, #1325400064	; 0x4f000000
    17b0:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
    17b4:	andls	r4, r0, #26214400	; 0x1900000
    17b8:	andcs	r4, r1, #72, 12	; 0x4800000
    17bc:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17c0:	strbmi	r8, [sl], -r3, lsr #16
    17c4:	vmov.i16	<illegal reg q13.5>, #47872	; 0xbb00
    17c8:			; <UNDEFINED> instruction: 0xf1b8030d
    17cc:			; <UNDEFINED> instruction: 0xf0000f00
    17d0:	ldmibmi	r8!, {r6, r7, pc}^
    17d4:	ldrbtmi	r2, [r9], #-1
    17d8:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17dc:	svceq	0x0000f1bb
    17e0:			; <UNDEFINED> instruction: 0xf10ad0b6
    17e4:	strcc	r0, [r2], #-2561	; 0xfffff5ff
    17e8:	svceq	0x0004f1ba
    17ec:			; <UNDEFINED> instruction: 0xe725d0b0
    17f0:	andne	pc, r1, #603979779	; 0x24000003
    17f4:	tsteq	pc, r9	; <UNPREDICTABLE>
    17f8:	svclt	0x00082901
    17fc:	stmdavc	r5!, {r9, fp, sp}^
    1800:	eorne	lr, r9, pc, asr #20
    1804:	rsbsle	r4, pc, r3, lsl r6	; <UNPREDICTABLE>
    1808:	andeq	pc, r2, #1073741864	; 0x40000028
    180c:	svclt	0x00082b01
    1810:	blx	fec8bc20 <__snprintf_chk@plt+0xfec8b118>
    1814:	b	13fe224 <__snprintf_chk@plt+0x13fd71c>
    1818:	cmple	fp, r2, asr r2
    181c:	strteq	r7, [fp], #-2209	; 0xfffff75f
    1820:	b	10dfbb0 <__snprintf_chk@plt+0x10df0a8>
    1824:	tstmi	r3, #67108864	; 0x4000000
    1828:			; <UNDEFINED> instruction: 0xf1b84632
    182c:			; <UNDEFINED> instruction: 0xf0000f00
    1830:	stmibmi	r1!, {r1, r2, r3, r4, r5, r7, pc}^
    1834:	ldrbtmi	r2, [r9], #-1
    1838:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    183c:	stmdahi	r3!, {r3, r7, r8, r9, sl, sp, lr, pc}
    1840:	vmov.i16	<illegal reg q13.5>, #47872	; 0xbb00
    1844:	stccs	3, cr0, [r0, #-52]	; 0xffffffcc
    1848:			; <UNDEFINED> instruction: 0x4632d179
    184c:	svceq	0x0000f1b8
    1850:	ldmibmi	sl, {r2, r4, r6, ip, lr, pc}^
    1854:	ldrbtmi	r2, [r9], #-1
    1858:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    185c:	stmdavc	r3!, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    1860:	eorseq	pc, pc, #9
    1864:	tsteq	pc, r3	; <UNPREDICTABLE>
    1868:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
    186c:	rscshi	pc, r0, r0, asr #32
    1870:	smlabtcs	r0, sp, r9, lr
    1874:			; <UNDEFINED> instruction: 0xf1b84632
    1878:	andsle	r0, r5, r0, lsl #30
    187c:	ldrdcs	r4, [r1], -r0
    1880:			; <UNDEFINED> instruction: 0xf7ff4479
    1884:			; <UNDEFINED> instruction: 0xf1bae906
    1888:			; <UNDEFINED> instruction: 0xf43f0f03
    188c:	stmiavc	r3!, {r0, r5, r6, r8, r9, sl, fp, sp, pc}
    1890:	stmiavc	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
    1894:			; <UNDEFINED> instruction: 0xf43f2b00
    1898:	stmibmi	sl, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    189c:	andcs	r4, r1, r2, lsr r6
    18a0:			; <UNDEFINED> instruction: 0xf7ff4479
    18a4:	smmlsr	r3, r6, r8, lr
    18a8:	andcs	r4, r1, r7, asr #19
    18ac:			; <UNDEFINED> instruction: 0xf7ff4479
    18b0:			; <UNDEFINED> instruction: 0xe7e8e8f0
    18b4:	svclt	0x00142b02
    18b8:			; <UNDEFINED> instruction: 0xf0022200
    18bc:	bcs	20c8 <__snprintf_chk@plt+0x15c0>
    18c0:	blcs	f5e30 <__snprintf_chk@plt+0xf5328>
    18c4:	stmdbcs	pc, {r3, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    18c8:	msrhi	CPSR_f, r0
    18cc:			; <UNDEFINED> instruction: 0xf1000782
    18d0:	blcs	61ccc <__snprintf_chk@plt+0x611c4>
    18d4:	stmiavc	r0!, {r0, r2, r8, ip, lr, pc}
    18d8:	stmiavc	r5!, {r1, r3, r5, sl}^
    18dc:	andcs	lr, r0, #270336	; 0x42000
    18e0:			; <UNDEFINED> instruction: 0x46324315
    18e4:	strne	lr, [r0, #-2509]	; 0xfffff633
    18e8:	svceq	0x0000f1b8
    18ec:	tsthi	sp, r0	; <UNPREDICTABLE>
    18f0:			; <UNDEFINED> instruction: 0x200149b6
    18f4:			; <UNDEFINED> instruction: 0xf7ff4479
    18f8:	str	lr, [r9, -ip, asr #17]!
    18fc:			; <UNDEFINED> instruction: 0x200149b4
    1900:			; <UNDEFINED> instruction: 0xf7ff4479
    1904:	str	lr, [r3, -r6, asr #17]!
    1908:	blge	a557d8 <__snprintf_chk@plt+0xa54cd0>
    190c:	ldfccp	f7, [pc], #20	; 1928 <__snprintf_chk@plt+0xe20>
    1910:			; <UNDEFINED> instruction: 0x461c447f
    1914:	bcc	43d13c <__snprintf_chk@plt+0x43c634>
    1918:	strgt	ip, [pc], #-3855	; 1920 <__snprintf_chk@plt+0xe18>
    191c:	ldm	r7, {r0, r1, r5, r6, r9, sl, lr}
    1920:	stm	r4, {r0, r1}
    1924:	blcs	101938 <__snprintf_chk@plt+0x100e30>
    1928:	tsthi	r1, r0, lsl #4	; <UNPREDICTABLE>
    192c:			; <UNDEFINED> instruction: 0xf003e8df
    1930:	cdpmi	0, 5, cr6, cr7, cr9, {3}
    1934:	stmdahi	r3!, {r0, r2, r6}
    1938:	vmov.i16	<illegal reg q13.5>, #47872	; 0xbb00
    193c:	stmibmi	r6!, {r0, r2, r3, r8, r9}
    1940:	andcs	r4, r1, r2, lsr r6
    1944:			; <UNDEFINED> instruction: 0xf7ff4479
    1948:	str	lr, [r1, -r4, lsr #17]
    194c:	ldrbtmi	r4, [fp], #-2979	; 0xfffff45d
    1950:	stmibmi	r3!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    1954:	ldrbtmi	r2, [r9], #-1
    1958:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    195c:	mrc	7, 0, lr, cr8, cr14, {1}
    1960:	stmdavc	r3!, {r4, r9, fp, sp}^
    1964:	svceq	0x0000f1b8
    1968:	addshi	pc, r2, r0
    196c:	mulcs	r1, sp, r9
    1970:			; <UNDEFINED> instruction: 0xf7ff4479
    1974:	strbt	lr, [fp], lr, lsl #17
    1978:	sfmne	f3, 1, [r5], #936	; 0x3a8
    197c:	movwcs	r3, #1030	; 0x406
    1980:	blge	7f9dc <__snprintf_chk@plt+0x7eed4>
    1984:	b	10421f0 <__snprintf_chk@plt+0x10416e8>
    1988:	adcmi	r6, r5, #-2147483644	; 0x80000004
    198c:	andcs	lr, r2, #303104	; 0x4a000
    1990:	mvnsle	r4, fp, lsl #12
    1994:	movwcs	lr, #2509	; 0x9cd
    1998:			; <UNDEFINED> instruction: 0xf1b84632
    199c:			; <UNDEFINED> instruction: 0xf0000f00
    19a0:	ldmibmi	r1, {r2, r3, r7, pc}
    19a4:	ldrbtmi	r2, [r9], #-1
    19a8:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19ac:	stmibmi	pc, {r4, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    19b0:	ldrbtmi	r2, [r9], #-1
    19b4:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19b8:	stmibmi	sp, {r1, r3, r6, r7, r9, sl, sp, lr, pc}
    19bc:	mrc	6, 0, r4, cr8, cr2, {1}
    19c0:	andcs	r3, r1, r0, lsl sl
    19c4:			; <UNDEFINED> instruction: 0xf7ff4479
    19c8:	strb	lr, [r1], r4, ror #16
    19cc:	ldrtmi	r4, [r2], -r9, lsl #19
    19d0:	bcc	43d238 <__snprintf_chk@plt+0x43c730>
    19d4:	ldrbtmi	r2, [r9], #-1
    19d8:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19dc:	stmibmi	r6, {r3, r4, r5, r7, r9, sl, sp, lr, pc}
    19e0:	mrc	6, 0, r4, cr8, cr2, {1}
    19e4:	andcs	r3, r1, r0, lsl sl
    19e8:			; <UNDEFINED> instruction: 0xf7ff4479
    19ec:	ssat	lr, #16, r2, asr #16
    19f0:	ldrtmi	r4, [r2], -r2, lsl #19
    19f4:	bcc	43d25c <__snprintf_chk@plt+0x43c754>
    19f8:	ldrbtmi	r2, [r9], #-1
    19fc:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a00:	ldmdbmi	pc!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1a04:	mrc	6, 0, r4, cr8, cr2, {1}
    1a08:	andcs	r3, r1, r0, lsl sl
    1a0c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a10:	ldr	lr, [sp], r0, asr #16
    1a14:	andcs	r4, r1, fp, ror r9
    1a18:			; <UNDEFINED> instruction: 0xf7ff4479
    1a1c:	blls	1dbbb0c <__snprintf_chk@plt+0x1dbb004>
    1a20:	movweq	lr, #14936	; 0x3a58
    1a24:	mrcge	4, 4, APSR_nzcv, cr4, cr15, {1}
    1a28:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    1a2c:	svc	0x00dcf7fe
    1a30:	stmdavc	r3!, {r1, r2, r3, r7, r9, sl, sp, lr, pc}^
    1a34:	eorseq	pc, pc, #9
    1a38:	tsteq	pc, r3	; <UNPREDICTABLE>
    1a3c:			; <UNDEFINED> instruction: 0xe717095b
    1a40:	blt	16e3ad4 <__snprintf_chk@plt+0x16e2fcc>
    1a44:	movweq	pc, #54211	; 0xd3c3	; <UNPREDICTABLE>
    1a48:	blmi	1c3b64c <__snprintf_chk@plt+0x1c3ab44>
    1a4c:			; <UNDEFINED> instruction: 0xe670447b
    1a50:	smlabtcs	r0, sp, r9, lr
    1a54:	stmdbmi	lr!, {r0, sp}^
    1a58:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    1a5c:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a60:	blls	1fb6ac <__snprintf_chk@plt+0x1faba4>
    1a64:	svceq	0x0000f1b9
    1a68:	blmi	1ab5e74 <__snprintf_chk@plt+0x1ab536c>
    1a6c:			; <UNDEFINED> instruction: 0xf894447b
    1a70:	andcs	ip, r1, r1
    1a74:	strbmi	r9, [fp], -r0, lsl #6
    1a78:	bcs	43d2e0 <__snprintf_chk@plt+0x43c7d8>
    1a7c:			; <UNDEFINED> instruction: 0xf8cd9906
    1a80:			; <UNDEFINED> instruction: 0xf7ffc004
    1a84:			; <UNDEFINED> instruction: 0xf1b9e806
    1a88:			; <UNDEFINED> instruction: 0xf47f0f00
    1a8c:	ldrb	sl, [pc], -sl, lsr #29
    1a90:	andcs	r4, r1, r1, ror #18
    1a94:			; <UNDEFINED> instruction: 0xf7fe4479
    1a98:	usub8	lr, r9, ip
    1a9c:			; <UNDEFINED> instruction: 0xf0097863
    1aa0:	tstls	r0, pc, lsr r1
    1aa4:	ldmdbmi	sp, {r1, r4, r5, r9, sl, lr}^
    1aa8:	andseq	pc, pc, r3
    1aac:	andls	r0, r1, fp, asr r9
    1ab0:	andcs	r4, r1, r9, ror r4
    1ab4:	svc	0x00ecf7fe
    1ab8:	ldmdbmi	r9, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    1abc:	ldrbtmi	r2, [r9], #-1
    1ac0:	svc	0x00e6f7fe
    1ac4:	blmi	15fb3dc <__snprintf_chk@plt+0x15fa8d4>
    1ac8:			; <UNDEFINED> instruction: 0xe615447b
    1acc:			; <UNDEFINED> instruction: 0xf1042b02
    1ad0:	blx	17c1ae0 <__snprintf_chk@plt+0x17c0fd8>
    1ad4:			; <UNDEFINED> instruction: 0xf04ffa85
    1ad8:	svclt	0x00140b00
    1adc:	strcs	r2, [r6, -r8, lsl #14]
    1ae0:			; <UNDEFINED> instruction: 0xf8104427
    1ae4:	b	13d46f0 <__snprintf_chk@plt+0x13d3be8>
    1ae8:	b	108a31c <__snprintf_chk@plt+0x1089814>
    1aec:	addmi	r6, r7, #-1610612735	; 0xa0000001
    1af0:	bcs	2bc408 <__snprintf_chk@plt+0x2bb900>
    1af4:			; <UNDEFINED> instruction: 0xd1f44693
    1af8:	svceq	0x0000f1b8
    1afc:	tstls	r0, fp, lsl r0
    1b00:	stmdbmi	r9, {r1, r4, r5, r9, sl, lr}^
    1b04:	ldrbtmi	r2, [r9], #-1
    1b08:	svc	0x00c2f7fe
    1b0c:	ldrbmi	r4, [r2], -r7, asr #18
    1b10:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    1b14:			; <UNDEFINED> instruction: 0xf7fe2001
    1b18:			; <UNDEFINED> instruction: 0xe619efbc
    1b1c:	ldrtmi	r4, [r2], -r4, asr #18
    1b20:	ldrbtmi	r2, [r9], #-1
    1b24:	svc	0x00b4f7fe
    1b28:	stmdbmi	r2, {r1, r4, r9, sl, sp, lr, pc}^
    1b2c:	ldrbtmi	r2, [r9], #-1
    1b30:	svc	0x00aef7fe
    1b34:	tstls	r0, ip, lsl #12
    1b38:	ldmdbmi	pc!, {r1, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    1b3c:	stmib	sp, {r0, sp}^
    1b40:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    1b44:	svc	0x00a4f7fe
    1b48:			; <UNDEFINED> instruction: 0xf7fee602
    1b4c:	mrc	15, 0, lr, cr8, cr4, {1}
    1b50:			; <UNDEFINED> instruction: 0x46323a10
    1b54:			; <UNDEFINED> instruction: 0xf1b89500
    1b58:	andle	r0, r5, r0, lsl #30
    1b5c:	andcs	r4, r1, r7, lsr r9
    1b60:			; <UNDEFINED> instruction: 0xf7fe4479
    1b64:	ldrb	lr, [r3, #3990]!	; 0xf96
    1b68:	andcs	r4, r1, r5, lsr r9
    1b6c:			; <UNDEFINED> instruction: 0xf7fe4479
    1b70:	strb	lr, [sp, #3984]!	; 0xf90
    1b74:	andeq	r2, r1, r4, asr #18
    1b78:	andeq	r0, r0, r0, lsr #1
    1b7c:	andeq	r0, r0, ip, ror #30
    1b80:			; <UNDEFINED> instruction: 0x00000fb8
    1b84:	strdeq	r0, [r0], -ip
    1b88:	andeq	r0, r0, r0, asr #28
    1b8c:	andeq	r1, r0, r2, lsr r8
    1b90:	andeq	r0, r0, r6, asr #26
    1b94:			; <UNDEFINED> instruction: 0x00000ebe
    1b98:	strdeq	r0, [r0], -ip
    1b9c:	andeq	r0, r0, sl, lsl #27
    1ba0:	strdeq	r0, [r0], -r6
    1ba4:	andeq	r2, r1, r8, ror #15
    1ba8:	andeq	r0, r0, r8, ror #26
    1bac:	andeq	r1, r0, r2, lsr #14
    1bb0:	andeq	r0, r0, r6, lsr #27
    1bb4:	muleq	r0, lr, sp
    1bb8:	andeq	r0, r0, lr, ror pc
    1bbc:	andeq	r0, r0, r6, ror #27
    1bc0:	andeq	r0, r0, r8, lsl #28
    1bc4:	andeq	r1, r0, r8, asr #2
    1bc8:	andeq	r0, r0, r0, lsr #28
    1bcc:			; <UNDEFINED> instruction: 0x00000fb4
    1bd0:	andeq	r0, r0, r4, ror #26
    1bd4:	strdeq	r0, [r0], -r8
    1bd8:			; <UNDEFINED> instruction: 0x00000cb4
    1bdc:	andeq	r0, r0, lr, asr #21
    1be0:	andeq	r0, r0, sl, lsr #24
    1be4:	andeq	r0, r0, ip, lsr ip
    1be8:	andeq	r0, r0, sl, ror #28
    1bec:	andeq	r0, r0, r2, lsr lr
    1bf0:			; <UNDEFINED> instruction: 0x00000db8
    1bf4:	andeq	r0, r0, lr, lsl #27
    1bf8:	andeq	r0, r0, r4, ror #26
    1bfc:	andeq	r0, r0, sl, lsr sp
    1c00:	andeq	r0, r0, r4, lsl sp
    1c04:	andeq	r0, r0, r8, asr #20
    1c08:	andeq	r0, r0, r2, asr sl
    1c0c:	ldrdeq	r0, [r0], -r8
    1c10:	andeq	r0, r0, r6, lsr #21
    1c14:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c18:	andeq	r0, r0, r8, lsr #22
    1c1c:	andeq	r0, r0, r0, asr sl
    1c20:	andeq	r0, r0, sl, lsl #27
    1c24:	andeq	r0, r0, ip, ror #18
    1c28:	andeq	r0, r0, lr, lsr lr
    1c2c:	andeq	r0, r0, r6, ror lr
    1c30:	andeq	r0, r0, sl, asr sp
    1c34:	andeq	r0, r0, sl, asr #27
    1c38:	andeq	r0, r0, sl, asr lr
    1c3c:	andeq	r0, r0, r8, lsr ip
    1c40:	andeq	r0, r0, ip, lsr ip
    1c44:	mvnsmi	lr, #737280	; 0xb4000
    1c48:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1c4c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1c50:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1c54:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1c58:	blne	1d92e54 <__snprintf_chk@plt+0x1d9234c>
    1c5c:	strhle	r1, [sl], -r6
    1c60:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1c64:	svccc	0x0004f855
    1c68:	strbmi	r3, [sl], -r1, lsl #8
    1c6c:	ldrtmi	r4, [r8], -r1, asr #12
    1c70:	adcmi	r4, r6, #152, 14	; 0x2600000
    1c74:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1c78:	svclt	0x000083f8
    1c7c:	andeq	r2, r1, r2, ror #3
    1c80:	ldrdeq	r2, [r1], -r8
    1c84:	svclt	0x00004770

Disassembly of section .fini:

00001c88 <.fini>:
    1c88:	push	{r3, lr}
    1c8c:	pop	{r3, pc}
