{"vcs1":{"timestamp_begin":1739356160.592784920, "rt":0.26, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1739356160.933722003, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739356161.249904348, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739356160.362569006}
{"VCS_COMP_START_TIME": 1739356160.362569006}
{"VCS_COMP_END_TIME": 1739356161.469510074}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265556}}
{"vcselab": {"peak_mem": 150344}}
