	component mac1 is
		port (
			result  : out std_logic_vector(15 downto 0);                    -- result
			dataa_0 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- dataa_0
			datab_0 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- datab_0
			clock0  : in  std_logic                     := 'X'              -- clock0
		);
	end component mac1;

