#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002826c4a16b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002826c4a1840 .scope module, "tb" "tb" 3 44;
 .timescale -12 -12;
L_000002826c49b800 .functor NOT 1, L_000002826c513d40, C4<0>, C4<0>, C4<0>;
L_000002826c49c360 .functor XOR 2, L_000002826c512800, L_000002826c5128a0, C4<00>, C4<00>;
L_000002826c49bdb0 .functor XOR 2, L_000002826c49c360, L_000002826c513f20, C4<00>, C4<00>;
v000002826c512580_0 .net *"_ivl_10", 1 0, L_000002826c513f20;  1 drivers
v000002826c5142e0_0 .net *"_ivl_12", 1 0, L_000002826c49bdb0;  1 drivers
v000002826c512bc0_0 .net *"_ivl_2", 1 0, L_000002826c512760;  1 drivers
v000002826c512ee0_0 .net *"_ivl_4", 1 0, L_000002826c512800;  1 drivers
v000002826c513b60_0 .net *"_ivl_6", 1 0, L_000002826c5128a0;  1 drivers
v000002826c513660_0 .net *"_ivl_8", 1 0, L_000002826c49c360;  1 drivers
v000002826c514380_0 .net "a", 0 0, v000002826c49d270_0;  1 drivers
v000002826c5130c0_0 .net "b", 0 0, v000002826c49c730_0;  1 drivers
v000002826c5141a0_0 .net "c", 0 0, v000002826c49cd70_0;  1 drivers
v000002826c5138e0_0 .var "clk", 0 0;
v000002826c513520_0 .net "d", 0 0, v000002826c49d3b0_0;  1 drivers
v000002826c513c00_0 .net "out_dut", 0 0, L_000002826c49b790;  1 drivers
v000002826c512da0_0 .net "out_n_dut", 0 0, L_000002826c49bcd0;  1 drivers
v000002826c512620_0 .net "out_n_ref", 0 0, L_000002826c49c600;  1 drivers
v000002826c512e40_0 .net "out_ref", 0 0, L_000002826c49c590;  1 drivers
v000002826c513980_0 .var/2u "stats1", 223 0;
v000002826c513a20_0 .var/2u "strobe", 0 0;
v000002826c513ca0_0 .net "tb_match", 0 0, L_000002826c513d40;  1 drivers
v000002826c5137a0_0 .net "tb_mismatch", 0 0, L_000002826c49b800;  1 drivers
v000002826c512940_0 .net "wavedrom_enable", 0 0, v000002826c49d450_0;  1 drivers
v000002826c5126c0_0 .net "wavedrom_title", 511 0, v000002826c49c9b0_0;  1 drivers
L_000002826c512760 .concat [ 1 1 0 0], L_000002826c49c600, L_000002826c49c590;
L_000002826c512800 .concat [ 1 1 0 0], L_000002826c49c600, L_000002826c49c590;
L_000002826c5128a0 .concat [ 1 1 0 0], L_000002826c49bcd0, L_000002826c49b790;
L_000002826c513f20 .concat [ 1 1 0 0], L_000002826c49c600, L_000002826c49c590;
L_000002826c513d40 .cmp/eeq 2, L_000002826c512760, L_000002826c49bdb0;
S_000002826c4a3c90 .scope module, "good1" "RefModule" 3 93, 4 2 0, S_000002826c4a1840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "out_n";
L_000002826c49c050 .functor AND 1, v000002826c49d270_0, v000002826c49c730_0, C4<1>, C4<1>;
L_000002826c49bd40 .functor AND 1, v000002826c49cd70_0, v000002826c49d3b0_0, C4<1>, C4<1>;
L_000002826c49c590 .functor OR 1, L_000002826c49c050, L_000002826c49bd40, C4<0>, C4<0>;
L_000002826c49c600 .functor NOT 1, L_000002826c49c590, C4<0>, C4<0>, C4<0>;
v000002826c49c870_0 .net "a", 0 0, v000002826c49d270_0;  alias, 1 drivers
v000002826c49cc30_0 .net "b", 0 0, v000002826c49c730_0;  alias, 1 drivers
v000002826c49ccd0_0 .net "c", 0 0, v000002826c49cd70_0;  alias, 1 drivers
v000002826c49ca50_0 .net "d", 0 0, v000002826c49d3b0_0;  alias, 1 drivers
v000002826c49d590_0 .net "out", 0 0, L_000002826c49c590;  alias, 1 drivers
v000002826c49d090_0 .net "out_n", 0 0, L_000002826c49c600;  alias, 1 drivers
v000002826c49d130_0 .net "w1", 0 0, L_000002826c49c050;  1 drivers
v000002826c49c910_0 .net "w2", 0 0, L_000002826c49bd40;  1 drivers
S_000002826c4a3e20 .scope module, "stim1" "stimulus_gen" 3 86, 3 7 0, S_000002826c4a1840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v000002826c49d270_0 .var "a", 0 0;
v000002826c49c730_0 .var "b", 0 0;
v000002826c49cd70_0 .var "c", 0 0;
v000002826c49d1d0_0 .net "clk", 0 0, v000002826c5138e0_0;  1 drivers
v000002826c49d3b0_0 .var "d", 0 0;
v000002826c49d450_0 .var "wavedrom_enable", 0 0;
v000002826c49c9b0_0 .var "wavedrom_title", 511 0;
E_000002826c4bdde0/0 .event negedge, v000002826c49d1d0_0;
E_000002826c4bdde0/1 .event posedge, v000002826c49d1d0_0;
E_000002826c4bdde0 .event/or E_000002826c4bdde0/0, E_000002826c4bdde0/1;
E_000002826c4bdce0 .event negedge, v000002826c49d1d0_0;
S_000002826c4a6a50 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_000002826c4a3e20;
 .timescale -12 -12;
v000002826c49d630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002826c4a6be0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_000002826c4a3e20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002826c4a6d70 .scope module, "top_module1" "TopModule" 3 101, 5 3 0, S_000002826c4a1840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "out_n";
L_000002826c49bc60 .functor AND 1, v000002826c49d270_0, v000002826c49c730_0, C4<1>, C4<1>;
L_000002826c49b720 .functor AND 1, v000002826c49cd70_0, v000002826c49d3b0_0, C4<1>, C4<1>;
L_000002826c49b790 .functor OR 1, L_000002826c49bc60, L_000002826c49b720, C4<0>, C4<0>;
L_000002826c49bcd0 .functor NOT 1, L_000002826c49b790, C4<0>, C4<0>, C4<0>;
v000002826c49ceb0_0 .net "a", 0 0, v000002826c49d270_0;  alias, 1 drivers
v000002826c49caf0_0 .net "and1_out", 0 0, L_000002826c49bc60;  1 drivers
v000002826c49cf50_0 .net "and2_out", 0 0, L_000002826c49b720;  1 drivers
v000002826c512b20_0 .net "b", 0 0, v000002826c49c730_0;  alias, 1 drivers
v000002826c513160_0 .net "c", 0 0, v000002826c49cd70_0;  alias, 1 drivers
v000002826c513ac0_0 .net "d", 0 0, v000002826c49d3b0_0;  alias, 1 drivers
v000002826c514240_0 .net "out", 0 0, L_000002826c49b790;  alias, 1 drivers
v000002826c513840_0 .net "out_n", 0 0, L_000002826c49bcd0;  alias, 1 drivers
S_000002826c4b7c20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 111, 3 111 0, S_000002826c4a1840;
 .timescale -12 -12;
E_000002826c4bd560 .event edge, v000002826c513a20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002826c513a20_0;
    %nor/r;
    %assign/vec4 v000002826c513a20_0, 0;
    %wait E_000002826c4bd560;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002826c4a3e20;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002826c49d3b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002826c49cd70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002826c49c730_0, 0, 1;
    %store/vec4 v000002826c49d270_0, 0, 1;
    %wait E_000002826c4bdce0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002826c4bdde0;
    %load/vec4 v000002826c49d3b0_0;
    %load/vec4 v000002826c49cd70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002826c49c730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002826c49d270_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002826c49d270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826c49c730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826c49cd70_0, 0;
    %assign/vec4 v000002826c49d3b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000002826c4a6be0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002826c4bdde0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v000002826c49d3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826c49cd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826c49c730_0, 0;
    %assign/vec4 v000002826c49d270_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002826c4a1840;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002826c5138e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002826c513a20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002826c4a1840;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000002826c5138e0_0;
    %inv;
    %store/vec4 v000002826c5138e0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002826c4a1840;
T_6 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v000002826c49d1d0_0, v000002826c5137a0_0, v000002826c514380_0, v000002826c5130c0_0, v000002826c5141a0_0, v000002826c513520_0, v000002826c512e40_0, v000002826c513c00_0, v000002826c512620_0, v000002826c512da0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002826c4a1840;
T_7 ;
    %load/vec4 v000002826c513980_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000002826c513980_0, 128, 32>, &PV<v000002826c513980_0, 96, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v000002826c513980_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_n", &PV<v000002826c513980_0, 64, 32>, &PV<v000002826c513980_0, 32, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_n" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002826c513980_0, 192, 32>, &PV<v000002826c513980_0, 0, 32> {0 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", &PV<v000002826c513980_0, 192, 32>, &PV<v000002826c513980_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000002826c4a1840;
T_8 ;
    %wait E_000002826c4bdde0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002826c513980_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002826c513980_0, 4, 32;
    %load/vec4 v000002826c513ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002826c513980_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002826c513980_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002826c513980_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002826c513980_0, 4, 32;
T_8.0 ;
    %load/vec4 v000002826c512e40_0;
    %load/vec4 v000002826c512e40_0;
    %load/vec4 v000002826c513c00_0;
    %xor;
    %load/vec4 v000002826c512e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000002826c513980_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002826c513980_0, 4, 32;
T_8.6 ;
    %load/vec4 v000002826c513980_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002826c513980_0, 4, 32;
T_8.4 ;
    %load/vec4 v000002826c512620_0;
    %load/vec4 v000002826c512620_0;
    %load/vec4 v000002826c512da0_0;
    %xor;
    %load/vec4 v000002826c512620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000002826c513980_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 145 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002826c513980_0, 4, 32;
T_8.10 ;
    %load/vec4 v000002826c513980_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002826c513980_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002826c4a1840;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 153 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 154 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob077_wire_decl_test.sv";
    "dataset_code-complete-iccad2023/Prob077_wire_decl_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob077_wire_decl/Prob077_wire_decl_sample01.sv";
