<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 190617.01 autogenerated file 
       Input: /huaihe/proj/ic/wa/jiongz/work/soc_dv/verify_common/regmodel/outdir/pico_def_demo/spec/manual/openreg.rdl
       Parms: openreg.parms
       Date: Tue Aug 13 05:29:54 EDT 2019
 -->

<map version="190617.01">
  <id>addrmap_PICO</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_PICO registers</shorttext>
  <regset>
    <id>ral_regs_demo</id>
    <shorttext>ral_regs_demo registers</shorttext>
    <baseaddr>0x0</baseaddr>
    <reg>
      <id>CTRL</id>
      <parentpath>ral_regs_demo</parentpath>
      <shorttext>Control Register</shorttext>
      <baseaddr>0x0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Convolution MAC array Registers
]]></longtext>
      <field>
        <id>PRESCALER</id>
        <shorttext>PRESCALER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
      </field>
      <field>
        <id>MODE</id>
        <shorttext>MODE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>MASTER</id>
        <shorttext>MASTER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>rw</hwaccess>
          <we></we>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[Selects master mode when written to one, and slave mode when
            written to zero. If SS is configured as an input and driven low while
            master mode is set, master mode will be cleared]]></longtext>
      </field>
      <field>
        <id>DORD</id>
        <shorttext>DORD field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[DORD decides the data order when a byte is shifted out from
            the DATA register. When DORD is written to one, the least-significant
            bit (lsb) of the data byte is transmitted first, and when DORD is
            written to zero, the most-significant bit (msb) of the data byte is
            transmitted first]]></longtext>
      </field>
      <field>
        <id>ENABLE</id>
        <shorttext>ENABLE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[Setting this bit enables the SPI module. This bit must be
            set to enable any SPI operations]]></longtext>
      </field>
      <field>
        <id>CLK2X</id>
        <shorttext>CLK2X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[When this bit is set, the SPI speed (SCK frequency) will be
            doubled in master mode]]></longtext>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>INTCTRL</id>
      <parentpath>ral_regs_demo</parentpath>
      <shorttext>Interrupt Control</shorttext>
      <baseaddr>0x4</baseaddr>
      <width>32</width>
      <field>
        <id>INTLVL</id>
        <shorttext>INTLVL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <longtext><![CDATA[These bits enable the SPI interrupt and select the interrupt level]]></longtext>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>STATUS</id>
      <parentpath>ral_regs_demo</parentpath>
      <shorttext>STATUS register</shorttext>
      <baseaddr>0x8</baseaddr>
      <width>32</width>
      <field>
        <id>WRCOL</id>
        <shorttext>WRCOL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>rw</hwaccess>
          <we></we>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>IF</id>
        <shorttext>IF field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>rw</hwaccess>
          <we></we>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <hwmod></hwmod>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>RCNT_SAT</id>
      <parentpath>ral_regs_demo</parentpath>
      <shorttext>RCNT_SAT register</shorttext>
      <baseaddr>0xc</baseaddr>
      <width>32</width>
      <field>
        <id>en</id>
        <shorttext>en field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[SW Configuration field]]></longtext>
      </field>
      <field>
        <id>subch</id>
        <shorttext>subch field</shorttext>
        <access>WRC</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
          <we></we>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>5</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>str</id>
        <shorttext>str field</shorttext>
        <access>WRC</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
          <we></we>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>10</width>
        <hwmod></hwmod>
        <subcatcode>1</subcatcode>
      </field>
      <access>RW</access>
    </reg>
    <highaddr>0xf</highaddr>
  </regset>
</map>
