0.7
2020.2
Jun 10 2021
20:04:57
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/tb_cpu_top.v,1745120426,verilog,,,,tb_cpu_top,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/accumulator.v,1744279622,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/address_mux.v,,accumulator,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/address_mux.v,1744638795,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/alu.v,,address_mux,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/alu.v,1745051897,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/controller.v,,alu,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/controller.v,1745398646,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/cpu_top.v,,controller,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/cpu_top.v,1745051657,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/hazard_detection_unit.v,,cpu_top,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/hazard_detection_unit.v,1745027041,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/instruction_register.v,,hazard_detection_unit,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/instruction_register.v,1744279505,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v,,instruction_register,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v,1744800593,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/program_counter.v,,memory,,,,,,,,
D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/program_counter.v,1745116589,verilog,,D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/tb_cpu_top.v,,program_counter,,,,,,,,
