Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 10354
gpu_sim_insn = 6008832
gpu_ipc =     580.3392
gpu_tot_sim_cycle = 10354
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     580.3392
gpu_tot_issued_cta = 256
gpu_occupancy = 84.2823% 
gpu_tot_occupancy = 84.2823% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1263
partiton_level_parallism_total  =       2.1263
partiton_level_parallism_util =      10.0484
partiton_level_parallism_util_total  =      10.0484
L2_BW  =      81.6510 GB/Sec
L2_BW_total  =      81.6510 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 408
	L1D_cache_core[1]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 529
	L1D_cache_core[2]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 326
	L1D_cache_core[3]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 463
	L1D_cache_core[4]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 360
	L1D_cache_core[5]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 468
	L1D_cache_core[6]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 465
	L1D_cache_core[7]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 440
	L1D_cache_core[8]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 402
	L1D_cache_core[9]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 430
	L1D_cache_core[10]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 284
	L1D_cache_core[11]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 452
	L1D_cache_core[12]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 382
	L1D_cache_core[13]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 414
	L1D_cache_core[14]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 536
	L1D_cache_core[15]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 440
	L1D_cache_core[16]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 376
	L1D_cache_core[17]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 436
	L1D_cache_core[18]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 404
	L1D_cache_core[19]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 407
	L1D_cache_core[20]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 400
	L1D_cache_core[21]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 541
	L1D_cache_core[22]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 364
	L1D_cache_core[23]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 422
	L1D_cache_core[24]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 367
	L1D_cache_core[25]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 466
	L1D_cache_core[26]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 330
	L1D_cache_core[27]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 577
	L1D_cache_core[28]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 396
	L1D_cache_core[29]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 488
	L1D_cache_core[30]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 296
	L1D_cache_core[31]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 305
	L1D_cache_core[32]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 321
	L1D_cache_core[33]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 529
	L1D_cache_core[34]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 370
	L1D_cache_core[35]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 416
	L1D_cache_core[36]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 379
	L1D_cache_core[37]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 365
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11776
	L1D_total_cache_miss_rate = 0.4694
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 15754
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9579
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6175
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9728
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 777
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4086
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211445	W0_Idle:106216	W0_Scoreboard:173875	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77824 {8:9728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1149 
max_icnt2mem_latency = 325 
maxmrqlatency = 81 
max_icnt2sh_latency = 55 
averagemflatency = 551 
avg_icnt2mem_latency = 103 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 6 
mrq_lat_table:5283 	753 	1009 	1331 	1892 	971 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4589 	5657 	10067 	1703 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8536 	6896 	6046 	538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11940 	4829 	2960 	1878 	409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5234      5234      5945      5947      6006      6004      6319      6074      6359      6352         0         0         0         0         0         0 
dram[1]:      5234      5234      5954      5943      6002      5999      6085      6068      6338      6384         0         0         0         0         0         0 
dram[2]:      5234      5234      5955      5951      6025      6014      6085      6289      6380      6355         0         0         0         0         0         0 
dram[3]:      5234      5234      5944      5936      6009      6020      6285      6297      6339      6342         0         0         0         0         0         0 
dram[4]:      5234      5234      5944      5942      6002      6009      6316      6318      6349      6367         0         0         0         0         0         0 
dram[5]:      5234      5234      5941      5940      6019      6002      6291      6304      6356      6364         0         0         0         0         0         0 
dram[6]:      5227      5227      5954      5955      5995      6026      6295      6304      6391      6394         0         0         0         0         0         0 
dram[7]:      5227      5231      5950      5967      5982      5981      6298      6079      6398      6366         0         0         0         0         0         0 
dram[8]:      5227      5227      5959      5962      6028      6015      6078      6079      7799      7605         0         0         0         0         0         0 
dram[9]:      5227      5227      5941      5973      6032      6038      6095      6093      7669      7852         0         0         0         0         0         0 
dram[10]:      5227      5227      5949      5945      6014      6020      6097      6091      6398      6398         0         0         0         0         0         0 
dram[11]:      5227      5227      5936      5946      6035      6042      6294      6309      6404      7631         0         0         0         0         0         0 
dram[12]:      5227      5227      5945      5938      6013      6012      6091      6097      6375      6373         0         0         0         0         0         0 
dram[13]:      5227      5227      5946      5946      6016      6013      6090      6081      6387      6365         0         0         0         0         0         0 
dram[14]:      5227      5227      5953      5958      6028      6034      6078      6075      6353      6357         0         0         0         0         0         0 
dram[15]:      5227      5227      5951      5951      6006      6004      6078      6080      6357      6401         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 11266/160 = 70.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:        986       979      1076      1119      1310      1268      1459      1445       791       792    none      none      none      none      none      none  
dram[1]:        988       988      1076      1112      1285      1276      1438      1422       774       774    none      none      none      none      none      none  
dram[2]:        963      1013      1051      1074      1298      1299      1447      1444       812       799    none      none      none      none      none      none  
dram[3]:        971       984      1035      1072      1272      1270      1433      1442       807       803    none      none      none      none      none      none  
dram[4]:        952      1003      1084      1080      1284      1302      1450      1466       778       775    none      none      none      none      none      none  
dram[5]:        950      1001      1111      1093      1275      1263      1437      1443       770       776    none      none      none      none      none      none  
dram[6]:        974      1022      1084      1087      1281      1285      1421      1431       775       812    none      none      none      none      none      none  
dram[7]:        975      1022      1041      1060      1315      1294      1429      1432       783       802    none      none      none      none      none      none  
dram[8]:        992       984      1122      1079      1242      1262      1391      1401       761       758    none      none      none      none      none      none  
dram[9]:        983       987      1100      1078      1216      1242      1425      1414       758       760    none      none      none      none      none      none  
dram[10]:        998       960      1085      1031      1254      1284      1466      1459       745       772    none      none      none      none      none      none  
dram[11]:        966       965      1062      1031      1266      1281      1427      1436       756       752    none      none      none      none      none      none  
dram[12]:       1023       954      1061      1069      1270      1291      1397      1390       784       787    none      none      none      none      none      none  
dram[13]:       1025       956      1079      1068      1268      1304      1383      1390       790       785    none      none      none      none      none      none  
dram[14]:        993       958      1080      1085      1276      1274      1437      1404       817       805    none      none      none      none      none      none  
dram[15]:        985       961      1088      1071      1298      1244      1439      1414       817       789    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        740       748      1124       937      1104      1117      1124      1116      1017      1027         0         0         0         0         0         0
dram[1]:        734       739      1127      1075      1117      1118      1110      1109      1018      1038         0         0         0         0         0         0
dram[2]:        738       731      1093      1078      1124      1116      1121      1115      1096      1019         0         0         0         0         0         0
dram[3]:        738       724      1104      1116      1107      1105      1123      1114      1003      1020         0         0         0         0         0         0
dram[4]:        751       750      1074      1051      1104      1100      1134      1121      1068      1074         0         0         0         0         0         0
dram[5]:        780       773      1108      1037      1107      1090      1135      1119      1051      1062         0         0         0         0         0         0
dram[6]:        826       816      1125      1071      1124      1106      1142      1111      1080      1080         0         0         0         0         0         0
dram[7]:        813       805       992      1115      1107      1120      1119      1130      1077      1075         0         0         0         0         0         0
dram[8]:        740       745      1137      1122      1129      1127      1126      1121       711       763         0         0         0         0         0         0
dram[9]:        734       729      1114      1144      1137      1143      1123      1117       736       756         0         0         0         0         0         0
dram[10]:        753       743       819      1027      1143      1149      1114      1124      1069      1055         0         0         0         0         0         0
dram[11]:        728       749       793      1050      1110      1112      1119      1115      1036       748         0         0         0         0         0         0
dram[12]:        741       731      1046      1085      1105      1120      1118      1116      1053      1045         0         0         0         0         0         0
dram[13]:        720       726      1097      1085      1106      1097      1119      1110      1047      1047         0         0         0         0         0         0
dram[14]:        742       738      1041      1116      1118      1124      1125      1112      1015      1027         0         0         0         0         0         0
dram[15]:        726       743      1121      1102      1098      1120      1122      1112      1052      1053         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59690 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01166
n_activity=6549 dram_eff=0.1075
bk0: 64a 59272i bk1: 64a 59065i bk2: 64a 59476i bk3: 64a 59400i bk4: 64a 59793i bk5: 64a 59731i bk6: 64a 59351i bk7: 64a 59585i bk8: 32a 59603i bk9: 32a 59512i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.246439
Bank_Level_Parallism_Col = 2.230439
Bank_Level_Parallism_Ready = 1.041193
write_to_read_ratio_blp_rw_average = 0.178162
GrpLevelPara = 2.052239 

BW Util details:
bwutil = 0.011655 
total_CMD = 60402 
util_bw = 704 
Wasted_Col = 3719 
Wasted_Row = 0 
Idle = 55979 

BW Util Bottlenecks: 
RCDc_limit = 843 
RCDWRc_limit = 0 
WTRc_limit = 640 
RTWc_limit = 65 
CCDLc_limit = 7159 
rwq = 0 
CCDLc_limit_alone = 6685 
WTRc_limit_alone = 166 
RTWc_limit_alone = 65 

Commands details: 
total_CMD = 60402 
n_nop = 59690 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.011788 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.002809 
queue_avg = 0.848167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.848167
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59690 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01166
n_activity=6987 dram_eff=0.1008
bk0: 64a 59495i bk1: 64a 59526i bk2: 64a 59458i bk3: 64a 59453i bk4: 64a 59883i bk5: 64a 59930i bk6: 64a 59504i bk7: 64a 59429i bk8: 32a 59541i bk9: 32a 59382i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.174214
Bank_Level_Parallism_Col = 2.163567
Bank_Level_Parallism_Ready = 1.052557
write_to_read_ratio_blp_rw_average = 0.262597
GrpLevelPara = 2.015498 

BW Util details:
bwutil = 0.011655 
total_CMD = 60402 
util_bw = 704 
Wasted_Col = 3492 
Wasted_Row = 0 
Idle = 56206 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 89 
RTWc_limit = 291 
CCDLc_limit = 6440 
rwq = 0 
CCDLc_limit_alone = 6370 
WTRc_limit_alone = 74 
RTWc_limit_alone = 236 

Commands details: 
total_CMD = 60402 
n_nop = 59690 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.011788 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.002809 
queue_avg = 0.676070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.67607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59688 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01166
n_activity=6716 dram_eff=0.1048
bk0: 64a 59567i bk1: 64a 59519i bk2: 64a 59400i bk3: 64a 59444i bk4: 64a 59779i bk5: 64a 59956i bk6: 64a 59504i bk7: 64a 59520i bk8: 32a 59381i bk9: 32a 59310i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.179105
Bank_Level_Parallism_Col = 2.169855
Bank_Level_Parallism_Ready = 1.052557
write_to_read_ratio_blp_rw_average = 0.290403
GrpLevelPara = 2.073728 

BW Util details:
bwutil = 0.011655 
total_CMD = 60402 
util_bw = 704 
Wasted_Col = 3584 
Wasted_Row = 0 
Idle = 56114 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 281 
CCDLc_limit = 6583 
rwq = 0 
CCDLc_limit_alone = 6540 
WTRc_limit_alone = 20 
RTWc_limit_alone = 238 

Commands details: 
total_CMD = 60402 
n_nop = 59688 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.011821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.755290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.75529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59688 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01166
n_activity=6513 dram_eff=0.1081
bk0: 64a 59288i bk1: 64a 59274i bk2: 64a 59434i bk3: 64a 59494i bk4: 64a 59843i bk5: 64a 59770i bk6: 64a 59432i bk7: 64a 59439i bk8: 32a 59414i bk9: 32a 59734i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.269976
Bank_Level_Parallism_Col = 2.259995
Bank_Level_Parallism_Ready = 1.044034
write_to_read_ratio_blp_rw_average = 0.207042
GrpLevelPara = 2.137450 

BW Util details:
bwutil = 0.011655 
total_CMD = 60402 
util_bw = 704 
Wasted_Col = 3526 
Wasted_Row = 0 
Idle = 56172 

BW Util Bottlenecks: 
RCDc_limit = 870 
RCDWRc_limit = 0 
WTRc_limit = 556 
RTWc_limit = 99 
CCDLc_limit = 6619 
rwq = 0 
CCDLc_limit_alone = 6325 
WTRc_limit_alone = 289 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 60402 
n_nop = 59688 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.011821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.626685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.626685
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59689 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01166
n_activity=6376 dram_eff=0.1104
bk0: 64a 59565i bk1: 64a 59490i bk2: 64a 59438i bk3: 64a 59463i bk4: 64a 59790i bk5: 64a 59859i bk6: 64a 59435i bk7: 64a 59400i bk8: 32a 59426i bk9: 32a 59587i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.211066
Bank_Level_Parallism_Col = 2.194703
Bank_Level_Parallism_Ready = 1.024148
write_to_read_ratio_blp_rw_average = 0.244094
GrpLevelPara = 2.115486 

BW Util details:
bwutil = 0.011655 
total_CMD = 60402 
util_bw = 704 
Wasted_Col = 3489 
Wasted_Row = 0 
Idle = 56209 

BW Util Bottlenecks: 
RCDc_limit = 854 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6758 
rwq = 0 
CCDLc_limit_alone = 6758 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59689 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.011804 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001403 
queue_avg = 0.653803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.653803
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59690 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01166
n_activity=7128 dram_eff=0.09877
bk0: 64a 59528i bk1: 64a 59117i bk2: 64a 59401i bk3: 64a 59468i bk4: 64a 59851i bk5: 64a 59831i bk6: 64a 59419i bk7: 64a 59475i bk8: 32a 59585i bk9: 32a 59589i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.123934
Bank_Level_Parallism_Col = 2.111186
Bank_Level_Parallism_Ready = 1.039773
write_to_read_ratio_blp_rw_average = 0.211366
GrpLevelPara = 2.030099 

BW Util details:
bwutil = 0.011655 
total_CMD = 60402 
util_bw = 704 
Wasted_Col = 3750 
Wasted_Row = 0 
Idle = 55948 

BW Util Bottlenecks: 
RCDc_limit = 851 
RCDWRc_limit = 0 
WTRc_limit = 398 
RTWc_limit = 87 
CCDLc_limit = 6547 
rwq = 0 
CCDLc_limit_alone = 6495 
WTRc_limit_alone = 346 
RTWc_limit_alone = 87 

Commands details: 
total_CMD = 60402 
n_nop = 59690 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.011788 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.002809 
queue_avg = 0.740091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.740091
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59688 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01166
n_activity=6814 dram_eff=0.1033
bk0: 64a 59016i bk1: 64a 59093i bk2: 64a 59457i bk3: 64a 59377i bk4: 64a 59832i bk5: 64a 59741i bk6: 64a 59590i bk7: 64a 59513i bk8: 32a 59435i bk9: 32a 59589i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.186768
Bank_Level_Parallism_Col = 2.170753
Bank_Level_Parallism_Ready = 1.028409
write_to_read_ratio_blp_rw_average = 0.172019
GrpLevelPara = 2.016056 

BW Util details:
bwutil = 0.011655 
total_CMD = 60402 
util_bw = 704 
Wasted_Col = 3906 
Wasted_Row = 0 
Idle = 55792 

BW Util Bottlenecks: 
RCDc_limit = 861 
RCDWRc_limit = 0 
WTRc_limit = 862 
RTWc_limit = 0 
CCDLc_limit = 7209 
rwq = 0 
CCDLc_limit_alone = 6636 
WTRc_limit_alone = 289 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59688 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.011821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.795139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.795139
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59689 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01166
n_activity=6866 dram_eff=0.1025
bk0: 64a 59043i bk1: 64a 59033i bk2: 64a 59435i bk3: 64a 59448i bk4: 64a 59722i bk5: 64a 59607i bk6: 64a 59544i bk7: 64a 59551i bk8: 32a 59471i bk9: 32a 59522i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.345422
Bank_Level_Parallism_Col = 2.338399
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.180124
GrpLevelPara = 2.041960 

BW Util details:
bwutil = 0.011655 
total_CMD = 60402 
util_bw = 704 
Wasted_Col = 3708 
Wasted_Row = 0 
Idle = 55990 

BW Util Bottlenecks: 
RCDc_limit = 836 
RCDWRc_limit = 0 
WTRc_limit = 873 
RTWc_limit = 0 
CCDLc_limit = 7421 
rwq = 0 
CCDLc_limit_alone = 7017 
WTRc_limit_alone = 469 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59689 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.011804 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001403 
queue_avg = 0.815768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.815768
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59693 n_act=10 n_pre=0 n_ref_event=0 n_req=699 n_rd=571 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01157
n_activity=6979 dram_eff=0.1002
bk0: 60a 59591i bk1: 60a 59562i bk2: 64a 59393i bk3: 64a 59430i bk4: 64a 59840i bk5: 64a 59841i bk6: 64a 59469i bk7: 64a 59409i bk8: 35a 59582i bk9: 32a 59398i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985694
Row_Buffer_Locality_read = 0.985990
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 2.081882
Bank_Level_Parallism_Col = 2.067451
Bank_Level_Parallism_Ready = 1.060086
write_to_read_ratio_blp_rw_average = 0.310774
GrpLevelPara = 1.932096 

BW Util details:
bwutil = 0.011572 
total_CMD = 60402 
util_bw = 699 
Wasted_Col = 3722 
Wasted_Row = 0 
Idle = 55981 

BW Util Bottlenecks: 
RCDc_limit = 675 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6717 
rwq = 0 
CCDLc_limit_alone = 6717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59693 
Read = 571 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 699 
total_req = 699 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 699 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011572 
Either_Row_CoL_Bus_Util = 0.011738 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.666882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.666882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59697 n_act=10 n_pre=0 n_ref_event=0 n_req=696 n_rd=568 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01152
n_activity=7099 dram_eff=0.09804
bk0: 60a 59618i bk1: 60a 59623i bk2: 64a 59560i bk3: 64a 59437i bk4: 64a 59973i bk5: 64a 59849i bk6: 64a 59467i bk7: 64a 59449i bk8: 32a 59558i bk9: 32a 59290i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985632
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.935989
Bank_Level_Parallism_Col = 1.924837
Bank_Level_Parallism_Ready = 1.045977
write_to_read_ratio_blp_rw_average = 0.316122
GrpLevelPara = 1.840741 

BW Util details:
bwutil = 0.011523 
total_CMD = 60402 
util_bw = 696 
Wasted_Col = 3897 
Wasted_Row = 0 
Idle = 55809 

BW Util Bottlenecks: 
RCDc_limit = 683 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6523 
rwq = 0 
CCDLc_limit_alone = 6523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59697 
Read = 568 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 696 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 696 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011523 
Either_Row_CoL_Bus_Util = 0.011672 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001418 
queue_avg = 0.501010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.50101
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59664 n_act=10 n_pre=0 n_ref_event=0 n_req=728 n_rd=568 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01205
n_activity=7208 dram_eff=0.101
bk0: 60a 59653i bk1: 60a 59628i bk2: 64a 59399i bk3: 64a 59388i bk4: 64a 59933i bk5: 64a 59961i bk6: 64a 59607i bk7: 64a 59693i bk8: 32a 59490i bk9: 32a 59336i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986264
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.998615
Bank_Level_Parallism_Col = 1.982456
Bank_Level_Parallism_Ready = 1.042582
write_to_read_ratio_blp_rw_average = 0.306556
GrpLevelPara = 1.879501 

BW Util details:
bwutil = 0.012053 
total_CMD = 60402 
util_bw = 728 
Wasted_Col = 3605 
Wasted_Row = 0 
Idle = 56069 

BW Util Bottlenecks: 
RCDc_limit = 845 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6371 
rwq = 0 
CCDLc_limit_alone = 6371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59664 
Read = 568 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 728 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.012053 
Either_Row_CoL_Bus_Util = 0.012218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.539403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.539403
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59665 n_act=10 n_pre=0 n_ref_event=0 n_req=729 n_rd=569 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01207
n_activity=7494 dram_eff=0.09728
bk0: 61a 59453i bk1: 60a 59558i bk2: 64a 59421i bk3: 64a 59452i bk4: 64a 59712i bk5: 64a 59864i bk6: 64a 59663i bk7: 64a 59428i bk8: 32a 59674i bk9: 32a 59293i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986283
Row_Buffer_Locality_read = 0.984183
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.976660
Bank_Level_Parallism_Col = 1.969788
Bank_Level_Parallism_Ready = 1.009602
write_to_read_ratio_blp_rw_average = 0.312192
GrpLevelPara = 1.952218 

BW Util details:
bwutil = 0.012069 
total_CMD = 60402 
util_bw = 729 
Wasted_Col = 3941 
Wasted_Row = 0 
Idle = 55732 

BW Util Bottlenecks: 
RCDc_limit = 791 
RCDWRc_limit = 83 
WTRc_limit = 136 
RTWc_limit = 0 
CCDLc_limit = 6552 
rwq = 0 
CCDLc_limit_alone = 6483 
WTRc_limit_alone = 67 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59665 
Read = 569 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 729 
total_req = 729 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 729 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.012069 
Either_Row_CoL_Bus_Util = 0.012202 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.002714 
queue_avg = 0.686418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.686418
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59681 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01179
n_activity=6729 dram_eff=0.1058
bk0: 64a 59576i bk1: 64a 59488i bk2: 64a 59461i bk3: 64a 59569i bk4: 64a 59855i bk5: 64a 59928i bk6: 64a 59454i bk7: 64a 59479i bk8: 36a 59381i bk9: 36a 59445i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.132708
Bank_Level_Parallism_Col = 2.114447
Bank_Level_Parallism_Ready = 1.040730
write_to_read_ratio_blp_rw_average = 0.232880
GrpLevelPara = 2.060507 

BW Util details:
bwutil = 0.011788 
total_CMD = 60402 
util_bw = 712 
Wasted_Col = 3553 
Wasted_Row = 0 
Idle = 56137 

BW Util Bottlenecks: 
RCDc_limit = 851 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6625 
rwq = 0 
CCDLc_limit_alone = 6625 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59681 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011788 
Either_Row_CoL_Bus_Util = 0.011937 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001387 
queue_avg = 0.404672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.404672
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59680 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01179
n_activity=6710 dram_eff=0.1061
bk0: 64a 59558i bk1: 64a 59511i bk2: 64a 59444i bk3: 64a 59467i bk4: 64a 59803i bk5: 64a 59942i bk6: 64a 59459i bk7: 64a 59475i bk8: 36a 59539i bk9: 36a 59467i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.214705
Bank_Level_Parallism_Col = 2.196189
Bank_Level_Parallism_Ready = 1.044944
write_to_read_ratio_blp_rw_average = 0.234302
GrpLevelPara = 2.092108 

BW Util details:
bwutil = 0.011788 
total_CMD = 60402 
util_bw = 712 
Wasted_Col = 3382 
Wasted_Row = 0 
Idle = 56308 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6614 
rwq = 0 
CCDLc_limit_alone = 6614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59680 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011788 
Either_Row_CoL_Bus_Util = 0.011953 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.573342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.573342
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59713 n_act=10 n_pre=0 n_ref_event=0 n_req=680 n_rd=584 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.01126
n_activity=6210 dram_eff=0.1095
bk0: 64a 59559i bk1: 64a 59512i bk2: 64a 59492i bk3: 64a 59478i bk4: 64a 59748i bk5: 64a 59699i bk6: 64a 59759i bk7: 64a 59467i bk8: 36a 59614i bk9: 36a 59585i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.217819
Bank_Level_Parallism_Col = 2.205050
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.192172
GrpLevelPara = 2.079040 

BW Util details:
bwutil = 0.011258 
total_CMD = 60402 
util_bw = 680 
Wasted_Col = 3282 
Wasted_Row = 0 
Idle = 56440 

BW Util Bottlenecks: 
RCDc_limit = 845 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6361 
rwq = 0 
CCDLc_limit_alone = 6361 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59713 
Read = 584 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 680 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011258 
Either_Row_CoL_Bus_Util = 0.011407 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001451 
queue_avg = 0.589567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.589567
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60402 n_nop=59715 n_act=10 n_pre=0 n_ref_event=0 n_req=678 n_rd=582 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.01122
n_activity=6555 dram_eff=0.1034
bk0: 62a 59632i bk1: 64a 59548i bk2: 64a 59452i bk3: 64a 59433i bk4: 64a 59915i bk5: 64a 59780i bk6: 64a 59593i bk7: 64a 59398i bk8: 36a 59771i bk9: 36a 59875i bk10: 0a 60402i bk11: 0a 60402i bk12: 0a 60402i bk13: 0a 60402i bk14: 0a 60402i bk15: 0a 60402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985251
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.218925
Bank_Level_Parallism_Col = 2.192832
Bank_Level_Parallism_Ready = 1.032448
write_to_read_ratio_blp_rw_average = 0.164482
GrpLevelPara = 2.046002 

BW Util details:
bwutil = 0.011225 
total_CMD = 60402 
util_bw = 678 
Wasted_Col = 3063 
Wasted_Row = 0 
Idle = 56661 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6091 
rwq = 0 
CCDLc_limit_alone = 6091 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60402 
n_nop = 59715 
Read = 582 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 678 
total_req = 678 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 678 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.011225 
Either_Row_CoL_Bus_Util = 0.011374 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001456 
queue_avg = 0.546058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.546058

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 695, Miss = 352, Miss_rate = 0.506, Pending_hits = 19, Reservation_fails = 172
L2_cache_bank[2]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[3]: Access = 697, Miss = 352, Miss_rate = 0.505, Pending_hits = 20, Reservation_fails = 161
L2_cache_bank[4]: Access = 686, Miss = 352, Miss_rate = 0.513, Pending_hits = 14, Reservation_fails = 30
L2_cache_bank[5]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 19, Reservation_fails = 157
L2_cache_bank[6]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 28
L2_cache_bank[7]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 18, Reservation_fails = 159
L2_cache_bank[8]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 352, Miss_rate = 0.516, Pending_hits = 14, Reservation_fails = 165
L2_cache_bank[10]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[11]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 15, Reservation_fails = 150
L2_cache_bank[12]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 16, Reservation_fails = 169
L2_cache_bank[14]: Access = 691, Miss = 352, Miss_rate = 0.509, Pending_hits = 17, Reservation_fails = 168
L2_cache_bank[15]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 348, Miss_rate = 0.511, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 351, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 162
L2_cache_bank[18]: Access = 683, Miss = 348, Miss_rate = 0.510, Pending_hits = 18, Reservation_fails = 155
L2_cache_bank[19]: Access = 673, Miss = 348, Miss_rate = 0.517, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 364, Miss_rate = 0.519, Pending_hits = 20, Reservation_fails = 22
L2_cache_bank[21]: Access = 695, Miss = 364, Miss_rate = 0.524, Pending_hits = 15, Reservation_fails = 142
L2_cache_bank[22]: Access = 700, Miss = 365, Miss_rate = 0.521, Pending_hits = 18, Reservation_fails = 157
L2_cache_bank[23]: Access = 692, Miss = 364, Miss_rate = 0.526, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[24]: Access = 692, Miss = 356, Miss_rate = 0.514, Pending_hits = 14, Reservation_fails = 139
L2_cache_bank[25]: Access = 702, Miss = 356, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 32
L2_cache_bank[26]: Access = 691, Miss = 356, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 143
L2_cache_bank[27]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 21
L2_cache_bank[28]: Access = 676, Miss = 340, Miss_rate = 0.503, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[29]: Access = 682, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 160
L2_cache_bank[30]: Access = 669, Miss = 338, Miss_rate = 0.505, Pending_hits = 14, Reservation_fails = 159
L2_cache_bank[31]: Access = 681, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 27
L2_total_cache_accesses = 22016
L2_total_cache_misses = 11266
L2_total_cache_miss_rate = 0.5117
L2_total_cache_pending_hits = 508
L2_total_cache_reservation_fails = 2703
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 508
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2703
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=22016
icnt_total_pkts_simt_to_mem=22016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22016
Req_Network_cycles = 10354
Req_Network_injected_packets_per_cycle =       2.1263 
Req_Network_conflicts_per_cycle =       1.2218
Req_Network_conflicts_per_cycle_util =       5.7736
Req_Bank_Level_Parallism =      10.0484
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.3779
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0664

Reply_Network_injected_packets_num = 22016
Reply_Network_cycles = 10354
Reply_Network_injected_packets_per_cycle =        2.1263
Reply_Network_conflicts_per_cycle =        1.3323
Reply_Network_conflicts_per_cycle_util =       4.8302
Reply_Bank_Level_Parallism =       7.7087
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2885
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0560
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 2588 (cycle/sec)
gpgpu_silicon_slowdown = 463678x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 17032
gpu_sim_insn = 2818400
gpu_ipc =     165.4767
gpu_tot_sim_cycle = 27386
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     322.3264
gpu_tot_issued_cta = 512
gpu_occupancy = 90.6888% 
gpu_tot_occupancy = 88.4688% 
max_total_param_size = 0
gpu_stall_dramfull = 467
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3059
partiton_level_parallism_total  =       2.2380
partiton_level_parallism_util =       4.6616
partiton_level_parallism_util_total  =       5.7734
L2_BW  =      88.5464 GB/Sec
L2_BW_total  =      85.9394 GB/Sec
gpu_total_sim_rate=802475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 1141
	L1D_cache_core[1]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1252
	L1D_cache_core[2]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1441
	L1D_cache_core[3]: Access = 3268, Miss = 1006, Miss_rate = 0.308, Pending_hits = 386, Reservation_fails = 1362
	L1D_cache_core[4]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 317, Reservation_fails = 1237
	L1D_cache_core[5]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1128
	L1D_cache_core[6]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1204
	L1D_cache_core[7]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1179
	L1D_cache_core[8]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 1067
	L1D_cache_core[9]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 336, Reservation_fails = 1351
	L1D_cache_core[10]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1874
	L1D_cache_core[11]: Access = 3268, Miss = 1006, Miss_rate = 0.308, Pending_hits = 386, Reservation_fails = 1608
	L1D_cache_core[12]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 324, Reservation_fails = 1015
	L1D_cache_core[13]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 324, Reservation_fails = 1054
	L1D_cache_core[14]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1250
	L1D_cache_core[15]: Access = 2217, Miss = 721, Miss_rate = 0.325, Pending_hits = 313, Reservation_fails = 2253
	L1D_cache_core[16]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 1113
	L1D_cache_core[17]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 966
	L1D_cache_core[18]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2007
	L1D_cache_core[19]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 1073
	L1D_cache_core[20]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 338, Reservation_fails = 1021
	L1D_cache_core[21]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1315
	L1D_cache_core[22]: Access = 3732, Miss = 1174, Miss_rate = 0.315, Pending_hits = 424, Reservation_fails = 1632
	L1D_cache_core[23]: Access = 2732, Miss = 860, Miss_rate = 0.315, Pending_hits = 349, Reservation_fails = 1149
	L1D_cache_core[24]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 331, Reservation_fails = 1072
	L1D_cache_core[25]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 1243
	L1D_cache_core[26]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 1150
	L1D_cache_core[27]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 338, Reservation_fails = 1149
	L1D_cache_core[28]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 1095
	L1D_cache_core[29]: Access = 2928, Miss = 952, Miss_rate = 0.325, Pending_hits = 375, Reservation_fails = 1359
	L1D_cache_core[30]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1142
	L1D_cache_core[31]: Access = 2732, Miss = 863, Miss_rate = 0.316, Pending_hits = 347, Reservation_fails = 1438
	L1D_cache_core[32]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 1008
	L1D_cache_core[33]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 336, Reservation_fails = 1297
	L1D_cache_core[34]: Access = 2732, Miss = 860, Miss_rate = 0.315, Pending_hits = 352, Reservation_fails = 1114
	L1D_cache_core[35]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 1968
	L1D_cache_core[36]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 966
	L1D_cache_core[37]: Access = 3464, Miss = 1098, Miss_rate = 0.317, Pending_hits = 409, Reservation_fails = 1374
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30564
	L1D_total_cache_miss_rate = 0.3261
	L1D_total_cache_pending_hits = 12755
	L1D_total_cache_reservation_fails = 49067
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12755
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31401
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9014
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8652
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 19430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28516
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5429
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14001
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1228981	W0_Idle:168141	W0_Scoreboard:344475	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228128 {8:28516,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1140640 {40:28516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1426 
max_icnt2mem_latency = 839 
maxmrqlatency = 81 
max_icnt2sh_latency = 159 
averagemflatency = 484 
avg_icnt2mem_latency = 128 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 13 
mrq_lat_table:12162 	1239 	1487 	1845 	2185 	1033 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24210 	11692 	22824 	2564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29659 	10986 	11477 	8613 	555 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	35347 	9239 	4823 	4153 	3699 	3929 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	6 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5234      5234      5945      5947      6006      6004      6319      6074      6359      6352      5314      5331      5407      5390      5504      5500 
dram[1]:      5234      5234      5954      5943      6002      5999      6085      6068      6338      6384      5349      5317      5392      5404      5551      5623 
dram[2]:      5234      5234      5955      5951      6025      6014      6085      6289      6380      6355      5303      5302      5355      5352      5544      5510 
dram[3]:      5234      5234      6355      5936      6009      6020      6285      6297      6339      6342      5307      5312      5315      5314      5542      5539 
dram[4]:      5234      5234      5944      5942      6002      6009      6316      6318      6349      6367      5296      5285      5469      5380      5523      5532 
dram[5]:      5234      5234      5941      5940      6019      6002      6291      6304      6356      6364      5282      5300      5372      5391      5499      5498 
dram[6]:      5227      5227      5954      5955      5995      6026      6295      6304      6391      6394      5317      5326      5325      5380      5455      5476 
dram[7]:      5227      5231      5950      5967      5982      5981      6298      6079      6398      6366      5304      5301      5418      5333      5506      5503 
dram[8]:      5227      5227      6512      6537      6028      6015      6078      6079      7799      7605      5309      5308      5316      5312      5599      5556 
dram[9]:      5227      5227      6537      6502      6032      6038      6095      6093      7669      7852      5297      5296      5351      5385      5524      5500 
dram[10]:      5227      5227      6506      6521      6014      6020      6097      6091      6398      6398      5315      5299      5321      5331      5483      5482 
dram[11]:      5227      5227      6528      6512      6035      6042      6294      6309      6404      7631      5295      5303      5336      5323      5501      5514 
dram[12]:      5227      5227      6318      6357      6013      6012      6091      6097      6375      6373      5299      5296      5347      5374      5501      5490 
dram[13]:      5227      5227      6327      6319      6016      6013      6090      6081      6387      6365      5310      5307      5362      5347      5456      5561 
dram[14]:      5227      5227      6331      6317      6028      6034      6078      6075      6353      6357      5317      5375      5323      5318      5532      5456 
dram[15]:      7012      5227      6316      6315      6006      6004      6078      6080      6357      6401      5323      5345      5512      5336      5559      5531 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 111.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 108.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 42.666668 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 19978/306 = 65.287582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1395      1401      1803      1875      2199      2145      2372      2366      1011       998      1050      1106      1212      1159      1251      1236
dram[1]:       1401      1397      1799      1882      2149      2122      2320      2307       987       976      1027      1078      1172      1139      1255      1249
dram[2]:       1365      1400      1782      1835      2218      2204      2355      2378      1020      1007      1051      1106      1264      1163      1273      1293
dram[3]:       1380      1385      1699      1785      2180      2147      2354      2351      1016      1008      1041      1116      1230      1153      1292      1240
dram[4]:       1396      1413      1798      1834      2123      2169      2429      2445       972       988      1069      1078      1197      1205      1281      1236
dram[5]:       1370      1386      1884      1834      2133      2098      2390      2402       972       988      1060      1060      1174      1158      1251      1194
dram[6]:       1404      1398      1842      1832      2138      2126      2361      2370       974      1015      1051      1079      1165      1176      1321      1225
dram[7]:       1420      1414      1807      1813      2206      2173      2412      2417       985      1011      1070      1049      1260      1200      1341      1239
dram[8]:       1400      1397      1849      1777      2089      2115      2291      2290       961       952      1096      1011      1115      1165      1254      1219
dram[9]:       1394      1403      1865      1783      2127      2166      2377      2398       953       971      1118      1066      1155      1235      1261      1304
dram[10]:       1398      1376      1814      1764      2083      2140      2432      2426       930       960      1050      1011      1142      1220      1241      1233
dram[11]:       1373      1382      1782      1706      2156      2175      2374      2409       933       926      1081      1038      1144      1234      1247      1295
dram[12]:       1431      1425      1779      1789      2102      2117      2303      2303      1015      1001      1056      1056      1223      1201      1194      1285
dram[13]:       1418      1401      1760      1760      2064      2127      2283      2289      1005       999      1068      1065      1145      1167      1199      1265
dram[14]:       1404      1408      1770      1779      2075      2075      2359      2285      1063      1058      1091      1091      1180      1180      1186      1279
dram[15]:       1568      1566      1994      1959      2314      2236      2523      2437      1820      1068      1233      1222      1361      1380      1356      1450
maximum mf latency per bank:
dram[0]:       1134      1134      1124       937      1104      1117      1124      1116      1017      1027      1025       983      1041      1050      1049      1069
dram[1]:       1121      1104      1127      1075      1117      1118      1110      1109      1018      1038       978       987      1068      1050      1153      1155
dram[2]:       1099      1085      1093      1078      1124      1116      1121      1115      1096      1019      1049      1017      1130      1123      1108      1107
dram[3]:       1111      1118      1104      1116      1107      1105      1123      1114      1003      1020       930      1065      1084      1073      1114      1114
dram[4]:       1066      1063      1074      1051      1104      1100      1134      1121      1068      1074      1118      1092      1094      1106      1103      1137
dram[5]:       1115      1114      1108      1037      1107      1090      1135      1119      1051      1062      1121      1114      1071      1122      1088      1166
dram[6]:       1063      1068      1125      1071      1124      1106      1142      1111      1080      1080      1119      1120      1070      1078      1083      1159
dram[7]:       1048      1064       992      1115      1107      1120      1119      1130      1077      1075      1055       996      1140      1096      1081      1101
dram[8]:       1154      1156      1137      1122      1129      1127      1126      1121       806       849       999       925      1076      1066      1119      1125
dram[9]:       1114      1152      1114      1144      1137      1143      1123      1117      1010       920      1095      1050      1084      1083      1082      1080
dram[10]:       1149      1148       819      1027      1143      1149      1114      1124      1069      1055      1015       972      1080      1075      1065      1118
dram[11]:       1123      1162       793      1050      1110      1112      1119      1115      1036       748       941      1035      1101      1076      1112      1070
dram[12]:       1119      1124      1046      1085      1105      1120      1118      1116      1053      1045      1059      1016      1088      1091      1068      1063
dram[13]:       1121      1121      1097      1085      1106      1097      1119      1110      1047      1047       975       919      1066      1091      1117      1120
dram[14]:       1140      1123      1041      1116      1118      1124      1125      1112      1015      1027      1097      1110      1085      1075      1074      1054
dram[15]:       1369      1397      1121      1102      1098      1120      1122      1112      1059      1271      1340      1252      1426      1379      1407      1405
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158504 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007811
n_activity=12723 dram_eff=0.09809
bk0: 128a 158152i bk1: 128a 157823i bk2: 64a 158843i bk3: 64a 158767i bk4: 64a 159160i bk5: 64a 159098i bk6: 64a 158718i bk7: 64a 158952i bk8: 48a 158851i bk9: 48a 158803i bk10: 64a 159119i bk11: 64a 158918i bk12: 64a 159408i bk13: 64a 159253i bk14: 64a 159088i bk15: 64a 159054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.076266
Bank_Level_Parallism_Col = 2.035275
Bank_Level_Parallism_Ready = 1.045673
write_to_read_ratio_blp_rw_average = 0.105269
GrpLevelPara = 1.904730 

BW Util details:
bwutil = 0.007811 
total_CMD = 159769 
util_bw = 1248 
Wasted_Col = 6239 
Wasted_Row = 0 
Idle = 152282 

BW Util Bottlenecks: 
RCDc_limit = 1533 
RCDWRc_limit = 0 
WTRc_limit = 640 
RTWc_limit = 65 
CCDLc_limit = 10937 
rwq = 0 
CCDLc_limit_alone = 10463 
WTRc_limit_alone = 166 
RTWc_limit_alone = 65 

Commands details: 
total_CMD = 159769 
n_nop = 158504 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.007811 
Either_Row_CoL_Bus_Util = 0.007918 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002372 
queue_avg = 0.368282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.368282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158503 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007811
n_activity=13576 dram_eff=0.09193
bk0: 128a 158379i bk1: 128a 158384i bk2: 64a 158825i bk3: 64a 158820i bk4: 64a 159250i bk5: 64a 159297i bk6: 64a 158871i bk7: 64a 158796i bk8: 48a 158723i bk9: 48a 158649i bk10: 64a 159165i bk11: 64a 159135i bk12: 64a 159095i bk13: 64a 159194i bk14: 64a 159384i bk15: 64a 159166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.992125
Bank_Level_Parallism_Col = 1.983706
Bank_Level_Parallism_Ready = 1.060096
write_to_read_ratio_blp_rw_average = 0.154703
GrpLevelPara = 1.853210 

BW Util details:
bwutil = 0.007811 
total_CMD = 159769 
util_bw = 1248 
Wasted_Col = 5875 
Wasted_Row = 115 
Idle = 152531 

BW Util Bottlenecks: 
RCDc_limit = 1535 
RCDWRc_limit = 0 
WTRc_limit = 89 
RTWc_limit = 291 
CCDLc_limit = 9826 
rwq = 0 
CCDLc_limit_alone = 9756 
WTRc_limit_alone = 74 
RTWc_limit_alone = 236 

Commands details: 
total_CMD = 159769 
n_nop = 158503 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.007811 
Either_Row_CoL_Bus_Util = 0.007924 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001580 
queue_avg = 0.293830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.29383
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158501 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007811
n_activity=12704 dram_eff=0.09824
bk0: 128a 158324i bk1: 128a 158394i bk2: 64a 158767i bk3: 64a 158811i bk4: 64a 159146i bk5: 64a 159323i bk6: 64a 158871i bk7: 64a 158887i bk8: 48a 158697i bk9: 48a 158525i bk10: 64a 159109i bk11: 64a 159024i bk12: 64a 159388i bk13: 64a 159296i bk14: 64a 159306i bk15: 64a 159065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.041475
Bank_Level_Parallism_Col = 2.023312
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.175850
GrpLevelPara = 1.940661 

BW Util details:
bwutil = 0.007811 
total_CMD = 159769 
util_bw = 1248 
Wasted_Col = 5835 
Wasted_Row = 78 
Idle = 152608 

BW Util Bottlenecks: 
RCDc_limit = 1563 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 281 
CCDLc_limit = 9943 
rwq = 0 
CCDLc_limit_alone = 9900 
WTRc_limit_alone = 20 
RTWc_limit_alone = 238 

Commands details: 
total_CMD = 159769 
n_nop = 158501 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.007811 
Either_Row_CoL_Bus_Util = 0.007936 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.329426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.329426
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158497 n_act=19 n_pre=3 n_ref_event=0 n_req=1251 n_rd=1123 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.00783
n_activity=13004 dram_eff=0.0962
bk0: 128a 158094i bk1: 128a 158011i bk2: 67a 158575i bk3: 64a 158861i bk4: 64a 159210i bk5: 64a 159137i bk6: 64a 158799i bk7: 64a 158806i bk8: 48a 158636i bk9: 48a 159036i bk10: 64a 159005i bk11: 64a 159124i bk12: 64a 159365i bk13: 64a 159316i bk14: 64a 159368i bk15: 64a 159347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984812
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.017234
Bank_Level_Parallism_Col = 1.978144
Bank_Level_Parallism_Ready = 1.036771
write_to_read_ratio_blp_rw_average = 0.121063
GrpLevelPara = 1.894176 

BW Util details:
bwutil = 0.007830 
total_CMD = 159769 
util_bw = 1251 
Wasted_Col = 5985 
Wasted_Row = 133 
Idle = 152400 

BW Util Bottlenecks: 
RCDc_limit = 1698 
RCDWRc_limit = 0 
WTRc_limit = 556 
RTWc_limit = 99 
CCDLc_limit = 9632 
rwq = 0 
CCDLc_limit_alone = 9338 
WTRc_limit_alone = 289 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 159769 
n_nop = 158497 
Read = 1123 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1251 
total_req = 1251 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1251 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.007830 
Either_Row_CoL_Bus_Util = 0.007961 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000786 
queue_avg = 0.277319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.277319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158503 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007811
n_activity=13230 dram_eff=0.09433
bk0: 128a 158385i bk1: 128a 158460i bk2: 64a 158805i bk3: 64a 158830i bk4: 64a 159157i bk5: 64a 159226i bk6: 64a 158802i bk7: 64a 158767i bk8: 48a 158714i bk9: 48a 158875i bk10: 64a 159083i bk11: 64a 159199i bk12: 64a 159204i bk13: 64a 159295i bk14: 64a 159259i bk15: 64a 159452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.874116
Bank_Level_Parallism_Col = 1.880982
Bank_Level_Parallism_Ready = 1.034455
write_to_read_ratio_blp_rw_average = 0.140271
GrpLevelPara = 1.815851 

BW Util details:
bwutil = 0.007811 
total_CMD = 159769 
util_bw = 1248 
Wasted_Col = 6051 
Wasted_Row = 192 
Idle = 152278 

BW Util Bottlenecks: 
RCDc_limit = 1584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9763 
rwq = 0 
CCDLc_limit_alone = 9763 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158503 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.007811 
Either_Row_CoL_Bus_Util = 0.007924 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001580 
queue_avg = 0.275573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.275573
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158504 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007811
n_activity=13923 dram_eff=0.08964
bk0: 128a 158420i bk1: 128a 158023i bk2: 64a 158768i bk3: 64a 158835i bk4: 64a 159218i bk5: 64a 159198i bk6: 64a 158786i bk7: 64a 158842i bk8: 48a 158893i bk9: 48a 158856i bk10: 64a 159094i bk11: 64a 159054i bk12: 64a 159208i bk13: 64a 159276i bk14: 64a 159252i bk15: 64a 159346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.957956
Bank_Level_Parallism_Col = 1.928533
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.127853
GrpLevelPara = 1.861956 

BW Util details:
bwutil = 0.007811 
total_CMD = 159769 
util_bw = 1248 
Wasted_Col = 6116 
Wasted_Row = 33 
Idle = 152372 

BW Util Bottlenecks: 
RCDc_limit = 1564 
RCDWRc_limit = 0 
WTRc_limit = 398 
RTWc_limit = 87 
CCDLc_limit = 9738 
rwq = 0 
CCDLc_limit_alone = 9686 
WTRc_limit_alone = 346 
RTWc_limit_alone = 87 

Commands details: 
total_CMD = 159769 
n_nop = 158504 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.007811 
Either_Row_CoL_Bus_Util = 0.007918 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002372 
queue_avg = 0.324249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.324249
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158502 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007811
n_activity=12538 dram_eff=0.09954
bk0: 128a 157729i bk1: 128a 157712i bk2: 64a 158824i bk3: 64a 158744i bk4: 64a 159199i bk5: 64a 159108i bk6: 64a 158957i bk7: 64a 158880i bk8: 48a 158662i bk9: 48a 158798i bk10: 64a 158850i bk11: 64a 158918i bk12: 64a 159293i bk13: 64a 159138i bk14: 64a 159180i bk15: 64a 159230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.191064
Bank_Level_Parallism_Col = 2.146584
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.106621
GrpLevelPara = 1.981980 

BW Util details:
bwutil = 0.007811 
total_CMD = 159769 
util_bw = 1248 
Wasted_Col = 6190 
Wasted_Row = 15 
Idle = 152316 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 0 
WTRc_limit = 862 
RTWc_limit = 0 
CCDLc_limit = 11418 
rwq = 0 
CCDLc_limit_alone = 10845 
WTRc_limit_alone = 289 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158502 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.007811 
Either_Row_CoL_Bus_Util = 0.007930 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000789 
queue_avg = 0.388955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.388955
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158506 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007811
n_activity=12733 dram_eff=0.09801
bk0: 128a 157865i bk1: 128a 157968i bk2: 64a 158802i bk3: 64a 158815i bk4: 64a 159089i bk5: 64a 158974i bk6: 64a 158911i bk7: 64a 158918i bk8: 48a 158782i bk9: 48a 158762i bk10: 64a 158995i bk11: 64a 158935i bk12: 64a 159238i bk13: 64a 159401i bk14: 64a 159354i bk15: 64a 159409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.093951
Bank_Level_Parallism_Col = 2.086975
Bank_Level_Parallism_Ready = 1.049680
write_to_read_ratio_blp_rw_average = 0.110163
GrpLevelPara = 1.886808 

BW Util details:
bwutil = 0.007811 
total_CMD = 159769 
util_bw = 1248 
Wasted_Col = 5966 
Wasted_Row = 109 
Idle = 152446 

BW Util Bottlenecks: 
RCDc_limit = 1536 
RCDWRc_limit = 0 
WTRc_limit = 873 
RTWc_limit = 0 
CCDLc_limit = 10584 
rwq = 0 
CCDLc_limit_alone = 10180 
WTRc_limit_alone = 469 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158506 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.007811 
Either_Row_CoL_Bus_Util = 0.007905 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003959 
queue_avg = 0.333644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.333644
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158502 n_act=20 n_pre=4 n_ref_event=0 n_req=1243 n_rd=1115 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.00778
n_activity=14257 dram_eff=0.08719
bk0: 124a 158386i bk1: 124a 158537i bk2: 68a 158520i bk3: 68a 158557i bk4: 64a 159207i bk5: 64a 159208i bk6: 64a 158836i bk7: 64a 158776i bk8: 47a 158891i bk9: 44a 158656i bk10: 64a 159175i bk11: 64a 159064i bk12: 64a 159274i bk13: 64a 159462i bk14: 64a 159307i bk15: 64a 159175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983910
Row_Buffer_Locality_read = 0.983856
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.897268
Bank_Level_Parallism_Col = 1.848279
Bank_Level_Parallism_Ready = 1.044248
write_to_read_ratio_blp_rw_average = 0.182410
GrpLevelPara = 1.760595 

BW Util details:
bwutil = 0.007780 
total_CMD = 159769 
util_bw = 1243 
Wasted_Col = 6291 
Wasted_Row = 117 
Idle = 152118 

BW Util Bottlenecks: 
RCDc_limit = 1587 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9747 
rwq = 0 
CCDLc_limit_alone = 9747 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158502 
Read = 1115 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1243 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1243 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.007780 
Either_Row_CoL_Bus_Util = 0.007930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.293824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.293824
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158507 n_act=20 n_pre=4 n_ref_event=0 n_req=1240 n_rd=1112 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007761
n_activity=14008 dram_eff=0.08852
bk0: 124a 158477i bk1: 124a 158326i bk2: 68a 158675i bk3: 68a 158564i bk4: 64a 159340i bk5: 64a 159216i bk6: 64a 158834i bk7: 64a 158816i bk8: 44a 158884i bk9: 44a 158609i bk10: 64a 159259i bk11: 64a 159099i bk12: 64a 159356i bk13: 64a 159330i bk14: 64a 159262i bk15: 64a 159214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.843206
Bank_Level_Parallism_Col = 1.811625
Bank_Level_Parallism_Ready = 1.039516
write_to_read_ratio_blp_rw_average = 0.191678
GrpLevelPara = 1.748481 

BW Util details:
bwutil = 0.007761 
total_CMD = 159769 
util_bw = 1240 
Wasted_Col = 6337 
Wasted_Row = 172 
Idle = 152020 

BW Util Bottlenecks: 
RCDc_limit = 1592 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9660 
rwq = 0 
CCDLc_limit_alone = 9660 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158507 
Read = 1112 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1240 
total_req = 1240 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1240 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.007761 
Either_Row_CoL_Bus_Util = 0.007899 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001585 
queue_avg = 0.220844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.220844
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158475 n_act=20 n_pre=4 n_ref_event=0 n_req=1272 n_rd=1112 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.007961
n_activity=14194 dram_eff=0.08962
bk0: 124a 158530i bk1: 124a 158508i bk2: 68a 158526i bk3: 68a 158515i bk4: 64a 159300i bk5: 64a 159328i bk6: 64a 158974i bk7: 64a 159060i bk8: 44a 158788i bk9: 44a 158671i bk10: 64a 158896i bk11: 64a 158969i bk12: 64a 159308i bk13: 64a 159284i bk14: 64a 159193i bk15: 64a 159183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984277
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.860432
Bank_Level_Parallism_Col = 1.844587
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.174461
GrpLevelPara = 1.758014 

BW Util details:
bwutil = 0.007961 
total_CMD = 159769 
util_bw = 1272 
Wasted_Col = 6343 
Wasted_Row = 202 
Idle = 151952 

BW Util Bottlenecks: 
RCDc_limit = 1757 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9994 
rwq = 0 
CCDLc_limit_alone = 9994 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158475 
Read = 1112 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1272 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1272 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.007961 
Either_Row_CoL_Bus_Util = 0.008099 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001546 
queue_avg = 0.252101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.252101
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158474 n_act=20 n_pre=4 n_ref_event=0 n_req=1273 n_rd=1113 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.007968
n_activity=14903 dram_eff=0.08542
bk0: 125a 158402i bk1: 124a 158496i bk2: 68a 158548i bk3: 68a 158579i bk4: 64a 159079i bk5: 64a 159231i bk6: 64a 159030i bk7: 64a 158795i bk8: 44a 158937i bk9: 44a 158615i bk10: 64a 159243i bk11: 64a 159100i bk12: 64a 159406i bk13: 64a 159332i bk14: 64a 159130i bk15: 64a 159341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984289
Row_Buffer_Locality_read = 0.982929
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.873429
Bank_Level_Parallism_Col = 1.840366
Bank_Level_Parallism_Ready = 1.016496
write_to_read_ratio_blp_rw_average = 0.193339
GrpLevelPara = 1.820727 

BW Util details:
bwutil = 0.007968 
total_CMD = 159769 
util_bw = 1273 
Wasted_Col = 6268 
Wasted_Row = 99 
Idle = 152129 

BW Util Bottlenecks: 
RCDc_limit = 1701 
RCDWRc_limit = 83 
WTRc_limit = 136 
RTWc_limit = 0 
CCDLc_limit = 9462 
rwq = 0 
CCDLc_limit_alone = 9393 
WTRc_limit_alone = 67 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158474 
Read = 1113 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1273 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1273 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.007968 
Either_Row_CoL_Bus_Util = 0.008105 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001544 
queue_avg = 0.298587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.298587
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158493 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007861
n_activity=13500 dram_eff=0.09304
bk0: 128a 158333i bk1: 128a 158161i bk2: 68a 158616i bk3: 68a 158710i bk4: 64a 159222i bk5: 64a 159295i bk6: 64a 158821i bk7: 64a 158846i bk8: 48a 158705i bk9: 48a 158702i bk10: 64a 159083i bk11: 64a 159161i bk12: 64a 159471i bk13: 64a 159241i bk14: 64a 159373i bk15: 64a 159253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.894771
Bank_Level_Parallism_Col = 1.852133
Bank_Level_Parallism_Ready = 1.037420
write_to_read_ratio_blp_rw_average = 0.132400
GrpLevelPara = 1.799067 

BW Util details:
bwutil = 0.007861 
total_CMD = 159769 
util_bw = 1256 
Wasted_Col = 6248 
Wasted_Row = 184 
Idle = 152081 

BW Util Bottlenecks: 
RCDc_limit = 1769 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9789 
rwq = 0 
CCDLc_limit_alone = 9789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158493 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.007861 
Either_Row_CoL_Bus_Util = 0.007987 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003135 
queue_avg = 0.186332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.186332
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158490 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.007861
n_activity=13840 dram_eff=0.09075
bk0: 128a 158449i bk1: 128a 158280i bk2: 68a 158599i bk3: 68a 158608i bk4: 64a 159170i bk5: 64a 159309i bk6: 64a 158826i bk7: 64a 158842i bk8: 48a 158842i bk9: 48a 158769i bk10: 64a 159163i bk11: 64a 158946i bk12: 64a 159367i bk13: 64a 159218i bk14: 64a 159271i bk15: 64a 159429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.972468
Bank_Level_Parallism_Col = 1.951683
Bank_Level_Parallism_Ready = 1.047771
write_to_read_ratio_blp_rw_average = 0.133920
GrpLevelPara = 1.858539 

BW Util details:
bwutil = 0.007861 
total_CMD = 159769 
util_bw = 1256 
Wasted_Col = 5909 
Wasted_Row = 172 
Idle = 152432 

BW Util Bottlenecks: 
RCDc_limit = 1752 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9860 
rwq = 0 
CCDLc_limit_alone = 9860 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158490 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.007861 
Either_Row_CoL_Bus_Util = 0.008005 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000782 
queue_avg = 0.249398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.249398
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158523 n_act=20 n_pre=4 n_ref_event=0 n_req=1224 n_rd=1128 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.007661
n_activity=12703 dram_eff=0.09636
bk0: 128a 158342i bk1: 128a 158250i bk2: 68a 158647i bk3: 68a 158619i bk4: 64a 159115i bk5: 64a 159066i bk6: 64a 159126i bk7: 64a 158834i bk8: 48a 158927i bk9: 48a 158832i bk10: 64a 159276i bk11: 64a 158910i bk12: 64a 159278i bk13: 64a 159465i bk14: 64a 159325i bk15: 64a 159013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983660
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.044980
Bank_Level_Parallism_Col = 1.997426
Bank_Level_Parallism_Ready = 1.063725
write_to_read_ratio_blp_rw_average = 0.108808
GrpLevelPara = 1.844152 

BW Util details:
bwutil = 0.007661 
total_CMD = 159769 
util_bw = 1224 
Wasted_Col = 5775 
Wasted_Row = 93 
Idle = 152677 

BW Util Bottlenecks: 
RCDc_limit = 1760 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9788 
rwq = 0 
CCDLc_limit_alone = 9788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158523 
Read = 1128 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1224 
total_req = 1224 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1224 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.007661 
Either_Row_CoL_Bus_Util = 0.007799 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001605 
queue_avg = 0.291596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.291596
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=159769 n_nop=158521 n_act=21 n_pre=5 n_ref_event=0 n_req=1227 n_rd=1131 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.00768
n_activity=15352 dram_eff=0.07992
bk0: 128a 158330i bk1: 128a 158446i bk2: 68a 158569i bk3: 68a 158588i bk4: 64a 159282i bk5: 64a 159147i bk6: 64a 158960i bk7: 64a 158765i bk8: 51a 159081i bk9: 48a 159142i bk10: 64a 159166i bk11: 64a 159222i bk12: 64a 159467i bk13: 64a 159481i bk14: 64a 159370i bk15: 64a 159478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982885
Row_Buffer_Locality_read = 0.981432
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.869640
Bank_Level_Parallism_Col = 1.845993
Bank_Level_Parallism_Ready = 1.039935
write_to_read_ratio_blp_rw_average = 0.091956
GrpLevelPara = 1.721740 

BW Util details:
bwutil = 0.007680 
total_CMD = 159769 
util_bw = 1227 
Wasted_Col = 5468 
Wasted_Row = 278 
Idle = 152796 

BW Util Bottlenecks: 
RCDc_limit = 1853 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8489 
rwq = 0 
CCDLc_limit_alone = 8489 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159769 
n_nop = 158521 
Read = 1131 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 5 
n_ref = 0 
n_req = 1227 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 1227 
Row_Bus_Util =  0.000163 
CoL_Bus_Util = 0.007680 
Either_Row_CoL_Bus_Util = 0.007811 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004006 
queue_avg = 0.230946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.230946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1893, Miss = 624, Miss_rate = 0.330, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[1]: Access = 1924, Miss = 624, Miss_rate = 0.324, Pending_hits = 24, Reservation_fails = 172
L2_cache_bank[2]: Access = 1895, Miss = 624, Miss_rate = 0.329, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[3]: Access = 1929, Miss = 624, Miss_rate = 0.323, Pending_hits = 26, Reservation_fails = 161
L2_cache_bank[4]: Access = 1905, Miss = 624, Miss_rate = 0.328, Pending_hits = 23, Reservation_fails = 30
L2_cache_bank[5]: Access = 1927, Miss = 624, Miss_rate = 0.324, Pending_hits = 30, Reservation_fails = 157
L2_cache_bank[6]: Access = 1909, Miss = 627, Miss_rate = 0.328, Pending_hits = 24, Reservation_fails = 28
L2_cache_bank[7]: Access = 1922, Miss = 624, Miss_rate = 0.325, Pending_hits = 27, Reservation_fails = 159
L2_cache_bank[8]: Access = 1919, Miss = 624, Miss_rate = 0.325, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 1901, Miss = 624, Miss_rate = 0.328, Pending_hits = 21, Reservation_fails = 165
L2_cache_bank[10]: Access = 1921, Miss = 624, Miss_rate = 0.325, Pending_hits = 22, Reservation_fails = 1
L2_cache_bank[11]: Access = 1904, Miss = 624, Miss_rate = 0.328, Pending_hits = 21, Reservation_fails = 150
L2_cache_bank[12]: Access = 1925, Miss = 624, Miss_rate = 0.324, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 1906, Miss = 624, Miss_rate = 0.327, Pending_hits = 24, Reservation_fails = 169
L2_cache_bank[14]: Access = 1922, Miss = 624, Miss_rate = 0.325, Pending_hits = 27, Reservation_fails = 168
L2_cache_bank[15]: Access = 1903, Miss = 624, Miss_rate = 0.328, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[16]: Access = 1896, Miss = 620, Miss_rate = 0.327, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 1890, Miss = 623, Miss_rate = 0.330, Pending_hits = 21, Reservation_fails = 162
L2_cache_bank[18]: Access = 1903, Miss = 620, Miss_rate = 0.326, Pending_hits = 28, Reservation_fails = 155
L2_cache_bank[19]: Access = 1880, Miss = 620, Miss_rate = 0.330, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[20]: Access = 1922, Miss = 636, Miss_rate = 0.331, Pending_hits = 26, Reservation_fails = 22
L2_cache_bank[21]: Access = 1908, Miss = 636, Miss_rate = 0.333, Pending_hits = 22, Reservation_fails = 142
L2_cache_bank[22]: Access = 1920, Miss = 637, Miss_rate = 0.332, Pending_hits = 25, Reservation_fails = 157
L2_cache_bank[23]: Access = 1899, Miss = 636, Miss_rate = 0.335, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[24]: Access = 1925, Miss = 628, Miss_rate = 0.326, Pending_hits = 24, Reservation_fails = 139
L2_cache_bank[25]: Access = 1940, Miss = 628, Miss_rate = 0.324, Pending_hits = 25, Reservation_fails = 32
L2_cache_bank[26]: Access = 1921, Miss = 628, Miss_rate = 0.327, Pending_hits = 24, Reservation_fails = 143
L2_cache_bank[27]: Access = 1938, Miss = 628, Miss_rate = 0.324, Pending_hits = 25, Reservation_fails = 21
L2_cache_bank[28]: Access = 1906, Miss = 612, Miss_rate = 0.321, Pending_hits = 22, Reservation_fails = 23
L2_cache_bank[29]: Access = 1914, Miss = 612, Miss_rate = 0.320, Pending_hits = 24, Reservation_fails = 160
L2_cache_bank[30]: Access = 1896, Miss = 612, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 159
L2_cache_bank[31]: Access = 2027, Miss = 615, Miss_rate = 0.303, Pending_hits = 29, Reservation_fails = 408
L2_total_cache_accesses = 61290
L2_total_cache_misses = 19978
L2_total_cache_miss_rate = 0.3260
L2_total_cache_pending_hits = 756
L2_total_cache_reservation_fails = 3084
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 756
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2703
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 381
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=61290
icnt_total_pkts_simt_to_mem=61290
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61290
Req_Network_cycles = 27386
Req_Network_injected_packets_per_cycle =       2.2380 
Req_Network_conflicts_per_cycle =       1.1279
Req_Network_conflicts_per_cycle_util =       2.9779
Req_Bank_Level_Parallism =       5.9086
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.7678
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2536

Reply_Network_injected_packets_num = 61290
Reply_Network_cycles = 27386
Reply_Network_injected_packets_per_cycle =        2.2380
Reply_Network_conflicts_per_cycle =        1.1951
Reply_Network_conflicts_per_cycle_util =       2.8482
Reply_Bank_Level_Parallism =       5.3337
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7728
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0589
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 802475 (inst/sec)
gpgpu_simulation_rate = 2489 (cycle/sec)
gpgpu_silicon_slowdown = 482121x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
