# ERROR: No extended dataflow license exists
# do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:16 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 10:10:17 on Sep 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:17 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 10:10:17 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:17 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 10:10:17 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:17 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" "+define+FPGA_TARGET" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/mux2to1.sv 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/mux4to1.sv 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/shiftRegister.sv 
# -- Compiling module shiftRegister
# 
# Top level modules:
# 	shiftRegister
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/syncCounter.sv 
# -- Compiling module syncCounter
# 
# Top level modules:
# 	syncCounter
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/divZeroDetect.sv 
# -- Compiling module divZeroDetect
# 
# Top level modules:
# 	divZeroDetect
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/carrySaveAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module carrySaveAdder
# 
# Top level modules:
# 	carrySaveAdder
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/divOvfDetectBlock.sv 
# -- Compiling module divOvfDetectBlock
# 
# Top level modules:
# 	divOvfDetectBlock
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:18 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MulDivComponents/kernelLogic.sv 
# -- Compiling module kernelLogic
# 
# Top level modules:
# 	kernelLogic
# End time: 10:10:18 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MultDivUnitDP.sv 
# -- Compiling module shiftRegister
# -- Compiling module register
# -- Compiling module kernelLogic
# -- Compiling module mux4to1
# -- Compiling module mux2to1
# -- Compiling module adder
# -- Compiling module fullAdder
# -- Compiling module carrySaveAdder
# -- Compiling module syncCounter
# -- Compiling module comparator
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MultDivUnit.sv 
# -- Compiling module shiftRegister
# -- Compiling module register
# -- Compiling module kernelLogic
# -- Compiling module mux4to1
# -- Compiling module mux2to1
# -- Compiling module adder
# -- Compiling module fullAdder
# -- Compiling module carrySaveAdder
# -- Compiling module syncCounter
# -- Compiling module comparator
# -- Compiling module MultDivUnitDP
# -- Compiling module MultDivUnit
# ** Note: (vlog-143) Recognized 1 FSM in module "MultDivUnit(verilog)".
# 
# Top level modules:
# 	MultDivUnit
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/MultiplierDivider/MultDivUnitWrapper.sv 
# -- Compiling package constants
# -- Compiling module shiftRegister
# -- Compiling module register
# -- Compiling module kernelLogic
# -- Compiling module mux4to1
# -- Compiling module mux2to1
# -- Compiling module adder
# -- Compiling module fullAdder
# -- Compiling module carrySaveAdder
# -- Compiling module syncCounter
# -- Compiling module comparator
# -- Compiling module MultDivUnitDP
# -- Compiling module MultDivUnit
# ** Note: (vlog-143) Recognized 1 FSM in module "MultDivUnit(verilog)".
# -- Compiling module MultDivUnitWrapper
# 
# Top level modules:
# 	MultDivUnitWrapper
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module shiftRegister
# -- Compiling module register
# -- Compiling module kernelLogic
# -- Compiling module mux4to1
# -- Compiling module mux2to1
# -- Compiling module adder
# -- Compiling module fullAdder
# -- Compiling module carrySaveAdder
# -- Compiling module syncCounter
# -- Compiling module comparator
# -- Compiling module MultDivUnitDP
# -- Compiling module MultDivUnit
# ** Note: (vlog-143) Recognized 1 FSM in module "MultDivUnit(verilog)".
# -- Compiling module MultDivUnitWrapper
# -- Compiling package alu_sv_unit
# -- Importing package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module shiftRegister
# -- Compiling module register
# -- Compiling module kernelLogic
# -- Compiling module mux4to1
# -- Compiling module mux2to1
# -- Compiling module adder
# -- Compiling module fullAdder
# -- Compiling module carrySaveAdder
# -- Compiling module syncCounter
# -- Compiling module comparator
# -- Compiling module MultDivUnitDP
# -- Compiling module MultDivUnit
# -- Compiling module MultDivUnitWrapper
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:19 on Sep 11,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling module bfu
# ** Warning: /home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/fetch_unit.sv(4): (vlog-13233) Design unit "riscv_tester_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling module cu
# -- Compiling module reg_file
# -- Compiling module forw_unit
# -- Compiling module shiftRegister
# -- Compiling module register
# -- Compiling module kernelLogic
# -- Compiling module mux4to1
# -- Compiling module mux2to1
# -- Compiling module adder
# -- Compiling module fullAdder
# -- Compiling module carrySaveAdder
# -- Compiling module syncCounter
# -- Compiling module comparator
# -- Compiling module MultDivUnitDP
# -- Compiling module MultDivUnit
# -- Compiling module MultDivUnitWrapper
# -- Compiling module alu
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 10:10:19 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 10:10:19 on Sep 11,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.MultDivUnitWrapper
# Loading work.MultDivUnit
# Loading work.MultDivUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.adder
# Loading work.syncCounter
# Loading work.comparator
# Loading work.dram_controller
# Loading work.dram
# Loading work.fullAdder
# hexadecimal
run 4500ns
# End time: 10:11:24 on Sep 11,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
