// Seed: 700294272
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output wor id_2,
    input wire id_3,
    output tri id_4,
    output wire id_5,
    input tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wor id_9,
    output supply0 id_10,
    input supply0 id_11,
    output supply1 id_12,
    output supply1 id_13,
    input wire id_14,
    output tri0 id_15
);
  wire id_17, id_18;
  wire id_19 = id_8;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wor id_4,
    input wor id_5,
    output supply1 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    input wand id_12,
    output supply1 id_13,
    output tri1 id_14,
    output logic id_15
);
  always @(id_1 or posedge 'b0) begin : LABEL_0
    id_15 <= #1 -1 < -1;
  end
  module_0 modCall_1 (
      id_9,
      id_5,
      id_14,
      id_5,
      id_13,
      id_3,
      id_5,
      id_4,
      id_12,
      id_14,
      id_3,
      id_1,
      id_6,
      id_10,
      id_1,
      id_11
  );
endmodule
