{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496063486307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496063486338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 10:11:26 2017 " "Processing started: Mon May 29 10:11:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496063486338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063486338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uProcessor -c uProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off uProcessor -c uProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063486338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1496063488579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uprocessor_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uprocessor_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uprocessor_tb-uprocessor_tb_arch " "Found design unit 1: uprocessor_tb-uprocessor_tb_arch" {  } { { "uprocessor_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/uprocessor_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506351 ""} { "Info" "ISGN_ENTITY_NAME" "1 uprocessor_tb " "Found entity 1: uprocessor_tb" {  } { { "uprocessor_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/uprocessor_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uProcessor-behavior " "Found design unit 1: uProcessor-behavior" {  } { { "uProcessor.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/uProcessor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506383 ""} { "Info" "ISGN_ENTITY_NAME" "1 uProcessor " "Found entity 1: uProcessor" {  } { { "uProcessor.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/uProcessor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_tb-ula_tb_arch " "Found design unit 1: ula_tb-ula_tb_arch" {  } { { "ula_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ula_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506383 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_tb " "Found entity 1: ula_tb" {  } { { "ula_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ula_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-behavior " "Found design unit 1: FA-behavior" {  } { { "ula.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ula.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ULA-behavior " "Found design unit 2: ULA-behavior" {  } { { "ula.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ula.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "ula.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ula.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""} { "Info" "ISGN_ENTITY_NAME" "2 ULA " "Found entity 2: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ula.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_tb-rom_tb_arch " "Found design unit 1: rom_tb-rom_tb_arch" {  } { { "rom_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/rom_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/rom_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behavior " "Found design unit 1: ROM-behavior" {  } { { "ROM.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_tb-ram_tb_arch " "Found design unit 1: ram_tb-ram_tb_arch" {  } { { "ram_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ram_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ram_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavior " "Found design unit 1: RAM-behavior" {  } { { "RAM.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506414 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/RAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter_tb-program_counter_tb_arch " "Found design unit 1: program_counter_tb-program_counter_tb_arch" {  } { { "program_counter_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/program_counter_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506414 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "program_counter_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/program_counter_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-behavior " "Found design unit 1: Program_Counter-behavior" {  } { { "Program_Counter.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/Program_Counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/Program_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_tb-mux2x1_tb_arch " "Found design unit 1: mux2x1_tb-mux2x1_tb_arch" {  } { { "mux2x1_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/mux2x1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_tb " "Found entity 1: mux2x1_tb" {  } { { "mux2x1_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/mux2x1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-behavior " "Found design unit 1: mux2x1-behavior" {  } { { "mux2x1.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/mux2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/mux2x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Register-behavior " "Found design unit 1: Instruction_Register-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/IR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "IR.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/IR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register_tb-instruction_register_tb_arch " "Found design unit 1: instruction_register_tb-instruction_register_tb_arch" {  } { { "instruction_register_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/instruction_register_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register_tb " "Found entity 1: instruction_register_tb" {  } { { "instruction_register_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/instruction_register_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_tb-fsm_tb_arch " "Found design unit 1: fsm_tb-fsm_tb_arch" {  } { { "fsm_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/fsm_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/fsm_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behavior " "Found design unit 1: FSM-behavior" {  } { { "FSM.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/FSM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/FSM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506430 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "FA work FA.vhd(8) " "VHDL Primary Unit Declaration error at FA.vhd(8): primary unit \"FA\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FA.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/FA.vhd" 8 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1496063506492 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "FA ula.vhd(9) " "HDL error at ula.vhd(9): see declaration for object \"FA\"" {  } { { "ula.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/ula.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496063506492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fa.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_tb-decoder_tb_arch " "Found design unit 1: decoder_tb-decoder_tb_arch" {  } { { "decoder_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/decoder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506508 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/decoder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behavior " "Found design unit 1: Decoder-behavior" {  } { { "Decoder.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/Decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506508 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator_tb-accumulator_tb_arch " "Found design unit 1: accumulator_tb-accumulator_tb_arch" {  } { { "acumulator_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/acumulator_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506508 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator_tb " "Found entity 1: accumulator_tb" {  } { { "acumulator_tb.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/acumulator_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator-behavior " "Found design unit 1: Accumulator-behavior" {  } { { "Acumulator.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/Acumulator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506508 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Acumulator.vhd" "" { Text "C:/Users/helder.garjunior/Downloads/microprocessador_vhdl/Código Fonte/Acumulator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496063506508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063506508 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496063507139 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 29 10:11:47 2017 " "Processing ended: Mon May 29 10:11:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496063507139 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496063507139 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496063507139 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496063507139 ""}
