Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Apr 25 13:36:48 2022
| Host         : big11.seas.upenn.edu running 64-bit openSUSE Leap 15.3
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Path #1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                57.250 |
| Path Delay                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               146.061 |
| Logic Delay               | 57.665(40%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Net Delay                 | 88.396(60%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Clock Skew                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -0.105 |
| Slack                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -88.982 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| Logic Levels              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   244 |
| Routes                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   202 |
| Logical Path              | RAMB36E1 RAMB36E1 LUT4 LUT4 LUT5 LUT6 LUT4 CARRY4 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 MUXF7 MUXF8 LUT6 LUT6 LUT6 LUT6 LUT6 CARRY4 CARRY4 LUT4 CARRY4 LUT6 CARRY4 CARRY4 LUT6 CARRY4 LUT3 LUT6 CARRY4 CARRY4 LUT6 CARRY4 CARRY4 LUT6 CARRY4 LUT6 CARRY4 LUT6 CARRY4 CARRY4 LUT6 CARRY4 CARRY4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 CARRY4 LUT3 LUT6 CARRY4 CARRY4 LUT4 CARRY4 LUT4 CARRY4 LUT4 CARRY4 LUT6 LUT5 CARRY4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 CARRY4 LUT6 CARRY4 LUT3 LUT2 CARRY4 LUT4 CARRY4 LUT3 LUT6 CARRY4 LUT6 CARRY4 LUT3 LUT5 LUT6 CARRY4 LUT4 CARRY4 LUT3 LUT2 CARRY4 LUT3 LUT4 CARRY4 LUT4 LUT5 LUT5 MUXF7 MUXF8 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 MUXF7 LUT3 LUT6 LUT5 LUT6 LUT6 CARRY4 LUT5 LUT5 LUT6 CARRY4 CARRY4 LUT6 CARRY4 LUT3 LUT3 LUT6 CARRY4 LUT5 LUT2 CARRY4 LUT5 LUT5 LUT2 CARRY4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 MUXF7 MUXF8 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 CARRY4 LUT5 LUT3 LUT6 CARRY4 LUT5 LUT5 LUT2 CARRY4 LUT4 CARRY4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 MUXF7 MUXF8 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 MUXF7 MUXF8 LUT5 LUT6 LUT6 LUT6 LUT6 CARRY4 CARRY4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 MUXF7 MUXF8 LUT6 LUT6 LUT6 DSP48E1 LUT6 LUT6 MUXF7 MUXF8 LUT5 FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| DSP Block                 | Comb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| BRAM                      | No DO_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| IO Crossings              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |
| Config Crossings          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |
| SLR Crossings             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |
| PBlocks                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |
| High Fanout               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    61 |
| Dont Touch                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |
| Mark Debug                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |
| Start Point Pin Primitive | RAMB36E1/CLKARDCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Start Point Pin           | IDRAM_reg_0_15/CLKARDCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| End Point Pin             | state_reg[1]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+-----+----+----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
|           End Point Clock          | Requirement |  0 |  1  |  2 |  3 |  4 |  5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 22 | 49 | 50 | 57 | 58 | 78 | 84 | 86 | 91 | 93 | 111 | 113 | 119 | 120 | 132 | 139 | 141 | 150 | 151 | 158 | 159 | 160 | 168 | 169 | 176 | 180 | 182 | 192 | 193 | 194 | 195 | 201 | 202 | 203 | 208 | 210 | 211 | 217 | 218 | 219 | 220 | 227 | 228 | 236 | 244 |
+------------------------------------+-------------+----+-----+----+----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| clk_processor_design_1_clk_wiz_0_0 | 57.250ns    |  0 | 365 | 81 | 83 | 98 | 79 | 2 | 4 | 4 | 4 |  4 |  5 |  8 |  4 |  1 |  1 |  1 |  2 |  1 |  3 |  1 |  3 |  1 |  1 |   1 |   1 |   2 |   1 |   2 |   1 |   1 |   1 |   1 |   2 |   2 |   1 |   2 |   1 |   1 |   1 |   1 |   1 |   3 |   2 |   1 |   1 |   2 |   1 |   1 |   1 |   3 |   2 |   2 |   2 |   1 |   4 |   3 |   3 |   3 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 |  24 |  0 |  0 |  0 |  0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 16 |  25 | 27 |  6 |  0 |  0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |   0 |
+------------------------------------+-------------+----+-----+----+----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


