--N1L54 is cpu:inst|cpu_du:I3|add_129~0 at LC_X18_Y6_N0
--operation mode is arithmetic

N1L54 = N1_acc_c[0][0] $ N1L311;

--N1L74 is cpu:inst|cpu_du:I3|add_129~0COUT0 at LC_X18_Y6_N0
--operation mode is arithmetic

N1L74_cout_0 = N1_acc_c[0][0] & N1L311;
N1L74 = CARRY(N1L74_cout_0);

--N1L84 is cpu:inst|cpu_du:I3|add_129~0COUT1 at LC_X18_Y6_N0
--operation mode is arithmetic

N1L84_cout_1 = N1_acc_c[0][0] & N1L311;
N1L84 = CARRY(N1L84_cout_1);


--N1L94 is cpu:inst|cpu_du:I3|add_129~1 at LC_X18_Y6_N1
--operation mode is arithmetic

N1L94 = N1_acc_c[0][1] $ N1L911 $ N1L74;

--N1L15 is cpu:inst|cpu_du:I3|add_129~1COUT0 at LC_X18_Y6_N1
--operation mode is arithmetic

N1L15_cout_0 = N1_acc_c[0][1] & !N1L911 & !N1L74 # !N1_acc_c[0][1] & (!N1L74 # !N1L911);
N1L15 = CARRY(N1L15_cout_0);

--N1L25 is cpu:inst|cpu_du:I3|add_129~1COUT1 at LC_X18_Y6_N1
--operation mode is arithmetic

N1L25_cout_1 = N1_acc_c[0][1] & !N1L911 & !N1L84 # !N1_acc_c[0][1] & (!N1L84 # !N1L911);
N1L25 = CARRY(N1L25_cout_1);


--N1L35 is cpu:inst|cpu_du:I3|add_129~2 at LC_X18_Y6_N2
--operation mode is arithmetic

N1L35 = N1_acc_c[0][2] $ N1L521 $ !N1L15;

--N1L55 is cpu:inst|cpu_du:I3|add_129~2COUT0 at LC_X18_Y6_N2
--operation mode is arithmetic

N1L55_cout_0 = N1_acc_c[0][2] & (N1L521 # !N1L15) # !N1_acc_c[0][2] & N1L521 & !N1L15;
N1L55 = CARRY(N1L55_cout_0);

--N1L65 is cpu:inst|cpu_du:I3|add_129~2COUT1 at LC_X18_Y6_N2
--operation mode is arithmetic

N1L65_cout_1 = N1_acc_c[0][2] & (N1L521 # !N1L25) # !N1_acc_c[0][2] & N1L521 & !N1L25;
N1L65 = CARRY(N1L65_cout_1);


--N1L75 is cpu:inst|cpu_du:I3|add_129~3 at LC_X18_Y6_N3
--operation mode is arithmetic

N1L75 = N1_acc_c[0][3] $ N1L131 $ N1L55;

--N1L95 is cpu:inst|cpu_du:I3|add_129~3COUT0 at LC_X18_Y6_N3
--operation mode is arithmetic

N1L95_cout_0 = N1_acc_c[0][3] & !N1L131 & !N1L55 # !N1_acc_c[0][3] & (!N1L55 # !N1L131);
N1L95 = CARRY(N1L95_cout_0);

--N1L06 is cpu:inst|cpu_du:I3|add_129~3COUT1 at LC_X18_Y6_N3
--operation mode is arithmetic

N1L06_cout_1 = N1_acc_c[0][3] & !N1L131 & !N1L65 # !N1_acc_c[0][3] & (!N1L65 # !N1L131);
N1L06 = CARRY(N1L06_cout_1);


--N1L16 is cpu:inst|cpu_du:I3|add_129~4 at LC_X18_Y6_N4
--operation mode is arithmetic

N1L16 = N1_acc_c[0][4] $ N1L731 $ !N1L95;

--N1L26 is cpu:inst|cpu_du:I3|add_129~4COUT at LC_X18_Y6_N4
--operation mode is arithmetic

N1L26 = N1L36;


--N1L56 is cpu:inst|cpu_du:I3|add_129~5 at LC_X18_Y6_N5
--operation mode is arithmetic

N1L56_carry_eqn = (!N1L26 & GND) # (N1L26 & VCC);
N1L56 = N1_acc_c[0][5] $ N1L341 $ N1L56_carry_eqn;

--N1L76 is cpu:inst|cpu_du:I3|add_129~5COUT0 at LC_X18_Y6_N5
--operation mode is arithmetic

N1L76_cout_0 = N1_acc_c[0][5] & !N1L341 & !N1L26 # !N1_acc_c[0][5] & (!N1L26 # !N1L341);
N1L76 = CARRY(N1L76_cout_0);

--N1L86 is cpu:inst|cpu_du:I3|add_129~5COUT1 at LC_X18_Y6_N5
--operation mode is arithmetic

N1L86_cout_1 = N1_acc_c[0][5] & !N1L341 & !N1L26 # !N1_acc_c[0][5] & (!N1L26 # !N1L341);
N1L86 = CARRY(N1L86_cout_1);


--N1L96 is cpu:inst|cpu_du:I3|add_129~6 at LC_X18_Y6_N6
--operation mode is arithmetic

N1L96_carry_eqn = (!N1L26 & N1L76) # (N1L26 & N1L86);
N1L96 = N1_acc_c[0][6] $ N1L941 $ !N1L96_carry_eqn;

--N1L17 is cpu:inst|cpu_du:I3|add_129~6COUT0 at LC_X18_Y6_N6
--operation mode is arithmetic

N1L17_cout_0 = N1_acc_c[0][6] & (N1L941 # !N1L76) # !N1_acc_c[0][6] & N1L941 & !N1L76;
N1L17 = CARRY(N1L17_cout_0);

--N1L27 is cpu:inst|cpu_du:I3|add_129~6COUT1 at LC_X18_Y6_N6
--operation mode is arithmetic

N1L27_cout_1 = N1_acc_c[0][6] & (N1L941 # !N1L86) # !N1_acc_c[0][6] & N1L941 & !N1L86;
N1L27 = CARRY(N1L27_cout_1);


--N1L37 is cpu:inst|cpu_du:I3|add_129~7 at LC_X18_Y6_N7
--operation mode is arithmetic

N1L37_carry_eqn = (!N1L26 & N1L17) # (N1L26 & N1L27);
N1L37 = N1_acc_c[0][7] $ N1L551 $ N1L37_carry_eqn;

--N1L57 is cpu:inst|cpu_du:I3|add_129~7COUT0 at LC_X18_Y6_N7
--operation mode is arithmetic

N1L57_cout_0 = N1_acc_c[0][7] & !N1L551 & !N1L17 # !N1_acc_c[0][7] & (!N1L17 # !N1L551);
N1L57 = CARRY(N1L57_cout_0);

--N1L67 is cpu:inst|cpu_du:I3|add_129~7COUT1 at LC_X18_Y6_N7
--operation mode is arithmetic

N1L67_cout_1 = N1_acc_c[0][7] & !N1L551 & !N1L27 # !N1_acc_c[0][7] & (!N1L27 # !N1L551);
N1L67 = CARRY(N1L67_cout_1);


--N1L77 is cpu:inst|cpu_du:I3|add_129~8 at LC_X18_Y6_N8
--operation mode is normal

N1L77_carry_eqn = (!N1L26 & N1L57) # (N1L26 & N1L67);
N1L77 = !N1L77_carry_eqn;


--N1L87 is cpu:inst|cpu_du:I3|add_153~1 at LC_X19_Y6_N0
--operation mode is arithmetic

N1L87 = N1_acc_c[0][0] $ N1L311;

--N1L08 is cpu:inst|cpu_du:I3|add_153~1COUT0 at LC_X19_Y6_N0
--operation mode is arithmetic

N1L08_cout_0 = N1_acc_c[0][0] # !N1L311;
N1L08 = CARRY(N1L08_cout_0);

--N1L18 is cpu:inst|cpu_du:I3|add_153~1COUT1 at LC_X19_Y6_N0
--operation mode is arithmetic

N1L18_cout_1 = N1_acc_c[0][0] # !N1L311;
N1L18 = CARRY(N1L18_cout_1);


--N1L28 is cpu:inst|cpu_du:I3|add_153~2 at LC_X19_Y6_N1
--operation mode is arithmetic

N1L28 = N1_acc_c[0][1] $ N1L911 $ !N1L08;

--N1L48 is cpu:inst|cpu_du:I3|add_153~2COUT0 at LC_X19_Y6_N1
--operation mode is arithmetic

N1L48_cout_0 = N1_acc_c[0][1] & N1L911 & !N1L08 # !N1_acc_c[0][1] & (N1L911 # !N1L08);
N1L48 = CARRY(N1L48_cout_0);

--N1L58 is cpu:inst|cpu_du:I3|add_153~2COUT1 at LC_X19_Y6_N1
--operation mode is arithmetic

N1L58_cout_1 = N1_acc_c[0][1] & N1L911 & !N1L18 # !N1_acc_c[0][1] & (N1L911 # !N1L18);
N1L58 = CARRY(N1L58_cout_1);


--N1L68 is cpu:inst|cpu_du:I3|add_153~3 at LC_X19_Y6_N2
--operation mode is arithmetic

N1L68 = N1_acc_c[0][2] $ N1L521 $ N1L48;

--N1L88 is cpu:inst|cpu_du:I3|add_153~3COUT0 at LC_X19_Y6_N2
--operation mode is arithmetic

N1L88_cout_0 = N1_acc_c[0][2] & (!N1L48 # !N1L521) # !N1_acc_c[0][2] & !N1L521 & !N1L48;
N1L88 = CARRY(N1L88_cout_0);

--N1L98 is cpu:inst|cpu_du:I3|add_153~3COUT1 at LC_X19_Y6_N2
--operation mode is arithmetic

N1L98_cout_1 = N1_acc_c[0][2] & (!N1L58 # !N1L521) # !N1_acc_c[0][2] & !N1L521 & !N1L58;
N1L98 = CARRY(N1L98_cout_1);


--N1L09 is cpu:inst|cpu_du:I3|add_153~4 at LC_X19_Y6_N3
--operation mode is arithmetic

N1L09 = N1_acc_c[0][3] $ N1L131 $ !N1L88;

--N1L29 is cpu:inst|cpu_du:I3|add_153~4COUT0 at LC_X19_Y6_N3
--operation mode is arithmetic

N1L29_cout_0 = N1_acc_c[0][3] & N1L131 & !N1L88 # !N1_acc_c[0][3] & (N1L131 # !N1L88);
N1L29 = CARRY(N1L29_cout_0);

--N1L39 is cpu:inst|cpu_du:I3|add_153~4COUT1 at LC_X19_Y6_N3
--operation mode is arithmetic

N1L39_cout_1 = N1_acc_c[0][3] & N1L131 & !N1L98 # !N1_acc_c[0][3] & (N1L131 # !N1L98);
N1L39 = CARRY(N1L39_cout_1);


--N1L49 is cpu:inst|cpu_du:I3|add_153~5 at LC_X19_Y6_N4
--operation mode is arithmetic

N1L49 = N1_acc_c[0][4] $ N1L731 $ N1L29;

--N1L59 is cpu:inst|cpu_du:I3|add_153~5COUT at LC_X19_Y6_N4
--operation mode is arithmetic

N1L59 = N1L69;


--N1L89 is cpu:inst|cpu_du:I3|add_153~6 at LC_X19_Y6_N5
--operation mode is arithmetic

N1L89_carry_eqn = (!N1L59 & GND) # (N1L59 & VCC);
N1L89 = N1_acc_c[0][5] $ N1L341 $ !N1L89_carry_eqn;

--N1L001 is cpu:inst|cpu_du:I3|add_153~6COUT0 at LC_X19_Y6_N5
--operation mode is arithmetic

N1L001_cout_0 = N1_acc_c[0][5] & N1L341 & !N1L59 # !N1_acc_c[0][5] & (N1L341 # !N1L59);
N1L001 = CARRY(N1L001_cout_0);

--N1L101 is cpu:inst|cpu_du:I3|add_153~6COUT1 at LC_X19_Y6_N5
--operation mode is arithmetic

N1L101_cout_1 = N1_acc_c[0][5] & N1L341 & !N1L59 # !N1_acc_c[0][5] & (N1L341 # !N1L59);
N1L101 = CARRY(N1L101_cout_1);


--N1L201 is cpu:inst|cpu_du:I3|add_153~7 at LC_X19_Y6_N6
--operation mode is arithmetic

N1L201_carry_eqn = (!N1L59 & N1L001) # (N1L59 & N1L101);
N1L201 = N1_acc_c[0][6] $ N1L941 $ N1L201_carry_eqn;

--N1L401 is cpu:inst|cpu_du:I3|add_153~7COUT0 at LC_X19_Y6_N6
--operation mode is arithmetic

N1L401_cout_0 = N1_acc_c[0][6] & (!N1L001 # !N1L941) # !N1_acc_c[0][6] & !N1L941 & !N1L001;
N1L401 = CARRY(N1L401_cout_0);

--N1L501 is cpu:inst|cpu_du:I3|add_153~7COUT1 at LC_X19_Y6_N6
--operation mode is arithmetic

N1L501_cout_1 = N1_acc_c[0][6] & (!N1L101 # !N1L941) # !N1_acc_c[0][6] & !N1L941 & !N1L101;
N1L501 = CARRY(N1L501_cout_1);


--N1L601 is cpu:inst|cpu_du:I3|add_153~8 at LC_X19_Y6_N7
--operation mode is arithmetic

N1L601_carry_eqn = (!N1L59 & N1L401) # (N1L59 & N1L501);
N1L601 = N1_acc_c[0][7] $ N1L551 $ !N1L601_carry_eqn;

--N1L801 is cpu:inst|cpu_du:I3|add_153~8COUT0 at LC_X19_Y6_N7
--operation mode is arithmetic

N1L801_cout_0 = N1_acc_c[0][7] & N1L551 & !N1L401 # !N1_acc_c[0][7] & (N1L551 # !N1L401);
N1L801 = CARRY(N1L801_cout_0);

--N1L901 is cpu:inst|cpu_du:I3|add_153~8COUT1 at LC_X19_Y6_N7
--operation mode is arithmetic

N1L901_cout_1 = N1_acc_c[0][7] & N1L551 & !N1L501 # !N1_acc_c[0][7] & (N1L551 # !N1L501);
N1L901 = CARRY(N1L901_cout_1);


--N1L011 is cpu:inst|cpu_du:I3|add_153~9 at LC_X19_Y6_N8
--operation mode is normal

N1L011_carry_eqn = (!N1L59 & N1L801) # (N1L59 & N1L901);
N1L011 = !N1L011_carry_eqn;


--P1L71 is cpu:inst|cpu_oa:I4|add_104~0 at LC_X17_Y7_N0
--operation mode is arithmetic

P1L71 = P1_ireg_c[0] $ P1_iinc_c[0];

--P1L91 is cpu:inst|cpu_oa:I4|add_104~0COUT0 at LC_X17_Y7_N0
--operation mode is arithmetic

P1L91_cout_0 = P1_ireg_c[0] & P1_iinc_c[0];
P1L91 = CARRY(P1L91_cout_0);

--P1L02 is cpu:inst|cpu_oa:I4|add_104~0COUT1 at LC_X17_Y7_N0
--operation mode is arithmetic

P1L02_cout_1 = P1_ireg_c[0] & P1_iinc_c[0];
P1L02 = CARRY(P1L02_cout_1);


--P1L12 is cpu:inst|cpu_oa:I4|add_104~1 at LC_X17_Y7_N1
--operation mode is arithmetic

P1L12 = P1_iinc_c[1] $ P1_ireg_c[1] $ P1L91;

--P1L32 is cpu:inst|cpu_oa:I4|add_104~1COUT0 at LC_X17_Y7_N1
--operation mode is arithmetic

P1L32_cout_0 = P1_iinc_c[1] & !P1_ireg_c[1] & !P1L91 # !P1_iinc_c[1] & (!P1L91 # !P1_ireg_c[1]);
P1L32 = CARRY(P1L32_cout_0);

--P1L42 is cpu:inst|cpu_oa:I4|add_104~1COUT1 at LC_X17_Y7_N1
--operation mode is arithmetic

P1L42_cout_1 = P1_iinc_c[1] & !P1_ireg_c[1] & !P1L02 # !P1_iinc_c[1] & (!P1L02 # !P1_ireg_c[1]);
P1L42 = CARRY(P1L42_cout_1);


--P1L52 is cpu:inst|cpu_oa:I4|add_104~2 at LC_X17_Y7_N2
--operation mode is arithmetic

P1L52 = P1_iinc_c[2] $ P1_ireg_c[2] $ !P1L32;

--P1L72 is cpu:inst|cpu_oa:I4|add_104~2COUT0 at LC_X17_Y7_N2
--operation mode is arithmetic

P1L72_cout_0 = P1_iinc_c[2] & (P1_ireg_c[2] # !P1L32) # !P1_iinc_c[2] & P1_ireg_c[2] & !P1L32;
P1L72 = CARRY(P1L72_cout_0);

--P1L82 is cpu:inst|cpu_oa:I4|add_104~2COUT1 at LC_X17_Y7_N2
--operation mode is arithmetic

P1L82_cout_1 = P1_iinc_c[2] & (P1_ireg_c[2] # !P1L42) # !P1_iinc_c[2] & P1_ireg_c[2] & !P1L42;
P1L82 = CARRY(P1L82_cout_1);


--P1L92 is cpu:inst|cpu_oa:I4|add_104~3 at LC_X17_Y7_N3
--operation mode is arithmetic

P1L92 = P1_iinc_c[3] $ P1_ireg_c[3] $ P1L72;

--P1L13 is cpu:inst|cpu_oa:I4|add_104~3COUT0 at LC_X17_Y7_N3
--operation mode is arithmetic

P1L13_cout_0 = P1_iinc_c[3] & !P1_ireg_c[3] & !P1L72 # !P1_iinc_c[3] & (!P1L72 # !P1_ireg_c[3]);
P1L13 = CARRY(P1L13_cout_0);

--P1L23 is cpu:inst|cpu_oa:I4|add_104~3COUT1 at LC_X17_Y7_N3
--operation mode is arithmetic

P1L23_cout_1 = P1_iinc_c[3] & !P1_ireg_c[3] & !P1L82 # !P1_iinc_c[3] & (!P1L82 # !P1_ireg_c[3]);
P1L23 = CARRY(P1L23_cout_1);


--P1L33 is cpu:inst|cpu_oa:I4|add_104~4 at LC_X17_Y7_N4
--operation mode is arithmetic

P1L33 = P1_ireg_c[4] $ P1_iinc_c[4] $ !P1L13;

--P1L43 is cpu:inst|cpu_oa:I4|add_104~4COUT at LC_X17_Y7_N4
--operation mode is arithmetic

P1L43 = P1L53;


--P1L73 is cpu:inst|cpu_oa:I4|add_104~5 at LC_X17_Y7_N5
--operation mode is arithmetic

P1L73_carry_eqn = (!P1L43 & GND) # (P1L43 & VCC);
P1L73 = P1_iinc_c[5] $ P1_ireg_c[5] $ P1L73_carry_eqn;

--P1L93 is cpu:inst|cpu_oa:I4|add_104~5COUT0 at LC_X17_Y7_N5
--operation mode is arithmetic

P1L93_cout_0 = P1_iinc_c[5] & !P1_ireg_c[5] & !P1L43 # !P1_iinc_c[5] & (!P1L43 # !P1_ireg_c[5]);
P1L93 = CARRY(P1L93_cout_0);

--P1L04 is cpu:inst|cpu_oa:I4|add_104~5COUT1 at LC_X17_Y7_N5
--operation mode is arithmetic

P1L04_cout_1 = P1_iinc_c[5] & !P1_ireg_c[5] & !P1L43 # !P1_iinc_c[5] & (!P1L43 # !P1_ireg_c[5]);
P1L04 = CARRY(P1L04_cout_1);


--P1L14 is cpu:inst|cpu_oa:I4|add_104~6 at LC_X17_Y7_N6
--operation mode is arithmetic

P1L14_carry_eqn = (!P1L43 & P1L93) # (P1L43 & P1L04);
P1L14 = P1_iinc_c[6] $ P1_ireg_c[6] $ !P1L14_carry_eqn;

--P1L34 is cpu:inst|cpu_oa:I4|add_104~6COUT0 at LC_X17_Y7_N6
--operation mode is arithmetic

P1L34_cout_0 = P1_iinc_c[6] & (P1_ireg_c[6] # !P1L93) # !P1_iinc_c[6] & P1_ireg_c[6] & !P1L93;
P1L34 = CARRY(P1L34_cout_0);

--P1L44 is cpu:inst|cpu_oa:I4|add_104~6COUT1 at LC_X17_Y7_N6
--operation mode is arithmetic

P1L44_cout_1 = P1_iinc_c[6] & (P1_ireg_c[6] # !P1L04) # !P1_iinc_c[6] & P1_ireg_c[6] & !P1L04;
P1L44 = CARRY(P1L44_cout_1);


--P1L54 is cpu:inst|cpu_oa:I4|add_104~7 at LC_X17_Y7_N7
--operation mode is normal

P1L54_carry_eqn = (!P1L43 & P1L34) # (P1L43 & P1L44);
P1L54 = P1_iinc_c[7] $ P1L54_carry_eqn $ P1_ireg_c[7];


--L1L1 is cpu:inst|cpu_iu:I1|add_185~0 at LC_X11_Y7_N0
--operation mode is arithmetic

L1L1 = !L1_pc[0];

--L1L3 is cpu:inst|cpu_iu:I1|add_185~0COUT0 at LC_X11_Y7_N0
--operation mode is arithmetic

L1L3_cout_0 = L1_pc[0];
L1L3 = CARRY(L1L3_cout_0);

--L1L4 is cpu:inst|cpu_iu:I1|add_185~0COUT1 at LC_X11_Y7_N0
--operation mode is arithmetic

L1L4_cout_1 = L1_pc[0];
L1L4 = CARRY(L1L4_cout_1);


--L1L5 is cpu:inst|cpu_iu:I1|add_185~1 at LC_X11_Y7_N1
--operation mode is arithmetic

L1L5 = L1_pc[1] $ L1L3;

--L1L7 is cpu:inst|cpu_iu:I1|add_185~1COUT0 at LC_X11_Y7_N1
--operation mode is arithmetic

L1L7_cout_0 = !L1L3 # !L1_pc[1];
L1L7 = CARRY(L1L7_cout_0);

--L1L8 is cpu:inst|cpu_iu:I1|add_185~1COUT1 at LC_X11_Y7_N1
--operation mode is arithmetic

L1L8_cout_1 = !L1L4 # !L1_pc[1];
L1L8 = CARRY(L1L8_cout_1);


--L1L9 is cpu:inst|cpu_iu:I1|add_185~2 at LC_X11_Y7_N2
--operation mode is arithmetic

L1L9 = L1_pc[2] $ !L1L7;

--L1L11 is cpu:inst|cpu_iu:I1|add_185~2COUT0 at LC_X11_Y7_N2
--operation mode is arithmetic

L1L11_cout_0 = L1_pc[2] & !L1L7;
L1L11 = CARRY(L1L11_cout_0);

--L1L21 is cpu:inst|cpu_iu:I1|add_185~2COUT1 at LC_X11_Y7_N2
--operation mode is arithmetic

L1L21_cout_1 = L1_pc[2] & !L1L8;
L1L21 = CARRY(L1L21_cout_1);


--L1L31 is cpu:inst|cpu_iu:I1|add_185~3 at LC_X11_Y7_N3
--operation mode is arithmetic

L1L31 = L1_pc[3] $ L1L11;

--L1L51 is cpu:inst|cpu_iu:I1|add_185~3COUT0 at LC_X11_Y7_N3
--operation mode is arithmetic

L1L51_cout_0 = !L1L11 # !L1_pc[3];
L1L51 = CARRY(L1L51_cout_0);

--L1L61 is cpu:inst|cpu_iu:I1|add_185~3COUT1 at LC_X11_Y7_N3
--operation mode is arithmetic

L1L61_cout_1 = !L1L21 # !L1_pc[3];
L1L61 = CARRY(L1L61_cout_1);


--L1L71 is cpu:inst|cpu_iu:I1|add_185~4 at LC_X11_Y7_N4
--operation mode is arithmetic

L1L71 = L1_pc[4] $ !L1L51;

--L1L81 is cpu:inst|cpu_iu:I1|add_185~4COUT at LC_X11_Y7_N4
--operation mode is arithmetic

L1L81 = CARRY(L1_pc[4] & !L1L61);


--L1L91 is cpu:inst|cpu_iu:I1|add_185~5 at LC_X11_Y7_N5
--operation mode is arithmetic

L1L91_carry_eqn = L1L81;
L1L91 = L1_pc[5] $ L1L91_carry_eqn;

--L1L12 is cpu:inst|cpu_iu:I1|add_185~5COUT0 at LC_X11_Y7_N5
--operation mode is arithmetic

L1L12_cout_0 = !L1L81 # !L1_pc[5];
L1L12 = CARRY(L1L12_cout_0);

--L1L22 is cpu:inst|cpu_iu:I1|add_185~5COUT1 at LC_X11_Y7_N5
--operation mode is arithmetic

L1L22_cout_1 = !L1L81 # !L1_pc[5];
L1L22 = CARRY(L1L22_cout_1);


--L1L32 is cpu:inst|cpu_iu:I1|add_185~6 at LC_X11_Y7_N6
--operation mode is arithmetic

L1L32_carry_eqn = (!L1L81 & L1L12) # (L1L81 & L1L22);
L1L32 = L1_pc[6] $ !L1L32_carry_eqn;

--L1L52 is cpu:inst|cpu_iu:I1|add_185~6COUT0 at LC_X11_Y7_N6
--operation mode is arithmetic

L1L52_cout_0 = L1_pc[6] & !L1L12;
L1L52 = CARRY(L1L52_cout_0);

--L1L62 is cpu:inst|cpu_iu:I1|add_185~6COUT1 at LC_X11_Y7_N6
--operation mode is arithmetic

L1L62_cout_1 = L1_pc[6] & !L1L22;
L1L62 = CARRY(L1L62_cout_1);


--L1L72 is cpu:inst|cpu_iu:I1|add_185~7 at LC_X11_Y7_N7
--operation mode is arithmetic

L1L72_carry_eqn = (!L1L81 & L1L52) # (L1L81 & L1L62);
L1L72 = L1_pc[7] $ L1L72_carry_eqn;

--L1L92 is cpu:inst|cpu_iu:I1|add_185~7COUT0 at LC_X11_Y7_N7
--operation mode is arithmetic

L1L92_cout_0 = !L1L52 # !L1_pc[7];
L1L92 = CARRY(L1L92_cout_0);

--L1L03 is cpu:inst|cpu_iu:I1|add_185~7COUT1 at LC_X11_Y7_N7
--operation mode is arithmetic

L1L03_cout_1 = !L1L62 # !L1_pc[7];
L1L03 = CARRY(L1L03_cout_1);


--L1L13 is cpu:inst|cpu_iu:I1|add_185~8 at LC_X11_Y7_N8
--operation mode is arithmetic

L1L13_carry_eqn = (!L1L81 & L1L92) # (L1L81 & L1L03);
L1L13 = L1_pc[8] $ !L1L13_carry_eqn;

--L1L33 is cpu:inst|cpu_iu:I1|add_185~8COUT0 at LC_X11_Y7_N8
--operation mode is arithmetic

L1L33_cout_0 = L1_pc[8] & !L1L92;
L1L33 = CARRY(L1L33_cout_0);

--L1L43 is cpu:inst|cpu_iu:I1|add_185~8COUT1 at LC_X11_Y7_N8
--operation mode is arithmetic

L1L43_cout_1 = L1_pc[8] & !L1L03;
L1L43 = CARRY(L1L43_cout_1);


--L1L53 is cpu:inst|cpu_iu:I1|add_185~9 at LC_X11_Y7_N9
--operation mode is normal

L1L53_carry_eqn = (!L1L81 & L1L33) # (L1L81 & L1L43);
L1L53 = L1L53_carry_eqn $ L1_pc[9];


--D1L62 is timer:inst2|add_47_rtl_1~0 at LC_X21_Y8_N0
--operation mode is arithmetic

D1L62 = !D1_tmr_high[0];

--D1L82 is timer:inst2|add_47_rtl_1~0COUT0 at LC_X21_Y8_N0
--operation mode is arithmetic

D1L82_cout_0 = D1_tmr_high[0];
D1L82 = CARRY(D1L82_cout_0);

--D1L92 is timer:inst2|add_47_rtl_1~0COUT1 at LC_X21_Y8_N0
--operation mode is arithmetic

D1L92_cout_1 = D1_tmr_high[0];
D1L92 = CARRY(D1L92_cout_1);


--D1L03 is timer:inst2|add_47_rtl_1~1 at LC_X21_Y8_N1
--operation mode is arithmetic

D1L03 = D1_tmr_high[1] $ !D1L82;

--D1L23 is timer:inst2|add_47_rtl_1~1COUT0 at LC_X21_Y8_N1
--operation mode is arithmetic

D1L23_cout_0 = !D1_tmr_high[1] & !D1L82;
D1L23 = CARRY(D1L23_cout_0);

--D1L33 is timer:inst2|add_47_rtl_1~1COUT1 at LC_X21_Y8_N1
--operation mode is arithmetic

D1L33_cout_1 = !D1_tmr_high[1] & !D1L92;
D1L33 = CARRY(D1L33_cout_1);


--D1L43 is timer:inst2|add_47_rtl_1~2 at LC_X21_Y8_N2
--operation mode is arithmetic

D1L43 = D1_tmr_high[2] $ D1L23;

--D1L63 is timer:inst2|add_47_rtl_1~2COUT0 at LC_X21_Y8_N2
--operation mode is arithmetic

D1L63_cout_0 = D1_tmr_high[2] # !D1L23;
D1L63 = CARRY(D1L63_cout_0);

--D1L73 is timer:inst2|add_47_rtl_1~2COUT1 at LC_X21_Y8_N2
--operation mode is arithmetic

D1L73_cout_1 = D1_tmr_high[2] # !D1L33;
D1L73 = CARRY(D1L73_cout_1);


--D1L83 is timer:inst2|add_47_rtl_1~3 at LC_X21_Y8_N3
--operation mode is arithmetic

D1L83 = D1_tmr_high[3] $ !D1L63;

--D1L04 is timer:inst2|add_47_rtl_1~3COUT0 at LC_X21_Y8_N3
--operation mode is arithmetic

D1L04_cout_0 = !D1_tmr_high[3] & !D1L63;
D1L04 = CARRY(D1L04_cout_0);

--D1L14 is timer:inst2|add_47_rtl_1~3COUT1 at LC_X21_Y8_N3
--operation mode is arithmetic

D1L14_cout_1 = !D1_tmr_high[3] & !D1L73;
D1L14 = CARRY(D1L14_cout_1);


--D1L24 is timer:inst2|add_47_rtl_1~4 at LC_X21_Y8_N4
--operation mode is arithmetic

D1L24 = D1_tmr_high[4] $ D1L04;

--D1L34 is timer:inst2|add_47_rtl_1~4COUT at LC_X21_Y8_N4
--operation mode is arithmetic

D1L34 = D1L44;


--D1L64 is timer:inst2|add_47_rtl_1~5 at LC_X21_Y8_N5
--operation mode is arithmetic

D1L64_carry_eqn = (!D1L34 & GND) # (D1L34 & VCC);
D1L64 = D1_tmr_high[5] $ !D1L64_carry_eqn;

--D1L84 is timer:inst2|add_47_rtl_1~5COUT0 at LC_X21_Y8_N5
--operation mode is arithmetic

D1L84_cout_0 = !D1_tmr_high[5] & !D1L34;
D1L84 = CARRY(D1L84_cout_0);

--D1L94 is timer:inst2|add_47_rtl_1~5COUT1 at LC_X21_Y8_N5
--operation mode is arithmetic

D1L94_cout_1 = !D1_tmr_high[5] & !D1L34;
D1L94 = CARRY(D1L94_cout_1);


--D1L05 is timer:inst2|add_47_rtl_1~6 at LC_X21_Y8_N6
--operation mode is arithmetic

D1L05_carry_eqn = (!D1L34 & D1L84) # (D1L34 & D1L94);
D1L05 = D1_tmr_high[6] $ D1L05_carry_eqn;

--D1L25 is timer:inst2|add_47_rtl_1~6COUT0 at LC_X21_Y8_N6
--operation mode is arithmetic

D1L25_cout_0 = D1_tmr_high[6] # !D1L84;
D1L25 = CARRY(D1L25_cout_0);

--D1L35 is timer:inst2|add_47_rtl_1~6COUT1 at LC_X21_Y8_N6
--operation mode is arithmetic

D1L35_cout_1 = D1_tmr_high[6] # !D1L94;
D1L35 = CARRY(D1L35_cout_1);


--D1L45 is timer:inst2|add_47_rtl_1~7 at LC_X21_Y8_N7
--operation mode is normal

D1L45_carry_eqn = (!D1L34 & D1L25) # (D1L34 & D1L35);
D1L45 = D1L45_carry_eqn $ !D1_tmr_high[7];


--S9_safe_q[7] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X23_Y8_N7
--operation mode is normal

S9_safe_q[7]_carry_eqn = (!S9L11 & S9L73) # (S9L11 & S9L83);
S9_safe_q[7]_lut_out = S9_safe_q[7] $ S9_safe_q[7]_carry_eqn;
S9_safe_q[7]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[7]) # (!J1_reduce_nor_7 & S9_safe_q[7]_lut_out);
S9_safe_q[7] = DFFEA(S9_safe_q[7]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--S9_safe_q[6] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X23_Y8_N6
--operation mode is arithmetic

S9_safe_q[6]_carry_eqn = (!S9L11 & S9L43) # (S9L11 & S9L53);
S9_safe_q[6]_lut_out = S9_safe_q[6] $ !S9_safe_q[6]_carry_eqn;
S9_safe_q[6]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[6]) # (!J1_reduce_nor_7 & S9_safe_q[6]_lut_out);
S9_safe_q[6] = DFFEA(S9_safe_q[6]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S9L73 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X23_Y8_N6
--operation mode is arithmetic

S9L73_cout_0 = !S9_safe_q[6] & !S9L43;
S9L73 = CARRY(S9L73_cout_0);

--S9L83 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X23_Y8_N6
--operation mode is arithmetic

S9L83_cout_1 = !S9_safe_q[6] & !S9L53;
S9L83 = CARRY(S9L83_cout_1);


--S9_safe_q[5] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X23_Y8_N5
--operation mode is arithmetic

S9_safe_q[5]_carry_eqn = (!S9L11 & GND) # (S9L11 & VCC);
S9_safe_q[5]_lut_out = S9_safe_q[5] $ S9_safe_q[5]_carry_eqn;
S9_safe_q[5]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[5]) # (!J1_reduce_nor_7 & S9_safe_q[5]_lut_out);
S9_safe_q[5] = DFFEA(S9_safe_q[5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S9L43 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X23_Y8_N5
--operation mode is arithmetic

S9L43_cout_0 = S9_safe_q[5] # !S9L11;
S9L43 = CARRY(S9L43_cout_0);

--S9L53 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X23_Y8_N5
--operation mode is arithmetic

S9L53_cout_1 = S9_safe_q[5] # !S9L11;
S9L53 = CARRY(S9L53_cout_1);


--S9_safe_q[4] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X23_Y8_N4
--operation mode is arithmetic

S9_safe_q[4]_lut_out = S9_safe_q[4] $ !S9L82;
S9_safe_q[4]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[4]) # (!J1_reduce_nor_7 & S9_safe_q[4]_lut_out);
S9_safe_q[4] = DFFEA(S9_safe_q[4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S9L11 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X23_Y8_N4
--operation mode is arithmetic

S9L11 = S9L13;


--S9_safe_q[3] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X23_Y8_N3
--operation mode is arithmetic

S9_safe_q[3]_lut_out = S9_safe_q[3] $ S9L52;
S9_safe_q[3]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[3]) # (!J1_reduce_nor_7 & S9_safe_q[3]_lut_out);
S9_safe_q[3] = DFFEA(S9_safe_q[3]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S9L82 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X23_Y8_N3
--operation mode is arithmetic

S9L82_cout_0 = S9_safe_q[3] # !S9L52;
S9L82 = CARRY(S9L82_cout_0);

--S9L92 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X23_Y8_N3
--operation mode is arithmetic

S9L92_cout_1 = S9_safe_q[3] # !S9L62;
S9L92 = CARRY(S9L92_cout_1);


--S9_safe_q[2] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X23_Y8_N2
--operation mode is arithmetic

S9_safe_q[2]_lut_out = S9_safe_q[2] $ !S9L22;
S9_safe_q[2]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[2]) # (!J1_reduce_nor_7 & S9_safe_q[2]_lut_out);
S9_safe_q[2] = DFFEA(S9_safe_q[2]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S9L52 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X23_Y8_N2
--operation mode is arithmetic

S9L52_cout_0 = !S9_safe_q[2] & !S9L22;
S9L52 = CARRY(S9L52_cout_0);

--S9L62 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X23_Y8_N2
--operation mode is arithmetic

S9L62_cout_1 = !S9_safe_q[2] & !S9L32;
S9L62 = CARRY(S9L62_cout_1);


--S9_safe_q[1] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X23_Y8_N1
--operation mode is arithmetic

S9_safe_q[1]_lut_out = S9_safe_q[1] $ S9L91;
S9_safe_q[1]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[1]) # (!J1_reduce_nor_7 & S9_safe_q[1]_lut_out);
S9_safe_q[1] = DFFEA(S9_safe_q[1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S9L22 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X23_Y8_N1
--operation mode is arithmetic

S9L22_cout_0 = S9_safe_q[1] # !S9L91;
S9L22 = CARRY(S9L22_cout_0);

--S9L32 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X23_Y8_N1
--operation mode is arithmetic

S9L32_cout_1 = S9_safe_q[1] # !S9L02;
S9L32 = CARRY(S9L32_cout_1);


--S9_safe_q[0] is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X23_Y8_N0
--operation mode is arithmetic

S9_safe_q[0]_lut_out = !S9_safe_q[0];
S9_safe_q[0]_sload_eqn = (J1_reduce_nor_7 & C1_tx_clk_div[0]) # (!J1_reduce_nor_7 & S9_safe_q[0]_lut_out);
S9_safe_q[0] = DFFEA(S9_safe_q[0]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S9L91 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X23_Y8_N0
--operation mode is arithmetic

S9L91_cout_0 = !S9_safe_q[0];
S9L91 = CARRY(S9L91_cout_0);

--S9L02 is rx_uart:inst8|lpm_counter:rx_clk_count_rtl_11|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X23_Y8_N0
--operation mode is arithmetic

S9L02_cout_1 = !S9_safe_q[0];
S9L02 = CARRY(S9L02_cout_1);


--S8_safe_q[7] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X22_Y4_N7
--operation mode is normal

S8_safe_q[7]_carry_eqn = (!S8L11 & S8L73) # (S8L11 & S8L83);
S8_safe_q[7]_lut_out = S8_safe_q[7] $ S8_safe_q[7]_carry_eqn;
S8_safe_q[7]_sload_eqn = (!D1_tmr_enable & D1L26) # (D1_tmr_enable & S8_safe_q[7]_lut_out);
S8_safe_q[7]_reg_input = S8_safe_q[7]_sload_eqn & D1_tmr_reset;
S8_safe_q[7] = DFFEA(S8_safe_q[7]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--S8_safe_q[6] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X22_Y4_N6
--operation mode is arithmetic

S8_safe_q[6]_carry_eqn = (!S8L11 & S8L43) # (S8L11 & S8L53);
S8_safe_q[6]_lut_out = S8_safe_q[6] $ !S8_safe_q[6]_carry_eqn;
S8_safe_q[6]_sload_eqn = (!D1_tmr_enable & D1L16) # (D1_tmr_enable & S8_safe_q[6]_lut_out);
S8_safe_q[6]_reg_input = S8_safe_q[6]_sload_eqn & D1_tmr_reset;
S8_safe_q[6] = DFFEA(S8_safe_q[6]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S8L73 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X22_Y4_N6
--operation mode is arithmetic

S8L73_cout_0 = S8_safe_q[6] & !S8L43;
S8L73 = CARRY(S8L73_cout_0);

--S8L83 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X22_Y4_N6
--operation mode is arithmetic

S8L83_cout_1 = S8_safe_q[6] & !S8L53;
S8L83 = CARRY(S8L83_cout_1);


--S8_safe_q[5] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X22_Y4_N5
--operation mode is arithmetic

S8_safe_q[5]_carry_eqn = (!S8L11 & GND) # (S8L11 & VCC);
S8_safe_q[5]_lut_out = S8_safe_q[5] $ S8_safe_q[5]_carry_eqn;
S8_safe_q[5]_sload_eqn = (!D1_tmr_enable & D1L06) # (D1_tmr_enable & S8_safe_q[5]_lut_out);
S8_safe_q[5]_reg_input = S8_safe_q[5]_sload_eqn & D1_tmr_reset;
S8_safe_q[5] = DFFEA(S8_safe_q[5]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S8L43 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X22_Y4_N5
--operation mode is arithmetic

S8L43_cout_0 = !S8L11 # !S8_safe_q[5];
S8L43 = CARRY(S8L43_cout_0);

--S8L53 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X22_Y4_N5
--operation mode is arithmetic

S8L53_cout_1 = !S8L11 # !S8_safe_q[5];
S8L53 = CARRY(S8L53_cout_1);


--S8_safe_q[4] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X22_Y4_N4
--operation mode is arithmetic

S8_safe_q[4]_lut_out = S8_safe_q[4] $ !S8L82;
S8_safe_q[4]_sload_eqn = (!D1_tmr_enable & D1L95) # (D1_tmr_enable & S8_safe_q[4]_lut_out);
S8_safe_q[4]_reg_input = S8_safe_q[4]_sload_eqn & D1_tmr_reset;
S8_safe_q[4] = DFFEA(S8_safe_q[4]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S8L11 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X22_Y4_N4
--operation mode is arithmetic

S8L11 = S8L13;


--S8_safe_q[3] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X22_Y4_N3
--operation mode is arithmetic

S8_safe_q[3]_lut_out = S8_safe_q[3] $ S8L52;
S8_safe_q[3]_sload_eqn = (!D1_tmr_enable & D1L85) # (D1_tmr_enable & S8_safe_q[3]_lut_out);
S8_safe_q[3]_reg_input = S8_safe_q[3]_sload_eqn & D1_tmr_reset;
S8_safe_q[3] = DFFEA(S8_safe_q[3]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S8L82 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X22_Y4_N3
--operation mode is arithmetic

S8L82_cout_0 = !S8L52 # !S8_safe_q[3];
S8L82 = CARRY(S8L82_cout_0);

--S8L92 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X22_Y4_N3
--operation mode is arithmetic

S8L92_cout_1 = !S8L62 # !S8_safe_q[3];
S8L92 = CARRY(S8L92_cout_1);


--S8_safe_q[2] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X22_Y4_N2
--operation mode is arithmetic

S8_safe_q[2]_lut_out = S8_safe_q[2] $ !S8L22;
S8_safe_q[2]_sload_eqn = (!D1_tmr_enable & D1L75) # (D1_tmr_enable & S8_safe_q[2]_lut_out);
S8_safe_q[2]_reg_input = S8_safe_q[2]_sload_eqn & D1_tmr_reset;
S8_safe_q[2] = DFFEA(S8_safe_q[2]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S8L52 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X22_Y4_N2
--operation mode is arithmetic

S8L52_cout_0 = S8_safe_q[2] & !S8L22;
S8L52 = CARRY(S8L52_cout_0);

--S8L62 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X22_Y4_N2
--operation mode is arithmetic

S8L62_cout_1 = S8_safe_q[2] & !S8L32;
S8L62 = CARRY(S8L62_cout_1);


--S8_safe_q[1] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X22_Y4_N1
--operation mode is arithmetic

S8_safe_q[1]_lut_out = S8_safe_q[1] $ S8L91;
S8_safe_q[1]_sload_eqn = (!D1_tmr_enable & D1L65) # (D1_tmr_enable & S8_safe_q[1]_lut_out);
S8_safe_q[1]_reg_input = S8_safe_q[1]_sload_eqn & D1_tmr_reset;
S8_safe_q[1] = DFFEA(S8_safe_q[1]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S8L22 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X22_Y4_N1
--operation mode is arithmetic

S8L22_cout_0 = !S8L91 # !S8_safe_q[1];
S8L22 = CARRY(S8L22_cout_0);

--S8L32 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X22_Y4_N1
--operation mode is arithmetic

S8L32_cout_1 = !S8L02 # !S8_safe_q[1];
S8L32 = CARRY(S8L32_cout_1);


--S8_safe_q[0] is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X22_Y4_N0
--operation mode is arithmetic

S8_safe_q[0]_lut_out = !S8_safe_q[0];
S8_safe_q[0]_sload_eqn = (!D1_tmr_enable & D1L55) # (D1_tmr_enable & S8_safe_q[0]_lut_out);
S8_safe_q[0]_reg_input = S8_safe_q[0]_sload_eqn & D1_tmr_reset;
S8_safe_q[0] = DFFEA(S8_safe_q[0]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S8L91 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X22_Y4_N0
--operation mode is arithmetic

S8L91_cout_0 = S8_safe_q[0];
S8L91 = CARRY(S8L91_cout_0);

--S8L02 is timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X22_Y4_N0
--operation mode is arithmetic

S8L02_cout_1 = S8_safe_q[0];
S8L02 = CARRY(S8L02_cout_1);


--S1_safe_q[1] is cpu:inst|cpu_iu:I1|lpm_counter:nreset_v_rtl_9|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X12_Y8_N8
--operation mode is normal

S1_safe_q[1]_lut_out = S1_safe_q[1] $ S1L7 # !L1L78;
S1_safe_q[1] = DFFEA(S1_safe_q[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--S1_safe_q[0] is cpu:inst|cpu_iu:I1|lpm_counter:nreset_v_rtl_9|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X12_Y8_N7
--operation mode is arithmetic

S1_safe_q[0]_lut_out = !L1L78 # !S1_safe_q[0];
S1_safe_q[0] = DFFEA(S1_safe_q[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S1L7 is cpu:inst|cpu_iu:I1|lpm_counter:nreset_v_rtl_9|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X12_Y8_N7
--operation mode is arithmetic

S1L7_cout_0 = S1_safe_q[0];
S1L7 = CARRY(S1L7_cout_0);

--S1L8 is cpu:inst|cpu_iu:I1|lpm_counter:nreset_v_rtl_9|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X12_Y8_N7
--operation mode is arithmetic

S1L8_cout_1 = S1_safe_q[0];
S1L8 = CARRY(S1L8_cout_1);


--S5_safe_q[3] is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X21_Y10_N8
--operation mode is normal

S5_safe_q[3]_lut_out = S5_safe_q[3] $ (C1_tx_s & S5L71);
S5_safe_q[3]_reg_input = !C1L2 & S5_safe_q[3]_lut_out;
S5_safe_q[3] = DFFEA(S5_safe_q[3]_reg_input, GLOBAL(UCLK), VCC, , C1L91, , );


--S5_safe_q[2] is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X21_Y10_N7
--operation mode is arithmetic

S5_safe_q[2]_lut_out = S5_safe_q[2] $ (C1_tx_s & !S5L41);
S5_safe_q[2]_reg_input = !C1L2 & S5_safe_q[2]_lut_out;
S5_safe_q[2] = DFFEA(S5_safe_q[2]_reg_input, GLOBAL(UCLK), VCC, , C1L91, , );

--S5L71 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X21_Y10_N7
--operation mode is arithmetic

S5L71_cout_0 = S5_safe_q[2] & !S5L41;
S5L71 = CARRY(S5L71_cout_0);

--S5L81 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X21_Y10_N7
--operation mode is arithmetic

S5L81_cout_1 = S5_safe_q[2] & !S5L51;
S5L81 = CARRY(S5L81_cout_1);


--S5_safe_q[1] is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X21_Y10_N6
--operation mode is arithmetic

S5_safe_q[1]_lut_out = S5_safe_q[1] $ (C1_tx_s & S5L11);
S5_safe_q[1]_reg_input = !C1L2 & S5_safe_q[1]_lut_out;
S5_safe_q[1] = DFFEA(S5_safe_q[1]_reg_input, GLOBAL(UCLK), VCC, , C1L91, , );

--S5L41 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X21_Y10_N6
--operation mode is arithmetic

S5L41_cout_0 = !S5L11 # !S5_safe_q[1];
S5L41 = CARRY(S5L41_cout_0);

--S5L51 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X21_Y10_N6
--operation mode is arithmetic

S5L51_cout_1 = !S5L21 # !S5_safe_q[1];
S5L51 = CARRY(S5L51_cout_1);


--S5_safe_q[0] is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X21_Y10_N5
--operation mode is arithmetic

S5_safe_q[0]_lut_out = C1_tx_s $ S5_safe_q[0];
S5_safe_q[0]_reg_input = !C1L2 & S5_safe_q[0]_lut_out;
S5_safe_q[0] = DFFEA(S5_safe_q[0]_reg_input, GLOBAL(UCLK), VCC, , C1L91, , );

--S5L11 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X21_Y10_N5
--operation mode is arithmetic

S5L11_cout_0 = S5_safe_q[0];
S5L11 = CARRY(S5L11_cout_0);

--S5L21 is tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X21_Y10_N5
--operation mode is arithmetic

S5L21_cout_1 = S5_safe_q[0];
S5L21 = CARRY(S5L21_cout_1);


--S6_safe_q[3] is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X22_Y10_N4
--operation mode is normal

S6_safe_q[3]_lut_out = S6_safe_q[3] $ S6L71;
S6_safe_q[3]_reg_input = !C1L4 & S6_safe_q[3]_lut_out;
S6_safe_q[3] = DFFEA(S6_safe_q[3]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , C1L02, , );


--S6_safe_q[2] is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X22_Y10_N3
--operation mode is arithmetic

S6_safe_q[2]_lut_out = S6_safe_q[2] $ !S6L41;
S6_safe_q[2]_reg_input = !C1L4 & S6_safe_q[2]_lut_out;
S6_safe_q[2] = DFFEA(S6_safe_q[2]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , C1L02, , );

--S6L71 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X22_Y10_N3
--operation mode is arithmetic

S6L71_cout_0 = S6_safe_q[2] & !S6L41;
S6L71 = CARRY(S6L71_cout_0);

--S6L81 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X22_Y10_N3
--operation mode is arithmetic

S6L81_cout_1 = S6_safe_q[2] & !S6L51;
S6L81 = CARRY(S6L81_cout_1);


--S6_safe_q[1] is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X22_Y10_N2
--operation mode is arithmetic

S6_safe_q[1]_lut_out = S6_safe_q[1] $ S6L11;
S6_safe_q[1]_reg_input = !C1L4 & S6_safe_q[1]_lut_out;
S6_safe_q[1] = DFFEA(S6_safe_q[1]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , C1L02, , );

--S6L41 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X22_Y10_N2
--operation mode is arithmetic

S6L41_cout_0 = !S6L11 # !S6_safe_q[1];
S6L41 = CARRY(S6L41_cout_0);

--S6L51 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X22_Y10_N2
--operation mode is arithmetic

S6L51_cout_1 = !S6L21 # !S6_safe_q[1];
S6L51 = CARRY(S6L51_cout_1);


--S6_safe_q[0] is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X22_Y10_N1
--operation mode is arithmetic

S6_safe_q[0]_lut_out = !S6_safe_q[0];
S6_safe_q[0]_reg_input = !C1L4 & S6_safe_q[0]_lut_out;
S6_safe_q[0] = DFFEA(S6_safe_q[0]_reg_input, GLOBAL(UCLK), GLOBAL(nRESET), , C1L02, , );

--S6L11 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X22_Y10_N1
--operation mode is arithmetic

S6L11_cout_0 = S6_safe_q[0];
S6L11 = CARRY(S6L11_cout_0);

--S6L21 is tx_uart:inst1|lpm_counter:tx_bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X22_Y10_N1
--operation mode is arithmetic

S6L21_cout_1 = S6_safe_q[0];
S6L21 = CARRY(S6L21_cout_1);


--S4_safe_q[1] is cpu:inst|cpu_oa:I4|lpm_counter:nreset_v_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X12_Y5_N2
--operation mode is normal

S4_safe_q[1]_lut_out = S4_safe_q[1] $ S4L7 # !P1L221;
S4_safe_q[1] = DFFEA(S4_safe_q[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--S4_safe_q[0] is cpu:inst|cpu_oa:I4|lpm_counter:nreset_v_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X12_Y5_N1
--operation mode is arithmetic

S4_safe_q[0]_lut_out = !P1L221 # !S4_safe_q[0];
S4_safe_q[0] = DFFEA(S4_safe_q[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S4L7 is cpu:inst|cpu_oa:I4|lpm_counter:nreset_v_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X12_Y5_N1
--operation mode is arithmetic

S4L7_cout_0 = S4_safe_q[0];
S4L7 = CARRY(S4L7_cout_0);

--S4L8 is cpu:inst|cpu_oa:I4|lpm_counter:nreset_v_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X12_Y5_N1
--operation mode is arithmetic

S4L8_cout_1 = S4_safe_q[0];
S4L8 = CARRY(S4L8_cout_1);


--S7_safe_q[7] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X23_Y9_N7
--operation mode is normal

S7_safe_q[7]_carry_eqn = (!S7L11 & S7L73) # (S7L11 & S7L83);
S7_safe_q[7]_lut_out = S7_safe_q[7] $ S7_safe_q[7]_carry_eqn;
S7_safe_q[7]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[7]) # (!C1_reduce_nor_7 & S7_safe_q[7]_lut_out);
S7_safe_q[7] = DFFEA(S7_safe_q[7]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--S7_safe_q[6] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X23_Y9_N6
--operation mode is arithmetic

S7_safe_q[6]_carry_eqn = (!S7L11 & S7L43) # (S7L11 & S7L53);
S7_safe_q[6]_lut_out = S7_safe_q[6] $ !S7_safe_q[6]_carry_eqn;
S7_safe_q[6]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[6]) # (!C1_reduce_nor_7 & S7_safe_q[6]_lut_out);
S7_safe_q[6] = DFFEA(S7_safe_q[6]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S7L73 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X23_Y9_N6
--operation mode is arithmetic

S7L73_cout_0 = !S7_safe_q[6] & !S7L43;
S7L73 = CARRY(S7L73_cout_0);

--S7L83 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X23_Y9_N6
--operation mode is arithmetic

S7L83_cout_1 = !S7_safe_q[6] & !S7L53;
S7L83 = CARRY(S7L83_cout_1);


--S7_safe_q[5] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X23_Y9_N5
--operation mode is arithmetic

S7_safe_q[5]_carry_eqn = (!S7L11 & GND) # (S7L11 & VCC);
S7_safe_q[5]_lut_out = S7_safe_q[5] $ S7_safe_q[5]_carry_eqn;
S7_safe_q[5]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[5]) # (!C1_reduce_nor_7 & S7_safe_q[5]_lut_out);
S7_safe_q[5] = DFFEA(S7_safe_q[5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S7L43 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X23_Y9_N5
--operation mode is arithmetic

S7L43_cout_0 = S7_safe_q[5] # !S7L11;
S7L43 = CARRY(S7L43_cout_0);

--S7L53 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X23_Y9_N5
--operation mode is arithmetic

S7L53_cout_1 = S7_safe_q[5] # !S7L11;
S7L53 = CARRY(S7L53_cout_1);


--S7_safe_q[4] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X23_Y9_N4
--operation mode is arithmetic

S7_safe_q[4]_lut_out = S7_safe_q[4] $ !S7L82;
S7_safe_q[4]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[4]) # (!C1_reduce_nor_7 & S7_safe_q[4]_lut_out);
S7_safe_q[4] = DFFEA(S7_safe_q[4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S7L11 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X23_Y9_N4
--operation mode is arithmetic

S7L11 = S7L13;


--S7_safe_q[3] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X23_Y9_N3
--operation mode is arithmetic

S7_safe_q[3]_lut_out = S7_safe_q[3] $ S7L52;
S7_safe_q[3]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[3]) # (!C1_reduce_nor_7 & S7_safe_q[3]_lut_out);
S7_safe_q[3] = DFFEA(S7_safe_q[3]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S7L82 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X23_Y9_N3
--operation mode is arithmetic

S7L82_cout_0 = S7_safe_q[3] # !S7L52;
S7L82 = CARRY(S7L82_cout_0);

--S7L92 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X23_Y9_N3
--operation mode is arithmetic

S7L92_cout_1 = S7_safe_q[3] # !S7L62;
S7L92 = CARRY(S7L92_cout_1);


--S7_safe_q[2] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X23_Y9_N2
--operation mode is arithmetic

S7_safe_q[2]_lut_out = S7_safe_q[2] $ !S7L22;
S7_safe_q[2]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[2]) # (!C1_reduce_nor_7 & S7_safe_q[2]_lut_out);
S7_safe_q[2] = DFFEA(S7_safe_q[2]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S7L52 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X23_Y9_N2
--operation mode is arithmetic

S7L52_cout_0 = !S7_safe_q[2] & !S7L22;
S7L52 = CARRY(S7L52_cout_0);

--S7L62 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X23_Y9_N2
--operation mode is arithmetic

S7L62_cout_1 = !S7_safe_q[2] & !S7L32;
S7L62 = CARRY(S7L62_cout_1);


--S7_safe_q[1] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X23_Y9_N1
--operation mode is arithmetic

S7_safe_q[1]_lut_out = S7_safe_q[1] $ S7L91;
S7_safe_q[1]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[1]) # (!C1_reduce_nor_7 & S7_safe_q[1]_lut_out);
S7_safe_q[1] = DFFEA(S7_safe_q[1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S7L22 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X23_Y9_N1
--operation mode is arithmetic

S7L22_cout_0 = S7_safe_q[1] # !S7L91;
S7L22 = CARRY(S7L22_cout_0);

--S7L32 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X23_Y9_N1
--operation mode is arithmetic

S7L32_cout_1 = S7_safe_q[1] # !S7L02;
S7L32 = CARRY(S7L32_cout_1);


--S7_safe_q[0] is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X23_Y9_N0
--operation mode is arithmetic

S7_safe_q[0]_lut_out = !S7_safe_q[0];
S7_safe_q[0]_sload_eqn = (C1_reduce_nor_7 & C1_tx_clk_div[0]) # (!C1_reduce_nor_7 & S7_safe_q[0]_lut_out);
S7_safe_q[0] = DFFEA(S7_safe_q[0]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S7L91 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X23_Y9_N0
--operation mode is arithmetic

S7L91_cout_0 = !S7_safe_q[0];
S7L91 = CARRY(S7L91_cout_0);

--S7L02 is tx_uart:inst1|lpm_counter:tx_clk_count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X23_Y9_N0
--operation mode is arithmetic

S7L02_cout_1 = !S7_safe_q[0];
S7L02 = CARRY(S7L02_cout_1);


--S2_safe_q[1] is cpu:inst|cpu_cu:I2|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X16_Y11_N1
--operation mode is normal

S2_safe_q[1]_lut_out = S2L7 $ S2_safe_q[1] # !M1L52;
S2_safe_q[1] = DFFEA(S2_safe_q[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--S2_safe_q[0] is cpu:inst|cpu_cu:I2|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X16_Y11_N0
--operation mode is arithmetic

S2_safe_q[0]_lut_out = !S2_safe_q[0] # !M1L52;
S2_safe_q[0] = DFFEA(S2_safe_q[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S2L7 is cpu:inst|cpu_cu:I2|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X16_Y11_N0
--operation mode is arithmetic

S2L7_cout_0 = S2_safe_q[0];
S2L7 = CARRY(S2L7_cout_0);

--S2L8 is cpu:inst|cpu_cu:I2|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X16_Y11_N0
--operation mode is arithmetic

S2L8_cout_1 = S2_safe_q[0];
S2L8 = CARRY(S2L8_cout_1);


--S3_safe_q[1] is cpu:inst|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X17_Y9_N1
--operation mode is normal

S3_safe_q[1]_lut_out = N1L261 # S3L7 $ S3_safe_q[1];
S3_safe_q[1] = DFFEA(S3_safe_q[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--S3_safe_q[0] is cpu:inst|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X17_Y9_N0
--operation mode is arithmetic

S3_safe_q[0]_lut_out = N1L261 # !S3_safe_q[0];
S3_safe_q[0] = DFFEA(S3_safe_q[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );

--S3L7 is cpu:inst|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X17_Y9_N0
--operation mode is arithmetic

S3L7_cout_0 = S3_safe_q[0];
S3L7 = CARRY(S3L7_cout_0);

--S3L8 is cpu:inst|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X17_Y9_N0
--operation mode is arithmetic

S3L8_cout_1 = S3_safe_q[0];
S3L8 = CARRY(S3L8_cout_1);


--C1L55Q is tx_uart:inst1|tx_uart~reg0 at LC_X22_Y10_N7
--operation mode is normal

C1L55Q_lut_out = !C1L6 & C1_tx_s & (S6_safe_q[2] # !C1L8);
C1L55Q = DFFEA(C1L55Q_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1_reduce_nor_7, , );


--K1L12Q is inout4reg:inst10|out_1reg[7]~reg0 at LC_X24_Y9_N6
--operation mode is normal

K1L12Q_lut_out = P1L76;
K1L12Q = DFFEA(K1L12Q_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , K1L3, , );


--K1L02Q is inout4reg:inst10|out_1reg[6]~reg0 at LC_X24_Y4_N4
--operation mode is normal

K1L02Q_sload_eqn = P1L66;
K1L02Q = DFFEA(K1L02Q_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , K1L3, , );


--K1L91Q is inout4reg:inst10|out_1reg[5]~reg0 at LC_X24_Y10_N5
--operation mode is normal

K1L91Q_sload_eqn = P1L56;
K1L91Q = DFFEA(K1L91Q_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , K1L3, , );


--K1L81Q is inout4reg:inst10|out_1reg[4]~reg0 at LC_X24_Y10_N2
--operation mode is normal

K1L81Q_sload_eqn = P1L46;
K1L81Q = DFFEA(K1L81Q_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , K1L3, , );


--K1L71Q is inout4reg:inst10|out_1reg[3]~reg0 at LC_X24_Y9_N4
--operation mode is normal

K1L71Q_sload_eqn = P1L36;
K1L71Q = DFFEA(K1L71Q_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , K1L3, , );


--K1L61Q is inout4reg:inst10|out_1reg[2]~reg0 at LC_X24_Y10_N4
--operation mode is normal

K1L61Q_sload_eqn = P1L26;
K1L61Q = DFFEA(K1L61Q_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , K1L3, , );


--K1L51Q is inout4reg:inst10|out_1reg[1]~reg0 at LC_X23_Y3_N2
--operation mode is normal

K1L51Q_sload_eqn = P1L16;
K1L51Q = DFFEA(K1L51Q_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , K1L3, , );


--K1L41Q is inout4reg:inst10|out_1reg[0]~reg0 at LC_X23_Y3_N4
--operation mode is normal

K1L41Q_lut_out = P1L06;
K1L41Q = DFFEA(K1L41Q_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , K1L3, , );


--C1_tx_uart_shift[4] is tx_uart:inst1|tx_uart_shift[4] at LC_X23_Y10_N6
--operation mode is normal

C1_tx_uart_shift[4]_sload_eqn = C1_tx_uart_fifo[3];
C1_tx_uart_shift[4] = DFFEA(C1_tx_uart_shift[4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1L21 is tx_uart:inst1|Mux_29_rtl_22~0 at LC_X23_Y10_N5
--operation mode is normal

C1_tx_uart_shift[6]_qfbk = C1_tx_uart_shift[6];
C1L21 = S6_safe_q[1] & (S6_safe_q[0] # !C1_tx_uart_shift[6]_qfbk) # !S6_safe_q[1] & !S6_safe_q[0] & !C1_tx_uart_shift[4];

--C1_tx_uart_shift[6] is tx_uart:inst1|tx_uart_shift[6] at LC_X23_Y10_N5
--operation mode is normal

C1_tx_uart_shift[6]_sload_eqn = C1_tx_uart_fifo[5];
C1_tx_uart_shift[6] = DFFEA(C1_tx_uart_shift[6]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1_tx_uart_shift[7] is tx_uart:inst1|tx_uart_shift[7] at LC_X23_Y10_N3
--operation mode is normal

C1_tx_uart_shift[7]_sload_eqn = C1_tx_uart_fifo[6];
C1_tx_uart_shift[7] = DFFEA(C1_tx_uart_shift[7]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1L31 is tx_uart:inst1|Mux_29_rtl_22~1 at LC_X23_Y10_N4
--operation mode is normal

C1_tx_uart_shift[5]_qfbk = C1_tx_uart_shift[5];
C1L31 = C1L21 & (!C1_tx_uart_shift[7] # !S6_safe_q[0]) # !C1L21 & S6_safe_q[0] & !C1_tx_uart_shift[5]_qfbk;

--C1_tx_uart_shift[5] is tx_uart:inst1|tx_uart_shift[5] at LC_X23_Y10_N4
--operation mode is normal

C1_tx_uart_shift[5]_sload_eqn = C1_tx_uart_fifo[4];
C1_tx_uart_shift[5] = DFFEA(C1_tx_uart_shift[5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1_tx_uart_shift[0] is tx_uart:inst1|tx_uart_shift[0] at LC_X22_Y8_N2
--operation mode is normal

C1_tx_uart_shift[0]_lut_out = VCC;
C1_tx_uart_shift[0] = DFFEA(C1_tx_uart_shift[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1L01 is tx_uart:inst1|Mux_29_rtl_21~0 at LC_X22_Y9_N6
--operation mode is normal

C1_tx_uart_shift[2]_qfbk = C1_tx_uart_shift[2];
C1L01 = S6_safe_q[1] & (S6_safe_q[0] # !C1_tx_uart_shift[2]_qfbk) # !S6_safe_q[1] & !S6_safe_q[0] & !C1_tx_uart_shift[0];

--C1_tx_uart_shift[2] is tx_uart:inst1|tx_uart_shift[2] at LC_X22_Y9_N6
--operation mode is normal

C1_tx_uart_shift[2]_sload_eqn = C1_tx_uart_fifo[1];
C1_tx_uart_shift[2] = DFFEA(C1_tx_uart_shift[2]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1_tx_uart_shift[3] is tx_uart:inst1|tx_uart_shift[3] at LC_X22_Y8_N6
--operation mode is normal

C1_tx_uart_shift[3]_sload_eqn = C1_tx_uart_fifo[2];
C1_tx_uart_shift[3] = DFFEA(C1_tx_uart_shift[3]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1L11 is tx_uart:inst1|Mux_29_rtl_21~1 at LC_X22_Y9_N5
--operation mode is normal

C1_tx_uart_shift[1]_qfbk = C1_tx_uart_shift[1];
C1L11 = C1L01 & (!C1_tx_uart_shift[3] # !S6_safe_q[0]) # !C1L01 & S6_safe_q[0] & !C1_tx_uart_shift[1]_qfbk;

--C1_tx_uart_shift[1] is tx_uart:inst1|tx_uart_shift[1] at LC_X22_Y9_N5
--operation mode is normal

C1_tx_uart_shift[1]_sload_eqn = C1_tx_uart_fifo[0];
C1_tx_uart_shift[1] = DFFEA(C1_tx_uart_shift[1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1L6 is tx_uart:inst1|i~191 at LC_X22_Y10_N9
--operation mode is normal

C1L6 = !S6_safe_q[3] & (S6_safe_q[2] & C1L31 # !S6_safe_q[2] & C1L11);


--C1L8 is tx_uart:inst1|i~472 at LC_X22_Y9_N3
--operation mode is normal

C1_tx_uart_shift[8]_qfbk = C1_tx_uart_shift[8];
C1L8 = S6_safe_q[3] & (S6_safe_q[0] & !S6_safe_q[1] # !S6_safe_q[0] & (S6_safe_q[1] # !C1_tx_uart_shift[8]_qfbk));

--C1_tx_uart_shift[8] is tx_uart:inst1|tx_uart_shift[8] at LC_X22_Y9_N3
--operation mode is normal

C1_tx_uart_shift[8]_sload_eqn = C1_tx_uart_fifo[7];
C1_tx_uart_shift[8] = DFFEA(C1_tx_uart_shift[8]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L45, , );


--C1_tx_s is tx_uart:inst1|tx_s at LC_X21_Y10_N9
--operation mode is normal

C1_tx_s_lut_out = !C1_tx_s;
C1_tx_s = DFFEA(C1_tx_s_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L33, , );


--C1L71 is tx_uart:inst1|reduce_nor_7~39 at LC_X22_Y9_N0
--operation mode is normal

C1L71 = S7_safe_q[7] # S7_safe_q[6];


--C1L61 is tx_uart:inst1|reduce_nor_7~32 at LC_X23_Y9_N8
--operation mode is normal

C1L61 = S7_safe_q[1] # S7_safe_q[0] # S7_safe_q[2] # S7_safe_q[3];


--C1_reduce_nor_7 is tx_uart:inst1|reduce_nor_7 at LC_X22_Y9_N2
--operation mode is normal

C1_reduce_nor_7 = !C1L61 & !C1L71 & !S7_safe_q[5] & !S7_safe_q[4];


--P1L76 is cpu:inst|cpu_oa:I4|data_ox[7]~0 at LC_X20_Y10_N9
--operation mode is normal

P1L76 = N1_acc_c[0][7] & S4_safe_q[1] & nRESET;

--K1L31Q is inout4reg:inst10|out_0reg[7]~reg0 at LC_X20_Y10_N9
--operation mode is normal

K1L31Q = DFFEA(P1L76, GLOBAL(UCLK), GLOBAL(nRESET), , K1L1, , );


--T1_q_a[4] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] at M4K_X13_Y5
T1_q_a[4]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[4]_PORT_A_address_reg = DFFE(T1_q_a[4]_PORT_A_address, T1_q_a[4]_clock_0, , , T1_q_a[4]_clock_enable_0);
T1_q_a[4]_clock_0 = GLOBAL(UCLK);
T1_q_a[4]_clock_enable_0 = VCC;
T1_q_a[4]_PORT_A_data_out = MEMORY(, , T1_q_a[4]_PORT_A_address_reg, , , , , , T1_q_a[4]_clock_0, , T1_q_a[4]_clock_enable_0, , , );
T1_q_a[4] = T1_q_a[4]_PORT_A_data_out[0];

--T1_q_a[5] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] at M4K_X13_Y5
T1_q_a[4]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[4]_PORT_A_address_reg = DFFE(T1_q_a[4]_PORT_A_address, T1_q_a[4]_clock_0, , , T1_q_a[4]_clock_enable_0);
T1_q_a[4]_clock_0 = GLOBAL(UCLK);
T1_q_a[4]_clock_enable_0 = VCC;
T1_q_a[4]_PORT_A_data_out = MEMORY(, , T1_q_a[4]_PORT_A_address_reg, , , , , , T1_q_a[4]_clock_0, , T1_q_a[4]_clock_enable_0, , , );
T1_q_a[5] = T1_q_a[4]_PORT_A_data_out[3];

--T1_q_a[6] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] at M4K_X13_Y5
T1_q_a[4]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[4]_PORT_A_address_reg = DFFE(T1_q_a[4]_PORT_A_address, T1_q_a[4]_clock_0, , , T1_q_a[4]_clock_enable_0);
T1_q_a[4]_clock_0 = GLOBAL(UCLK);
T1_q_a[4]_clock_enable_0 = VCC;
T1_q_a[4]_PORT_A_data_out = MEMORY(, , T1_q_a[4]_PORT_A_address_reg, , , , , , T1_q_a[4]_clock_0, , T1_q_a[4]_clock_enable_0, , , );
T1_q_a[6] = T1_q_a[4]_PORT_A_data_out[2];

--T1_q_a[7] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] at M4K_X13_Y5
T1_q_a[4]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[4]_PORT_A_address_reg = DFFE(T1_q_a[4]_PORT_A_address, T1_q_a[4]_clock_0, , , T1_q_a[4]_clock_enable_0);
T1_q_a[4]_clock_0 = GLOBAL(UCLK);
T1_q_a[4]_clock_enable_0 = VCC;
T1_q_a[4]_PORT_A_data_out = MEMORY(, , T1_q_a[4]_PORT_A_address_reg, , , , , , T1_q_a[4]_clock_0, , T1_q_a[4]_clock_enable_0, , , );
T1_q_a[7] = T1_q_a[4]_PORT_A_data_out[1];


--P1L74 is cpu:inst|cpu_oa:I4|daddr_x[0]~27 at LC_X18_Y8_N5
--operation mode is normal

P1L74 = nRESET & S4_safe_q[1] & T1_q_a[4];


--P1L511 is cpu:inst|cpu_oa:I4|i~18 at LC_X17_Y10_N8
--operation mode is normal

P1L511 = nRESET & S4_safe_q[1];


--M1L91 is cpu:inst|cpu_cu:I2|i~326 at LC_X16_Y11_N9
--operation mode is normal

M1L91 = nRESET & S2_safe_q[1];


--T1_q_a[0] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] at M4K_X13_Y6
T1_q_a[0]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[0]_PORT_A_address_reg = DFFE(T1_q_a[0]_PORT_A_address, T1_q_a[0]_clock_0, , , T1_q_a[0]_clock_enable_0);
T1_q_a[0]_clock_0 = GLOBAL(UCLK);
T1_q_a[0]_clock_enable_0 = VCC;
T1_q_a[0]_PORT_A_data_out = MEMORY(, , T1_q_a[0]_PORT_A_address_reg, , , , , , T1_q_a[0]_clock_0, , T1_q_a[0]_clock_enable_0, , , );
T1_q_a[0] = T1_q_a[0]_PORT_A_data_out[0];

--T1_q_a[2] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] at M4K_X13_Y6
T1_q_a[0]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[0]_PORT_A_address_reg = DFFE(T1_q_a[0]_PORT_A_address, T1_q_a[0]_clock_0, , , T1_q_a[0]_clock_enable_0);
T1_q_a[0]_clock_0 = GLOBAL(UCLK);
T1_q_a[0]_clock_enable_0 = VCC;
T1_q_a[0]_PORT_A_data_out = MEMORY(, , T1_q_a[0]_PORT_A_address_reg, , , , , , T1_q_a[0]_clock_0, , T1_q_a[0]_clock_enable_0, , , );
T1_q_a[2] = T1_q_a[0]_PORT_A_data_out[1];


--T1_q_a[1] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] at M4K_X13_Y4
T1_q_a[1]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[1]_PORT_A_address_reg = DFFE(T1_q_a[1]_PORT_A_address, T1_q_a[1]_clock_0, , , T1_q_a[1]_clock_enable_0);
T1_q_a[1]_clock_0 = GLOBAL(UCLK);
T1_q_a[1]_clock_enable_0 = VCC;
T1_q_a[1]_PORT_A_data_out = MEMORY(, , T1_q_a[1]_PORT_A_address_reg, , , , , , T1_q_a[1]_clock_0, , T1_q_a[1]_clock_enable_0, , , );
T1_q_a[1] = T1_q_a[1]_PORT_A_data_out[0];

--T1_q_a[10] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[10] at M4K_X13_Y4
T1_q_a[1]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[1]_PORT_A_address_reg = DFFE(T1_q_a[1]_PORT_A_address, T1_q_a[1]_clock_0, , , T1_q_a[1]_clock_enable_0);
T1_q_a[1]_clock_0 = GLOBAL(UCLK);
T1_q_a[1]_clock_enable_0 = VCC;
T1_q_a[1]_PORT_A_data_out = MEMORY(, , T1_q_a[1]_PORT_A_address_reg, , , , , , T1_q_a[1]_clock_0, , T1_q_a[1]_clock_enable_0, , , );
T1_q_a[10] = T1_q_a[1]_PORT_A_data_out[3];

--T1_q_a[12] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[12] at M4K_X13_Y4
T1_q_a[1]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[1]_PORT_A_address_reg = DFFE(T1_q_a[1]_PORT_A_address, T1_q_a[1]_clock_0, , , T1_q_a[1]_clock_enable_0);
T1_q_a[1]_clock_0 = GLOBAL(UCLK);
T1_q_a[1]_clock_enable_0 = VCC;
T1_q_a[1]_PORT_A_data_out = MEMORY(, , T1_q_a[1]_PORT_A_address_reg, , , , , , T1_q_a[1]_clock_0, , T1_q_a[1]_clock_enable_0, , , );
T1_q_a[12] = T1_q_a[1]_PORT_A_data_out[2];

--T1_q_a[3] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] at M4K_X13_Y4
T1_q_a[1]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[1]_PORT_A_address_reg = DFFE(T1_q_a[1]_PORT_A_address, T1_q_a[1]_clock_0, , , T1_q_a[1]_clock_enable_0);
T1_q_a[1]_clock_0 = GLOBAL(UCLK);
T1_q_a[1]_clock_enable_0 = VCC;
T1_q_a[1]_PORT_A_data_out = MEMORY(, , T1_q_a[1]_PORT_A_address_reg, , , , , , T1_q_a[1]_clock_0, , T1_q_a[1]_clock_enable_0, , , );
T1_q_a[3] = T1_q_a[1]_PORT_A_data_out[1];


--M1L55 is cpu:inst|cpu_cu:I2|TC_x[1]~42 at LC_X15_Y5_N7
--operation mode is normal

M1L55 = nRESET & !T1_q_a[2] & !T1_q_a[1] & T1_q_a[0];


--M1L35 is cpu:inst|cpu_cu:I2|TC_x[0]~233 at LC_X15_Y4_N5
--operation mode is normal

M1L35 = !T1_q_a[3] & nRESET;


--M1L15 is cpu:inst|cpu_cu:I2|TC_x[0]~114 at LC_X15_Y5_N3
--operation mode is normal

M1L15 = !T1_q_a[4] & T1_q_a[7] & !T1_q_a[5] & T1_q_a[6];


--M1L36 is cpu:inst|cpu_cu:I2|TD_x[3]~9 at LC_X15_Y5_N8
--operation mode is normal

M1L36 = !T1_q_a[1] & !T1_q_a[2];


--M1L25 is cpu:inst|cpu_cu:I2|TC_x[0]~119 at LC_X15_Y5_N4
--operation mode is normal

M1L25 = M1L55 # M1L35 & (M1L15 # !M1L36);


--N1L461 is cpu:inst|cpu_du:I3|i~220 at LC_X17_Y9_N3
--operation mode is normal

M1_valid_c_qfbk = M1_valid_c;
N1L461 = nRESET & S3_safe_q[0] & M1_valid_c_qfbk & S3_safe_q[1];

--M1_valid_c is cpu:inst|cpu_cu:I2|valid_c at LC_X17_Y9_N3
--operation mode is normal

M1_valid_c_sload_eqn = M1L03;
M1_valid_c = DFFEA(M1_valid_c_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1_TD_c[3] is cpu:inst|cpu_cu:I2|TD_c[3] at LC_X16_Y9_N9
--operation mode is normal

M1_TD_c[3]_lut_out = !T1_q_a[6] & A1L602 & T1_q_a[7] & M1L36;
M1_TD_c[3] = DFFEA(M1_TD_c[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--A1L212 is rtl~14960 at LC_X16_Y9_N8
--operation mode is normal

M1_TC_c[2]_qfbk = M1_TC_c[2];
A1L212 = M1_TD_c[3] & !M1_TC_c[0] & !M1_TC_c[2]_qfbk & !M1_TC_c[1];

--M1_TC_c[2] is cpu:inst|cpu_cu:I2|TC_c[2] at LC_X16_Y9_N8
--operation mode is normal

M1_TC_c[2]_sload_eqn = M1L75;
M1_TC_c[2] = DFFEA(M1_TC_c[2]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1_TD_c[0] is cpu:inst|cpu_cu:I2|TD_c[0] at LC_X16_Y10_N9
--operation mode is normal

M1_TD_c[0]_lut_out = T1_q_a[0] & !M1L36 # !T1_q_a[0] & !T1_q_a[3] & M1L36 & M1L82;
M1_TD_c[0] = DFFEA(M1_TD_c[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--A1L312 is rtl~14972 at LC_X18_Y10_N0
--operation mode is normal

A1L312 = N1_acc_c[0][8] & M1_TD_c[0];


--M1_TD_c[1] is cpu:inst|cpu_cu:I2|TD_c[1] at LC_X16_Y10_N4
--operation mode is normal

M1_TD_c[1]_lut_out = T1_q_a[1] # A1L602 & !T1_q_a[2] & M1L72;
M1_TD_c[1] = DFFEA(M1_TD_c[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1_TD_c[2] is cpu:inst|cpu_cu:I2|TD_c[2] at LC_X16_Y10_N6
--operation mode is normal

M1_TD_c[2]_lut_out = T1_q_a[2] # !T1_q_a[1] & M1L62 & A1L602;
M1_TD_c[2] = DFFEA(M1_TD_c[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--A1L18 is rtl~2261 at LC_X16_Y9_N1
--operation mode is normal

A1L18 = !M1_TD_c[1] & A1L212 & !M1_TD_c[2] & A1L312;


--A1L412 is rtl~14987 at LC_X16_Y9_N0
--operation mode is normal

A1L412 = !M1_TD_c[0] & A1L212 & !M1_TD_c[2] & M1_TD_c[1];


--A1L612 is rtl~15003 at LC_X16_Y9_N4
--operation mode is normal

A1L612 = !M1_TD_c[0] & A1L212 & !M1_TD_c[2] & !M1_TD_c[1];


--N1L681 is cpu:inst|cpu_du:I3|reduce_nor_91~35 at LC_X20_Y6_N0
--operation mode is normal

N1L681 = N1_acc_c[0][7] # N1_acc_c[0][6];


--N1L581 is cpu:inst|cpu_du:I3|reduce_nor_91~28 at LC_X20_Y9_N8
--operation mode is normal

N1L581 = N1_acc_c[0][0] # N1_acc_c[0][3] # N1_acc_c[0][2] # N1_acc_c[0][1];


--N1_reduce_nor_91 is cpu:inst|cpu_du:I3|reduce_nor_91 at LC_X20_Y9_N9
--operation mode is normal

N1_reduce_nor_91 = N1_acc_c[0][4] # N1_acc_c[0][5] # N1L681 # N1L581;


--A1L812 is rtl~15027 at LC_X16_Y9_N2
--operation mode is normal

A1L812 = A1L18 # N1_reduce_nor_91 & A1L412 # !N1_reduce_nor_91 & A1L612;


--A1L86 is rtl~1444 at LC_X15_Y9_N0
--operation mode is normal

N1_skip_i_qfbk = N1_skip_i;
A1L86 = !M1_TC_c[1] & M1_TC_c[2] & N1_skip_i_qfbk & !M1_TC_c[0];

--N1_skip_i is cpu:inst|cpu_du:I3|skip_i at LC_X15_Y9_N0
--operation mode is normal

N1_skip_i_sload_eqn = N1L361;
N1_skip_i = DFFEA(N1_skip_i_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--A1L512 is rtl~14994 at LC_X16_Y10_N1
--operation mode is normal

A1L512 = !N1_acc_c[0][8] & !M1_TD_c[0] & M1_TD_c[2];


--A1L712 is rtl~15020 at LC_X16_Y9_N5
--operation mode is normal

A1L712 = A1L86 # !M1_TD_c[1] & A1L212 & A1L512;


--M1_int_start_c is cpu:inst|cpu_cu:I2|int_start_c at LC_X15_Y11_N4
--operation mode is normal

M1_int_start_c_lut_out = S2_safe_q[1] & M1L22 & (E1L94 # E1L84);
M1_int_start_c = DFFEA(M1_int_start_c_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L161 is cpu:inst|cpu_du:I3|i~85 at LC_X16_Y9_N3
--operation mode is normal

N1L161 = N1L461 & !M1_int_start_c & (A1L712 # A1L812);


--M1L65 is cpu:inst|cpu_cu:I2|TC_x[2]~108 at LC_X15_Y5_N2
--operation mode is normal

M1L65 = T1_q_a[6] & T1_q_a[7] & !T1_q_a[5] & !T1_q_a[0];


--M1L75 is cpu:inst|cpu_cu:I2|TC_x[2]~112 at LC_X15_Y5_N9
--operation mode is normal

M1L75 = nRESET & M1L36 & (T1_q_a[3] # M1L65);


--M1L2 is cpu:inst|cpu_cu:I2|C_store_x~24 at LC_X16_Y5_N1
--operation mode is normal

M1L2 = M1L91 & M1L25 & !N1L161 & !M1L75;


--N1L261 is cpu:inst|cpu_du:I3|i~212 at LC_X17_Y9_N5
--operation mode is normal

N1L261 = S3_safe_q[0] & S3_safe_q[1];


--N1L561 is cpu:inst|cpu_du:I3|i~224 at LC_X17_Y9_N2
--operation mode is normal

N1L561 = nRESET & M1_valid_c;


--N1L361 is cpu:inst|cpu_du:I3|i~213 at LC_X16_Y9_N6
--operation mode is normal

N1L361 = N1L561 & N1L261 & (A1L812 # A1L712);


--M1L13 is cpu:inst|cpu_cu:I2|ndre_x~63 at LC_X16_Y9_N7
--operation mode is normal

M1L13 = S2_safe_q[1] & (M1_int_start_c # !N1L361);


--M1L45 is cpu:inst|cpu_cu:I2|TC_x[1]~22 at LC_X15_Y5_N6
--operation mode is normal

M1L45 = nRESET & (T1_q_a[3] # T1_q_a[0] & M1L36);


--M1L3 is cpu:inst|cpu_cu:I2|C_store_x~32 at LC_X15_Y5_N5
--operation mode is normal

M1L3 = !M1L75 & M1L25;


--M1L1 is cpu:inst|cpu_cu:I2|C_mem_x~0 at LC_X15_Y5_N0
--operation mode is normal

M1L1 = N1L161 # M1L45 # !M1L3 # !M1L91;


--M1L12 is cpu:inst|cpu_cu:I2|i~342 at LC_X15_Y9_N3
--operation mode is normal

M1_skip_c_qfbk = M1_skip_c;
M1L12 = M1_skip_c_qfbk # M1_TC_c[2] # !M1_TC_c[0] # !M1_TC_c[1];

--M1_skip_c is cpu:inst|cpu_cu:I2|skip_c at LC_X15_Y9_N3
--operation mode is normal

M1_skip_c_sload_eqn = N1L161;
M1_skip_c = DFFEA(M1_skip_c_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1L03 is cpu:inst|cpu_cu:I2|ndre_x~44 at LC_X15_Y5_N1
--operation mode is normal

M1L03 = M1L13 & (M1L12 # M1L1 # !M1L91);


--T1_q_a[13] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[13] at M4K_X13_Y8
T1_q_a[13]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[13]_PORT_A_address_reg = DFFE(T1_q_a[13]_PORT_A_address, T1_q_a[13]_clock_0, , , T1_q_a[13]_clock_enable_0);
T1_q_a[13]_clock_0 = GLOBAL(UCLK);
T1_q_a[13]_clock_enable_0 = VCC;
T1_q_a[13]_PORT_A_data_out = MEMORY(, , T1_q_a[13]_PORT_A_address_reg, , , , , , T1_q_a[13]_clock_0, , T1_q_a[13]_clock_enable_0, , , );
T1_q_a[13] = T1_q_a[13]_PORT_A_data_out[0];

--T1_q_a[8] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[8] at M4K_X13_Y8
T1_q_a[13]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[13]_PORT_A_address_reg = DFFE(T1_q_a[13]_PORT_A_address, T1_q_a[13]_clock_0, , , T1_q_a[13]_clock_enable_0);
T1_q_a[13]_clock_0 = GLOBAL(UCLK);
T1_q_a[13]_clock_enable_0 = VCC;
T1_q_a[13]_PORT_A_data_out = MEMORY(, , T1_q_a[13]_PORT_A_address_reg, , , , , , T1_q_a[13]_clock_0, , T1_q_a[13]_clock_enable_0, , , );
T1_q_a[8] = T1_q_a[13]_PORT_A_data_out[3];

--T1_q_a[9] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[9] at M4K_X13_Y8
T1_q_a[13]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[13]_PORT_A_address_reg = DFFE(T1_q_a[13]_PORT_A_address, T1_q_a[13]_clock_0, , , T1_q_a[13]_clock_enable_0);
T1_q_a[13]_clock_0 = GLOBAL(UCLK);
T1_q_a[13]_clock_enable_0 = VCC;
T1_q_a[13]_PORT_A_data_out = MEMORY(, , T1_q_a[13]_PORT_A_address_reg, , , , , , T1_q_a[13]_clock_0, , T1_q_a[13]_clock_enable_0, , , );
T1_q_a[9] = T1_q_a[13]_PORT_A_data_out[2];

--T1_q_a[11] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[11] at M4K_X13_Y8
T1_q_a[13]_PORT_A_address = BUS(L1L04, L1L54, L1L05, L1L15, L1L65, L1L16, L1L66, L1L17, L1L67, L1L18);
T1_q_a[13]_PORT_A_address_reg = DFFE(T1_q_a[13]_PORT_A_address, T1_q_a[13]_clock_0, , , T1_q_a[13]_clock_enable_0);
T1_q_a[13]_clock_0 = GLOBAL(UCLK);
T1_q_a[13]_clock_enable_0 = VCC;
T1_q_a[13]_PORT_A_data_out = MEMORY(, , T1_q_a[13]_PORT_A_address_reg, , , , , , T1_q_a[13]_clock_0, , T1_q_a[13]_clock_enable_0, , , );
T1_q_a[11] = T1_q_a[13]_PORT_A_data_out[1];


--P1L911 is cpu:inst|cpu_oa:I4|i~1234 at LC_X15_Y8_N8
--operation mode is normal

P1L911 = !T1_q_a[11] & !T1_q_a[13] & !T1_q_a[7] & !T1_q_a[12];


--P1L021 is cpu:inst|cpu_oa:I4|i~1250 at LC_X15_Y8_N9
--operation mode is normal

P1L021 = !T1_q_a[8] & !T1_q_a[10] & !T1_q_a[9] & P1L911;


--P1L611 is cpu:inst|cpu_oa:I4|i~20 at LC_X18_Y5_N9
--operation mode is normal

P1L611 = P1L021 & M1L2 & M1L03;


--P1_ireg_c[0] is cpu:inst|cpu_oa:I4|ireg_c[0] at LC_X17_Y4_N8
--operation mode is normal

P1_ireg_c[0]_lut_out = M1L31 & P1L2 # !M1L31 & (M1L61 & P1_ireg_i[0] # !M1L61 & P1L2);
P1_ireg_c[0] = DFFEA(P1_ireg_c[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_reduce_nor_103 is cpu:inst|cpu_oa:I4|reduce_nor_103 at LC_X17_Y5_N7
--operation mode is normal

P1_reduce_nor_103 = T1_q_a[5] # T1_q_a[6] # T1_q_a[4];


--P1L84 is cpu:inst|cpu_oa:I4|daddr_x[0]~28 at LC_X19_Y5_N9
--operation mode is normal

P1L84 = P1L511 & P1_ireg_c[0] & !P1_reduce_nor_103 & P1L611;


--P1L121 is cpu:inst|cpu_oa:I4|i~1256 at LC_X16_Y5_N5
--operation mode is normal

P1L121 = !T1_q_a[6] & (T1_q_a[5] $ T1_q_a[4]);


--M1L92 is cpu:inst|cpu_cu:I2|ndre_x~43 at LC_X18_Y5_N1
--operation mode is normal

M1L92 = !M1L1 & M1L03 & (!M1L2 # !M1L45);


--P1L321 is cpu:inst|cpu_oa:I4|ndre_x~1 at LC_X18_Y5_N2
--operation mode is normal

P1L321 = P1L121 & P1L611 # !M1L92 # !P1L511;


--Q1L11 is cpu:inst|cpu_wd:I5|i~12 at LC_X19_Y5_N0
--operation mode is normal

Q1L11 = P1L321 & Q1_daddr_c[0] # !P1L321 & (P1L74 # P1L84);


--Q1_daddr_c[2] is cpu:inst|cpu_wd:I5|daddr_c[2] at LC_X17_Y5_N9
--operation mode is normal

Q1_daddr_c[2]_lut_out = P1L511 & (T1_q_a[6] # P1_ireg_c[2] & P1L711);
Q1_daddr_c[2] = DFFEA(Q1_daddr_c[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L05 is cpu:inst|cpu_oa:I4|daddr_x[2]~29 at LC_X15_Y6_N1
--operation mode is normal

P1L05 = S4_safe_q[1] & T1_q_a[6] & nRESET;


--P1_ireg_c[2] is cpu:inst|cpu_oa:I4|ireg_c[2] at LC_X17_Y5_N8
--operation mode is normal

P1_ireg_c[2]_lut_out = M1L31 & P1L4 # !M1L31 & (M1L61 & P1_ireg_i[2] # !M1L61 & P1L4);
P1_ireg_c[2] = DFFEA(P1_ireg_c[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L15 is cpu:inst|cpu_oa:I4|daddr_x[2]~30 at LC_X17_Y5_N1
--operation mode is normal

P1L15 = P1L511 & P1_ireg_c[2] & !P1_reduce_nor_103 & P1L611;


--Q1L21 is cpu:inst|cpu_wd:I5|i~15 at LC_X18_Y5_N6
--operation mode is normal

Q1L21 = P1L321 & Q1_daddr_c[2] # !P1L321 & (P1L05 # P1L15);


--Q1_daddr_c[4] is cpu:inst|cpu_wd:I5|daddr_c[4] at LC_X15_Y6_N7
--operation mode is normal

Q1_daddr_c[4]_lut_out = P1L511 & (T1_q_a[8] # P1_ireg_c[4] & P1L711);
Q1_daddr_c[4] = DFFEA(Q1_daddr_c[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L45 is cpu:inst|cpu_oa:I4|daddr_x[4]~31 at LC_X16_Y5_N8
--operation mode is normal

P1L45 = nRESET & S4_safe_q[1] & T1_q_a[8];


--P1_ireg_c[4] is cpu:inst|cpu_oa:I4|ireg_c[4] at LC_X15_Y6_N5
--operation mode is normal

P1_ireg_c[4]_lut_out = M1L61 & (M1L31 & P1L6 # !M1L31 & P1_ireg_i[4]) # !M1L61 & P1L6;
P1_ireg_c[4] = DFFEA(P1_ireg_c[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L55 is cpu:inst|cpu_oa:I4|daddr_x[4]~32 at LC_X17_Y5_N4
--operation mode is normal

P1L55 = P1L511 & P1_ireg_c[4] & !P1_reduce_nor_103 & P1L611;


--Q1L31 is cpu:inst|cpu_wd:I5|i~18 at LC_X17_Y5_N5
--operation mode is normal

Q1L31 = P1L321 & Q1_daddr_c[4] # !P1L321 & (P1L45 # P1L55);


--Q1_daddr_c[3] is cpu:inst|cpu_wd:I5|daddr_c[3] at LC_X16_Y5_N2
--operation mode is normal

Q1_daddr_c[3]_lut_out = P1L511 & (T1_q_a[7] # P1L711 & P1_ireg_c[3]);
Q1_daddr_c[3] = DFFEA(Q1_daddr_c[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L25 is cpu:inst|cpu_oa:I4|daddr_x[3]~33 at LC_X16_Y5_N4
--operation mode is normal

P1L25 = nRESET & S4_safe_q[1] & T1_q_a[7];


--P1_ireg_c[3] is cpu:inst|cpu_oa:I4|ireg_c[3] at LC_X18_Y8_N8
--operation mode is normal

P1_ireg_c[3]_lut_out = M1L31 & P1L8 # !M1L31 & (M1L61 & P1_ireg_i[3] # !M1L61 & P1L8);
P1_ireg_c[3] = DFFEA(P1_ireg_c[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L35 is cpu:inst|cpu_oa:I4|daddr_x[3]~34 at LC_X18_Y5_N5
--operation mode is normal

P1L35 = P1_ireg_c[3] & P1L511 & P1L611 & !P1_reduce_nor_103;


--Q1L41 is cpu:inst|cpu_wd:I5|i~21 at LC_X18_Y5_N4
--operation mode is normal

Q1L41 = P1L321 & Q1_daddr_c[3] # !P1L321 & (P1L25 # P1L35);


--F1_reduce_nor_21 is ctrl8cpu:inst5|reduce_nor_21 at LC_X20_Y4_N7
--operation mode is normal

F1_reduce_nor_21 = Q1L21 # Q1L31 # !Q1L41;


--F1L22 is ctrl8cpu:inst5|reduce_nor_19~54 at LC_X20_Y4_N2
--operation mode is normal

F1L22 = Q1L41 # Q1L31 # !Q1L21;


--Q1_ndwe_c is cpu:inst|cpu_wd:I5|ndwe_c at LC_X16_Y8_N3
--operation mode is normal

Q1_ndwe_c_lut_out = P1L511 & M1L23 & (!P1L611 # !P1L121);
Q1_ndwe_c = DFFEA(Q1_ndwe_c_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--C1L7 is tx_uart:inst1|i~457 at LC_X21_Y9_N5
--operation mode is normal

C1L7 = nRESET & Q1_ndwe_c;


--P1L95 is cpu:inst|cpu_oa:I4|daddr_x[8]~4 at LC_X20_Y6_N9
--operation mode is normal

P1L95 = nRESET & T1_q_a[12] & S4_safe_q[1];


--D1L46 is timer:inst2|i~300 at LC_X20_Y4_N5
--operation mode is normal

D1L46 = C1L7 & (P1L321 & Q1_daddr_c[8] # !P1L321 & P1L95);


--K1L1 is inout4reg:inst10|i~1 at LC_X20_Y4_N8
--operation mode is normal

K1L1 = !Q1L11 & D1L46 & F1L22 & !F1_reduce_nor_21;


--P1L66 is cpu:inst|cpu_oa:I4|data_ox[6]~1 at LC_X20_Y10_N7
--operation mode is normal

P1L66 = nRESET & N1_acc_c[0][6] & S4_safe_q[1];

--K1L21Q is inout4reg:inst10|out_0reg[6]~reg0 at LC_X20_Y10_N7
--operation mode is normal

K1L21Q = DFFEA(P1L66, GLOBAL(UCLK), GLOBAL(nRESET), , K1L1, , );


--P1L56 is cpu:inst|cpu_oa:I4|data_ox[5]~2 at LC_X20_Y10_N8
--operation mode is normal

P1L56 = N1_acc_c[0][5] & S4_safe_q[1] & nRESET;

--K1L11Q is inout4reg:inst10|out_0reg[5]~reg0 at LC_X20_Y10_N8
--operation mode is normal

K1L11Q = DFFEA(P1L56, GLOBAL(UCLK), GLOBAL(nRESET), , K1L1, , );


--P1L46 is cpu:inst|cpu_oa:I4|data_ox[4]~3 at LC_X20_Y10_N4
--operation mode is normal

P1L46 = nRESET & S4_safe_q[1] & N1_acc_c[0][4];

--K1L01Q is inout4reg:inst10|out_0reg[4]~reg0 at LC_X20_Y10_N4
--operation mode is normal

K1L01Q = DFFEA(P1L46, GLOBAL(UCLK), GLOBAL(nRESET), , K1L1, , );


--P1L36 is cpu:inst|cpu_oa:I4|data_ox[3]~4 at LC_X20_Y10_N5
--operation mode is normal

P1L36 = N1_acc_c[0][3] & S4_safe_q[1] & nRESET;

--K1L9Q is inout4reg:inst10|out_0reg[3]~reg0 at LC_X20_Y10_N5
--operation mode is normal

K1L9Q = DFFEA(P1L36, GLOBAL(UCLK), GLOBAL(nRESET), , K1L1, , );


--P1L26 is cpu:inst|cpu_oa:I4|data_ox[2]~5 at LC_X20_Y10_N6
--operation mode is normal

P1L26 = nRESET & S4_safe_q[1] & N1_acc_c[0][2];

--K1L8Q is inout4reg:inst10|out_0reg[2]~reg0 at LC_X20_Y10_N6
--operation mode is normal

K1L8Q = DFFEA(P1L26, GLOBAL(UCLK), GLOBAL(nRESET), , K1L1, , );


--P1L16 is cpu:inst|cpu_oa:I4|data_ox[1]~6 at LC_X20_Y9_N0
--operation mode is normal

P1L16 = N1_acc_c[0][1] & S4_safe_q[1] & nRESET;

--K1L7Q is inout4reg:inst10|out_0reg[1]~reg0 at LC_X20_Y9_N0
--operation mode is normal

K1L7Q = DFFEA(P1L16, GLOBAL(UCLK), GLOBAL(nRESET), , K1L1, , );


--P1L06 is cpu:inst|cpu_oa:I4|data_ox[0]~7 at LC_X20_Y10_N2
--operation mode is normal

P1L06 = nRESET & N1_acc_c[0][0] & S4_safe_q[1];

--K1L6Q is inout4reg:inst10|out_0reg[0]~reg0 at LC_X20_Y10_N2
--operation mode is normal

K1L6Q = DFFEA(P1L06, GLOBAL(UCLK), GLOBAL(nRESET), , K1L1, , );


--K1L3 is inout4reg:inst10|i~74 at LC_X20_Y4_N3
--operation mode is normal

K1L3 = Q1L11 & D1L46 & !F1_reduce_nor_21 & F1L22;


--C1_tx_uart_fifo[4] is tx_uart:inst1|tx_uart_fifo[4] at LC_X23_Y10_N9
--operation mode is normal

C1_tx_uart_fifo[4]_lut_out = !P1L46;
C1_tx_uart_fifo[4] = DFFEA(C1_tx_uart_fifo[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L1, , );


--C1_tx_uart_busy is tx_uart:inst1|tx_uart_busy at LC_X21_Y9_N6
--operation mode is normal

C1_tx_uart_busy_lut_out = C1L5 # C1L7 & !Q1L11 & C1L9;
C1_tx_uart_busy = DFFEA(C1_tx_uart_busy_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--C1L51 is tx_uart:inst1|reduce_nor_7~27 at LC_X22_Y9_N4
--operation mode is normal

C1L51 = S7_safe_q[6] # S7_safe_q[5] # S7_safe_q[7] # S7_safe_q[4];


--C1L45 is tx_uart:inst1|tx_uart_shift[8]~2 at LC_X22_Y9_N1
--operation mode is normal

C1L45 = !C1L61 & !C1L51 & !C1_tx_s & C1_tx_uart_busy;


--C1L4 is tx_uart:inst1|i~175 at LC_X22_Y10_N5
--operation mode is normal

C1L4 = S6_safe_q[3] & (S6_safe_q[1] # S6_safe_q[2]) # !C1_tx_s;


--C1L81 is tx_uart:inst1|reduce_nor_34~11 at LC_X21_Y10_N2
--operation mode is normal

C1L81 = !S5_safe_q[0] # !S5_safe_q[2] # !S5_safe_q[3] # !S5_safe_q[1];


--C1L02 is tx_uart:inst1|tx_bit_count[3]~15 at LC_X21_Y10_N4
--operation mode is normal

C1L02 = C1_reduce_nor_7 & (C1_tx_s & !C1L81 # !C1_tx_s & C1_tx_uart_busy);


--C1_tx_uart_fifo[5] is tx_uart:inst1|tx_uart_fifo[5] at LC_X23_Y10_N8
--operation mode is normal

C1_tx_uart_fifo[5]_lut_out = !P1L56;
C1_tx_uart_fifo[5] = DFFEA(C1_tx_uart_fifo[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L1, , );


--C1_tx_uart_fifo[3] is tx_uart:inst1|tx_uart_fifo[3] at LC_X23_Y10_N2
--operation mode is normal

C1_tx_uart_fifo[3]_lut_out = !P1L36;
C1_tx_uart_fifo[3] = DFFEA(C1_tx_uart_fifo[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L1, , );


--C1_tx_uart_fifo[6] is tx_uart:inst1|tx_uart_fifo[6] at LC_X23_Y10_N7
--operation mode is normal

C1_tx_uart_fifo[6]_lut_out = !P1L66;
C1_tx_uart_fifo[6] = DFFEA(C1_tx_uart_fifo[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L1, , );


--C1_tx_uart_fifo[0] is tx_uart:inst1|tx_uart_fifo[0] at LC_X22_Y9_N9
--operation mode is normal

C1_tx_uart_fifo[0]_lut_out = !P1L06;
C1_tx_uart_fifo[0] = DFFEA(C1_tx_uart_fifo[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L1, , );


--C1_tx_uart_fifo[1] is tx_uart:inst1|tx_uart_fifo[1] at LC_X22_Y9_N7
--operation mode is normal

C1_tx_uart_fifo[1]_lut_out = !P1L16;
C1_tx_uart_fifo[1] = DFFEA(C1_tx_uart_fifo[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L1, , );


--C1_tx_uart_fifo[2] is tx_uart:inst1|tx_uart_fifo[2] at LC_X22_Y8_N9
--operation mode is normal

C1_tx_uart_fifo[2]_lut_out = !P1L26;
C1_tx_uart_fifo[2] = DFFEA(C1_tx_uart_fifo[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L1, , );


--C1_tx_uart_fifo[7] is tx_uart:inst1|tx_uart_fifo[7] at LC_X22_Y9_N8
--operation mode is normal

C1_tx_uart_fifo[7]_lut_out = !P1L76;
C1_tx_uart_fifo[7] = DFFEA(C1_tx_uart_fifo[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L1, , );


--C1L13 is tx_uart:inst1|tx_s~12 at LC_X22_Y10_N6
--operation mode is normal

C1L13 = S6_safe_q[1] # S6_safe_q[2];


--C1L23 is tx_uart:inst1|tx_s~23 at LC_X22_Y10_N8
--operation mode is normal

C1L23 = C1L13 & !C1L81 & S6_safe_q[3] & C1_tx_s;


--C1L33 is tx_uart:inst1|tx_s~27 at LC_X21_Y10_N1
--operation mode is normal

C1L33 = C1_reduce_nor_7 & (C1L23 # C1_tx_uart_busy & !C1_tx_s);


--C1_tx_clk_div[6] is tx_uart:inst1|tx_clk_div[6] at LC_X24_Y9_N8
--operation mode is normal

C1_tx_clk_div[6]_sload_eqn = P1L66;
C1_tx_clk_div[6] = DFFEA(C1_tx_clk_div[6]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L3, , );


--C1_tx_clk_div[7] is tx_uart:inst1|tx_clk_div[7] at LC_X24_Y9_N7
--operation mode is normal

C1_tx_clk_div[7]_lut_out = P1L76;
C1_tx_clk_div[7] = DFFEA(C1_tx_clk_div[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L3, , );


--C1_tx_clk_div[0] is tx_uart:inst1|tx_clk_div[0] at LC_X23_Y9_N9
--operation mode is normal

C1_tx_clk_div[0]_lut_out = P1L06;
C1_tx_clk_div[0] = DFFEA(C1_tx_clk_div[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L3, , );


--C1_tx_clk_div[1] is tx_uart:inst1|tx_clk_div[1] at LC_X23_Y8_N9
--operation mode is normal

C1_tx_clk_div[1]_lut_out = P1L16;
C1_tx_clk_div[1] = DFFEA(C1_tx_clk_div[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , C1L3, , );


--C1_tx_clk_div[2] is tx_uart:inst1|tx_clk_div[2] at LC_X24_Y9_N2
--operation mode is normal

C1_tx_clk_div[2]_sload_eqn = P1L26;
C1_tx_clk_div[2] = DFFEA(C1_tx_clk_div[2]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L3, , );


--C1_tx_clk_div[3] is tx_uart:inst1|tx_clk_div[3] at LC_X24_Y9_N9
--operation mode is normal

C1_tx_clk_div[3]_sload_eqn = P1L36;
C1_tx_clk_div[3] = DFFEA(C1_tx_clk_div[3]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L3, , );


--C1_tx_clk_div[4] is tx_uart:inst1|tx_clk_div[4] at LC_X24_Y9_N5
--operation mode is normal

C1_tx_clk_div[4]_sload_eqn = P1L46;
C1_tx_clk_div[4] = DFFEA(C1_tx_clk_div[4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L3, , );


--C1_tx_clk_div[5] is tx_uart:inst1|tx_clk_div[5] at LC_X24_Y9_N1
--operation mode is normal

C1_tx_clk_div[5]_sload_eqn = P1L56;
C1_tx_clk_div[5] = DFFEA(C1_tx_clk_div[5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , C1L3, , );


--A1L98 is rtl~2352 at LC_X17_Y9_N7
--operation mode is normal

A1L98 = M1_TC_c[2] & !M1_TC_c[0] & !M1_TC_c[1] # !M1_TC_c[2] & !M1_TD_c[3] & (!M1_TC_c[1] # !M1_TC_c[0]);


--N1L22 is cpu:inst|cpu_du:I3|acc[0][8]~63 at LC_X17_Y9_N4
--operation mode is normal

N1L22 = N1L461 & !A1L98 # !N1L461 & S3_safe_q[1] & S3_safe_q[0];


--N1L02 is cpu:inst|cpu_du:I3|acc[0][7]~4227 at LC_X17_Y9_N9
--operation mode is normal

N1L02 = M1_TC_c[2] & N1L261 & A1L98 & N1L561;


--N1L12 is cpu:inst|cpu_du:I3|acc[0][7]~4253 at LC_X17_Y6_N8
--operation mode is normal

N1_acc_i[0][7]_qfbk = N1_acc_i[0][7];
N1L12 = N1L02 & (N1_acc_i[0][7]_qfbk # N1L22 & N1_acc_c[0][7]) # !N1L02 & N1L22 & N1_acc_c[0][7];

--N1_acc_i[0][7] is cpu:inst|cpu_du:I3|acc_i[0][7] at LC_X17_Y6_N8
--operation mode is normal

N1_acc_i[0][7]_sload_eqn = N1L71;
N1_acc_i[0][7] = DFFEA(N1_acc_i[0][7]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--N1L81 is cpu:inst|cpu_du:I3|acc[0][7]~4225 at LC_X17_Y9_N8
--operation mode is normal

N1L81 = nRESET & N1L261 & A1L98 & M1_valid_c;


--A1L202 is rtl~14838 at LC_X16_Y11_N3
--operation mode is normal

A1L202 = M1_TD_c[1] & !M1_TD_c[2] & (M1_TC_c[1] $ M1_TC_c[0]);


--N1L951 is cpu:inst|cpu_du:I3|data_x[7]~1620 at LC_X15_Y9_N5
--operation mode is normal

M1_TC_c[0]_qfbk = M1_TC_c[0];
N1L951 = P1L511 & (M1_TC_c[0]_qfbk # M1_TC_c[2] # !M1_TC_c[1]);

--M1_TC_c[0] is cpu:inst|cpu_cu:I2|TC_c[0] at LC_X15_Y9_N5
--operation mode is normal

M1_TC_c[0]_sload_eqn = M1L25;
M1_TC_c[0] = DFFEA(M1_TC_c[0]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--T2_q_a[7] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[7] at M4K_X13_Y7
T2_q_a[7]_PORT_A_data_in = BUS(P1L76, P1L66, P1L06, P1L16, P1L26, P1L36, P1L46, P1L56);
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = GLOBAL(UCLK);
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, , T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[7] = T2_q_a[7]_PORT_A_data_out[0];

--T2_q_a[5] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[5] at M4K_X13_Y7
T2_q_a[7]_PORT_A_data_in = BUS(P1L76, P1L66, P1L06, P1L16, P1L26, P1L36, P1L46, P1L56);
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = GLOBAL(UCLK);
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, , T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[5] = T2_q_a[7]_PORT_A_data_out[7];

--T2_q_a[4] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[4] at M4K_X13_Y7
T2_q_a[7]_PORT_A_data_in = BUS(P1L76, P1L66, P1L06, P1L16, P1L26, P1L36, P1L46, P1L56);
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = GLOBAL(UCLK);
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, , T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[4] = T2_q_a[7]_PORT_A_data_out[6];

--T2_q_a[3] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[3] at M4K_X13_Y7
T2_q_a[7]_PORT_A_data_in = BUS(P1L76, P1L66, P1L06, P1L16, P1L26, P1L36, P1L46, P1L56);
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = GLOBAL(UCLK);
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, , T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[3] = T2_q_a[7]_PORT_A_data_out[5];

--T2_q_a[2] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[2] at M4K_X13_Y7
T2_q_a[7]_PORT_A_data_in = BUS(P1L76, P1L66, P1L06, P1L16, P1L26, P1L36, P1L46, P1L56);
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = GLOBAL(UCLK);
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, , T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[2] = T2_q_a[7]_PORT_A_data_out[4];

--T2_q_a[1] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[1] at M4K_X13_Y7
T2_q_a[7]_PORT_A_data_in = BUS(P1L76, P1L66, P1L06, P1L16, P1L26, P1L36, P1L46, P1L56);
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = GLOBAL(UCLK);
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, , T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[1] = T2_q_a[7]_PORT_A_data_out[3];

--T2_q_a[0] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[0] at M4K_X13_Y7
T2_q_a[7]_PORT_A_data_in = BUS(P1L76, P1L66, P1L06, P1L16, P1L26, P1L36, P1L46, P1L56);
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = GLOBAL(UCLK);
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, , T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[0] = T2_q_a[7]_PORT_A_data_out[2];

--T2_q_a[6] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[6] at M4K_X13_Y7
T2_q_a[7]_PORT_A_data_in = BUS(P1L76, P1L66, P1L06, P1L16, P1L26, P1L36, P1L46, P1L56);
T2_q_a[7]_PORT_A_data_in_reg = DFFE(T2_q_a[7]_PORT_A_data_in, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_address = BUS(Q1L11, Q1L61, Q1L21, Q1L41, Q1L31, Q1L71, Q1L81, Q1L91);
T2_q_a[7]_PORT_A_address_reg = DFFE(T2_q_a[7]_PORT_A_address, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_PORT_A_write_enable = F1L1;
T2_q_a[7]_PORT_A_write_enable_reg = DFFE(T2_q_a[7]_PORT_A_write_enable, T2_q_a[7]_clock_0, , , T2_q_a[7]_clock_enable_0);
T2_q_a[7]_clock_0 = GLOBAL(UCLK);
T2_q_a[7]_clock_enable_0 = VCC;
T2_q_a[7]_PORT_A_data_out = MEMORY(T2_q_a[7]_PORT_A_data_in_reg, , T2_q_a[7]_PORT_A_address_reg, , T2_q_a[7]_PORT_A_write_enable_reg, , , , T2_q_a[7]_clock_0, , T2_q_a[7]_clock_enable_0, , , );
T2_q_a[6] = T2_q_a[7]_PORT_A_data_out[1];


--J1_rx_uart_fifo[7] is rx_uart:inst8|rx_uart_fifo[7] at LC_X21_Y5_N6
--operation mode is normal

J1_rx_uart_fifo[7]_lut_out = !J1_rx_uart_reg[7];
J1_rx_uart_fifo[7] = DFFEA(J1_rx_uart_fifo[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L75, , );


--F1_mux_c[0] is ctrl8cpu:inst5|mux_c[0] at LC_X21_Y4_N9
--operation mode is normal

F1_mux_c[0]_lut_out = !Q1L31 & Q1L51 & Q1L21;
F1_mux_c[0] = DFFEA(F1_mux_c[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1_mux_c[1] is ctrl8cpu:inst5|mux_c[1] at LC_X20_Y4_N4
--operation mode is normal

F1_mux_c[1]_lut_out = Q1L51 & !Q1L31 & Q1L41;
F1_mux_c[1] = DFFEA(F1_mux_c[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L351 is cpu:inst|cpu_du:I3|data_x[7]~87 at LC_X21_Y5_N8
--operation mode is normal

N1L351 = F1_mux_c[0] & T2_q_a[7] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[7] # !F1_mux_c[1] & J1_rx_uart_fifo[7]);


--P1L811 is cpu:inst|cpu_oa:I4|i~528 at LC_X18_Y5_N0
--operation mode is normal

P1L811 = P1L121 & P1L021 & M1L92;


--N1L751 is cpu:inst|cpu_du:I3|data_x[7]~101 at LC_X21_Y5_N0
--operation mode is normal

N1L751 = F1_mux_c[2] & N1L951 & N1L351 & !P1L811;


--N1L651 is cpu:inst|cpu_du:I3|data_x[7]~99 at LC_X16_Y8_N9
--operation mode is normal

M1_data_is_c[7]_qfbk = M1_data_is_c[7];
N1L651 = !M1_TC_c[0] & !M1_TC_c[2] & M1_data_is_c[7]_qfbk & M1_TC_c[1];

--M1_data_is_c[7] is cpu:inst|cpu_cu:I2|data_is_c[7] at LC_X16_Y8_N9
--operation mode is normal

M1_data_is_c[7]_sload_eqn = T1_q_a[11];
M1_data_is_c[7] = DFFEA(M1_data_is_c[7]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_iinc_c[7] is cpu:inst|cpu_oa:I4|iinc_c[7] at LC_X15_Y10_N7
--operation mode is normal

P1_iinc_c[7]_lut_out = M1L31 & P1L49 # !M1L31 & (M1L61 & P1_iinc_i[7] # !M1L61 & P1L49);
P1_iinc_c[7] = DFFEA(P1_iinc_c[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_ireg_c[7] is cpu:inst|cpu_oa:I4|ireg_c[7] at LC_X16_Y8_N5
--operation mode is normal

P1_ireg_c[7]_lut_out = M1L61 & (M1L31 & P1L01 # !M1L31 & P1_ireg_i[7]) # !M1L61 & P1L01;
P1_ireg_c[7] = DFFEA(P1_ireg_c[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_reduce_nor_106 is cpu:inst|cpu_oa:I4|reduce_nor_106 at LC_X15_Y7_N9
--operation mode is normal

P1_reduce_nor_106 = T1_q_a[6] # T1_q_a[5] # !T1_q_a[4];


--N1L451 is cpu:inst|cpu_du:I3|data_x[7]~92 at LC_X16_Y8_N2
--operation mode is normal

N1L451 = P1_ireg_c[7] & (P1_iinc_c[7] # !P1_reduce_nor_106) # !P1_ireg_c[7] & P1_iinc_c[7] & P1_reduce_nor_106;


--N1L061 is cpu:inst|cpu_du:I3|data_x[7]~1679 at LC_X16_Y5_N6
--operation mode is normal

N1L061 = N1L651 # N1L951 & P1L811 & N1L451;


--N1_reduce_nor_71 is cpu:inst|cpu_du:I3|reduce_nor_71 at LC_X15_Y9_N9
--operation mode is normal

M1_TC_c[1]_qfbk = M1_TC_c[1];
N1_reduce_nor_71 = M1_TC_c[0] # M1_TC_c[2] # !M1_TC_c[1]_qfbk;

--M1_TC_c[1] is cpu:inst|cpu_cu:I2|TC_c[1] at LC_X15_Y9_N9
--operation mode is normal

M1_TC_c[1]_sload_eqn = M1L45;
M1_TC_c[1] = DFFEA(M1_TC_c[1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L851 is cpu:inst|cpu_du:I3|data_x[7]~1618 at LC_X19_Y7_N6
--operation mode is normal

N1L851 = !F1_mux_c[2] & N1_reduce_nor_71 & P1L511 & !P1L811;


--Q1L51 is cpu:inst|cpu_wd:I5|i~24 at LC_X18_Y5_N3
--operation mode is normal

Q1_daddr_c[8]_qfbk = Q1_daddr_c[8];
Q1L51 = P1L321 & Q1_daddr_c[8]_qfbk # !P1L321 & P1L511 & T1_q_a[12];

--Q1_daddr_c[8] is cpu:inst|cpu_wd:I5|daddr_c[8] at LC_X18_Y5_N3
--operation mode is normal

Q1_daddr_c[8]_sload_eqn = P1L95;
Q1_daddr_c[8] = DFFEA(Q1_daddr_c[8]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L5 is inout4reg:inst10|i~113 at LC_X18_Y5_N7
--operation mode is normal

K1L5 = Q1L51 & Q1L41 & !Q1L31 & !Q1L21;


--K1L2 is inout4reg:inst10|i~3 at LC_X18_Y5_N8
--operation mode is normal

K1L2 = P1L321 # Q1L11 # !K1L5 # !nRESET;


--P1L421 is cpu:inst|cpu_oa:I4|ndre_x~26 at LC_X16_Y5_N0
--operation mode is normal

P1L421 = M1L45 # !M1L2 # !M1L03 # !P1L511;


--K1L4 is inout4reg:inst10|i~108 at LC_X17_Y5_N6
--operation mode is normal

K1L4 = nRESET & !P1L421 & (!P1L611 # !P1L121);


--K1L25 is inout4reg:inst10|reg_data_out_x[7]~41 at LC_X19_Y3_N8
--operation mode is normal

K1L25 = PORTB_IN[7] & K1L4 & Q1L11 & K1L5;


--K1L35 is inout4reg:inst10|reg_data_out_x[7]~42 at LC_X19_Y3_N2
--operation mode is normal

K1_reg_data_out_c[7]_qfbk = K1_reg_data_out_c[7];
K1L35 = K1_reg_data_out_c[7]_qfbk & (!K1L5 # !Q1L11 # !K1L4);

--K1_reg_data_out_c[7] is inout4reg:inst10|reg_data_out_c[7] at LC_X19_Y3_N2
--operation mode is normal

K1_reg_data_out_c[7]_sload_eqn = K1L45;
K1_reg_data_out_c[7] = DFFEA(K1_reg_data_out_c[7]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L45 is inout4reg:inst10|reg_data_out_x[7]~45 at LC_X19_Y3_N3
--operation mode is normal

K1L45 = K1L2 & (K1L25 # K1L35) # !K1L2 & PORTA_IN[7];


--E1_int_pending_c[7] is interrupt:inst3|int_pending_c[7] at LC_X19_Y3_N1
--operation mode is normal

E1_int_pending_c[7]_lut_out = !E1_int_clr_c[7] & (E1_int_pending_c[7] # !E1_int_masked_c[7] & E1_int_masked[7]);
E1_int_pending_c[7] = DFFEA(E1_int_pending_c[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L2 is ctrl8cpu:inst5|Mux_10_rtl_227~0 at LC_X18_Y4_N4
--operation mode is normal

F1L2 = F1_mux_c[0] & (E1_int_pending_c[7] # F1_mux_c[1]) # !F1_mux_c[0] & !F1_mux_c[1] & T2_q_a[7];


--D1_tmr_high[7] is timer:inst2|tmr_high[7] at LC_X21_Y7_N6
--operation mode is normal

D1_tmr_high[7]_lut_out = D1_tmr_reset & (D1L81 # D1L1 & D1L2);
D1_tmr_high[7] = DFFEA(D1_tmr_high[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L3 is ctrl8cpu:inst5|Mux_10_rtl_227~1 at LC_X19_Y3_N4
--operation mode is normal

F1L3 = F1L2 & (D1_tmr_high[7] # !F1_mux_c[1]) # !F1L2 & F1_mux_c[1] & K1L45;


--N1L551 is cpu:inst|cpu_du:I3|data_x[7]~97 at LC_X19_Y3_N5
--operation mode is normal

N1L551 = N1L061 # N1L751 # N1L851 & F1L3;


--A1L96 is rtl~1516 at LC_X17_Y6_N7
--operation mode is normal

A1L96 = A1L202 & M1_TD_c[0] & (N1_acc_c[0][7] $ N1L551);


--A1L681 is rtl~3360 at LC_X18_Y11_N4
--operation mode is normal

A1L681 = M1_TD_c[2] & (M1_TD_c[1] $ N1_acc_c[0][7]) # !M1_TD_c[2] & N1_acc_c[0][6];


--A1L771 is rtl~3245 at LC_X18_Y11_N5
--operation mode is normal

A1L771 = M1_TD_c[1] & N1_acc_c[0][8] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][8] # !M1_TD_c[2] & N1_acc_c[0][7]);


--N1L281 is cpu:inst|cpu_du:I3|Mux_201_rtl_95~0 at LC_X19_Y11_N6
--operation mode is normal

N1L281 = M1_TC_c[1] $ M1_TC_c[0];


--A1L19 is rtl~2364 at LC_X18_Y11_N8
--operation mode is normal

A1L19 = !N1L281 & (M1_TD_c[0] & A1L681 # !M1_TD_c[0] & A1L771);


--A1L28 is rtl~2268 at LC_X17_Y6_N3
--operation mode is normal

A1L28 = N1L281 & !M1_TD_c[2] & N1_acc_c[0][7] & !M1_TD_c[1];


--A1L802 is rtl~14854 at LC_X18_Y10_N5
--operation mode is normal

A1L802 = M1_TD_c[2] & (M1_TC_c[1] $ M1_TC_c[0]);


--N1L661 is cpu:inst|cpu_du:I3|Mux_171_rtl_43_rtl_510~0 at LC_X17_Y6_N5
--operation mode is normal

N1L661 = M1_TD_c[1] & (M1_TD_c[0] # N1L601) # !M1_TD_c[1] & !M1_TD_c[0] & N1L37;


--N1L761 is cpu:inst|cpu_du:I3|Mux_171_rtl_43_rtl_510~1 at LC_X17_Y6_N6
--operation mode is normal

N1L761 = N1_acc_c[0][7] & (N1L661 # M1_TD_c[0] & N1L551) # !N1_acc_c[0][7] & N1L661 & (N1L551 # !M1_TD_c[0]);


--A1L912 is rtl~15072 at LC_X17_Y6_N0
--operation mode is normal

A1L912 = A1L19 # A1L28 # A1L802 & N1L761;


--A1L502 is rtl~14847 at LC_X19_Y9_N6
--operation mode is normal

A1L502 = !M1_TD_c[0] & !M1_TD_c[2] & M1_TD_c[1] & N1L281;


--A1L09 is rtl~2363 at LC_X17_Y6_N1
--operation mode is normal

A1L09 = A1L96 # A1L912 # A1L502 & N1L551;


--N1L71 is cpu:inst|cpu_du:I3|acc[0][7]~58 at LC_X17_Y6_N2
--operation mode is normal

N1L71 = N1L12 # N1L81 & !M1_TC_c[2] & A1L09;

--N1_acc_c[0][7] is cpu:inst|cpu_du:I3|acc_c[0][7] at LC_X17_Y6_N2
--operation mode is normal

N1_acc_c[0][7] = DFFEA(N1L71, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L221 is cpu:inst|cpu_oa:I4|LessThan_39~5 at LC_X12_Y5_N5
--operation mode is normal

P1L221 = !S4_safe_q[0] # !S4_safe_q[1];


--P1L711 is cpu:inst|cpu_oa:I4|i~133 at LC_X15_Y6_N6
--operation mode is normal

P1L711 = !T1_q_a[4] & !T1_q_a[5] & !T1_q_a[6] & P1L611;


--P1L64 is cpu:inst|cpu_oa:I4|daddr_x[0]~18 at LC_X18_Y6_N9
--operation mode is normal

P1L64 = P1L511 & (T1_q_a[4] # P1_ireg_c[0] & P1L711);

--Q1_daddr_c[0] is cpu:inst|cpu_wd:I5|daddr_c[0] at LC_X18_Y6_N9
--operation mode is normal

Q1_daddr_c[0] = DFFEA(P1L64, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1L44Q is cpu:inst|cpu_cu:I2|S_c~9 at LC_X15_Y11_N1
--operation mode is normal

M1L44Q_lut_out = !M1L31 & (M1L44Q # M1L61) # !S2_safe_q[1];
M1L44Q = DFFEA(M1L44Q_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_pending_c[4] is interrupt:inst3|int_pending_c[4] at LC_X19_Y4_N9
--operation mode is normal

E1_int_pending_c[4]_lut_out = !E1_int_clr_c[4] & (E1_int_pending_c[4] # !E1_int_masked_c[4] & E1_int_masked[4]);
E1_int_pending_c[4] = DFFEA(E1_int_pending_c[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_pending_c[5] is interrupt:inst3|int_pending_c[5] at LC_X18_Y4_N6
--operation mode is normal

E1_int_pending_c[5]_lut_out = !E1_int_clr_c[5] & (E1_int_pending_c[5] # !E1_int_masked_c[5] & E1_int_masked[5]);
E1_int_pending_c[5] = DFFEA(E1_int_pending_c[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_pending_c[6] is interrupt:inst3|int_pending_c[6] at LC_X20_Y5_N4
--operation mode is normal

E1_int_pending_c[6]_lut_out = !E1_int_clr_c[6] & (E1_int_pending_c[6] # E1_int_masked[6] & !E1_int_masked_c[6]);
E1_int_pending_c[6] = DFFEA(E1_int_pending_c[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1L84 is interrupt:inst3|reduce_nor_128~23 at LC_X18_Y4_N8
--operation mode is normal

E1L84 = E1_int_pending_c[6] # E1_int_pending_c[4] # E1_int_pending_c[7] # E1_int_pending_c[5];


--E1_int_pending_c[0] is interrupt:inst3|int_pending_c[0] at LC_X18_Y3_N9
--operation mode is normal

E1_int_pending_c[0]_lut_out = !E1_int_clr_c[0] & (E1_int_pending_c[0] # E1_int_masked[0] & !E1_int_masked_c[0]);
E1_int_pending_c[0] = DFFEA(E1_int_pending_c[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_pending_c[1] is interrupt:inst3|int_pending_c[1] at LC_X18_Y3_N6
--operation mode is normal

E1_int_pending_c[1]_lut_out = !E1_int_clr_c[1] & (E1_int_pending_c[1] # !E1_int_masked_c[1] & E1_int_masked[1]);
E1_int_pending_c[1] = DFFEA(E1_int_pending_c[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_pending_c[2] is interrupt:inst3|int_pending_c[2] at LC_X20_Y3_N6
--operation mode is normal

E1_int_pending_c[2]_lut_out = !E1_int_clr_c[2] & (E1_int_pending_c[2] # E1_int_masked[2] & !E1_int_masked_c[2]);
E1_int_pending_c[2] = DFFEA(E1_int_pending_c[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_pending_c[3] is interrupt:inst3|int_pending_c[3] at LC_X19_Y8_N4
--operation mode is normal

E1_int_pending_c[3]_lut_out = !E1_int_clr_c[3] & (E1_int_pending_c[3] # !E1_int_masked_c[3] & E1_int_masked[3]);
E1_int_pending_c[3] = DFFEA(E1_int_pending_c[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1L94 is interrupt:inst3|reduce_nor_128~28 at LC_X18_Y3_N7
--operation mode is normal

E1L94 = E1_int_pending_c[0] # E1_int_pending_c[2] # E1_int_pending_c[3] # E1_int_pending_c[1];


--M1_int_stop_c is cpu:inst|cpu_cu:I2|int_stop_c at LC_X15_Y10_N9
--operation mode is normal

M1_int_stop_c_lut_out = M1L61 & (!S2_safe_q[1] # !M1L71 # !nRESET);
M1_int_stop_c = DFFEA(M1_int_stop_c_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1L71 is cpu:inst|cpu_cu:I2|i~13 at LC_X15_Y10_N5
--operation mode is normal

M1L71 = !M1_int_stop_c & M1L44Q & (E1L84 # E1L94);


--M1L73 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~169 at LC_X15_Y7_N2
--operation mode is normal

M1L73 = M1L75 & !M1L55 & (!T1_q_a[3] # !nRESET);


--M1L54Q is cpu:inst|cpu_cu:I2|S_c~10 at LC_X15_Y10_N8
--operation mode is normal

M1L54Q_lut_out = S2_safe_q[1] & (M1L31 # M1L54Q & !M1L61);
M1L54Q = DFFEA(M1L54Q_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1L81 is cpu:inst|cpu_cu:I2|i~43 at LC_X15_Y10_N3
--operation mode is normal

M1L81 = !N1L161 & M1L73 & (M1L54Q # M1L25);


--M1L24 is cpu:inst|cpu_cu:I2|pc_mux_x[2]~187 at LC_X15_Y9_N4
--operation mode is normal

M1L24 = !N1L161 & (!M1L45 # !M1L75);


--M1L14 is cpu:inst|cpu_cu:I2|pc_mux_x[2]~27 at LC_X15_Y10_N1
--operation mode is normal

M1L14 = M1L91 & (M1L71 # M1L24 & M1L81);


--M1L83 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~170 at LC_X15_Y9_N1
--operation mode is normal

M1L83 = S2_safe_q[1] & nRESET & (M1_int_start_c # !N1L361);


--M1L22 is cpu:inst|cpu_cu:I2|i~352 at LC_X15_Y11_N9
--operation mode is normal

M1L22 = !M1_int_stop_c & M1L44Q;


--M1L31 is cpu:inst|cpu_cu:I2|E_x.int_e~0 at LC_X15_Y11_N7
--operation mode is normal

M1L31 = M1L22 & M1L91 & (E1L94 # E1L84);


--M1L04 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~204 at LC_X15_Y7_N1
--operation mode is normal

M1L04 = M1L45 & M1L75 & (!M1L25 # !M1L31);


--M1_reduce_nor_126 is cpu:inst|cpu_cu:I2|reduce_nor_126 at LC_X15_Y7_N6
--operation mode is normal

M1_reduce_nor_126 = !M1L25 # !M1L75 # !M1L45;


--M1L93 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~199 at LC_X15_Y11_N8
--operation mode is normal

M1L93 = M1L25 & (!E1L84 & !E1L94 # !M1L22);


--M1L32 is cpu:inst|cpu_cu:I2|i~364 at LC_X15_Y11_N5
--operation mode is normal

M1L32 = M1L54Q & !M1L25;


--M1L53 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~30 at LC_X15_Y11_N6
--operation mode is normal

M1L53 = M1L73 & (M1L93 # !N1L161 & M1L32);


--M1L63 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~42 at LC_X15_Y9_N8
--operation mode is normal

M1L63 = M1L83 & (M1L04 # M1_reduce_nor_126 & M1L53);


--M1L43 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~214 at LC_X15_Y10_N6
--operation mode is normal

M1L43 = N1L161 & !M1L71 # !S2_safe_q[1] # !nRESET;


--M1L02 is cpu:inst|cpu_cu:I2|i~328 at LC_X15_Y9_N6
--operation mode is normal

M1L02 = !N1L161 & (M1L25 # !M1L45 # !M1L75);


--M1L42 is cpu:inst|cpu_cu:I2|i~379 at LC_X15_Y10_N4
--operation mode is normal

M1L42 = M1L81 # M1L71 $ (M1L12 # M1L1);


--M1L33 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~8 at LC_X15_Y9_N7
--operation mode is normal

M1L33 = M1L43 # M1L02 & (M1L42 # !M1_reduce_nor_126);


--L1_stack_addrs_c[0][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][0] at LC_X10_Y6_N6
--operation mode is normal

L1_stack_addrs_c[0][0]_lut_out = M1L14 & L1L801 # !M1L14 & A1L501;
L1_stack_addrs_c[0][0] = DFFEA(L1_stack_addrs_c[0][0]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L93 is cpu:inst|cpu_iu:I1|iaddr_x[0]~194 at LC_X10_Y7_N2
--operation mode is normal

L1L93 = L1_stack_addrs_c[0][0] & M1L14 & M1L33 & M1L63;


--L1L63 is cpu:inst|cpu_iu:I1|iaddr_x[0]~78 at LC_X10_Y7_N5
--operation mode is normal

L1L63 = T1_q_a[4] & M1L63;


--L1L73 is cpu:inst|cpu_iu:I1|iaddr_x[0]~189 at LC_X10_Y7_N8
--operation mode is normal

L1L73 = !M1L63 & (M1L33 & L1L1 # !M1L33 & L1_pc[0]);


--L1L83 is cpu:inst|cpu_iu:I1|iaddr_x[0]~193 at LC_X10_Y7_N6
--operation mode is normal

L1L83 = L1L93 # !M1L14 & (L1L73 # L1L63);


--L1L04 is cpu:inst|cpu_iu:I1|iaddr_x[0]~199 at LC_X10_Y7_N7
--operation mode is normal

L1L04 = S1_safe_q[1] & nRESET & L1L83;

--L1_pc[0] is cpu:inst|cpu_iu:I1|pc[0] at LC_X10_Y7_N7
--operation mode is normal

L1_pc[0] = DFFEA(L1L04, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][1] at LC_X10_Y8_N9
--operation mode is normal

L1_stack_addrs_c[0][1]_lut_out = A1L601 & (L1L601 # !M1L14) # !A1L601 & M1L14 & L1L601;
L1_stack_addrs_c[0][1] = DFFEA(L1_stack_addrs_c[0][1]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L44 is cpu:inst|cpu_iu:I1|iaddr_x[1]~211 at LC_X10_Y8_N1
--operation mode is normal

L1L44 = L1_stack_addrs_c[0][1] & M1L14 & M1L33 & M1L63;


--L1L14 is cpu:inst|cpu_iu:I1|iaddr_x[1]~90 at LC_X12_Y8_N0
--operation mode is normal

L1L14 = T1_q_a[5] & M1L63;


--L1L24 is cpu:inst|cpu_iu:I1|iaddr_x[1]~206 at LC_X10_Y8_N6
--operation mode is normal

L1L24 = !M1L63 & (M1L33 & L1L5 # !M1L33 & L1_pc[1]);


--L1L34 is cpu:inst|cpu_iu:I1|iaddr_x[1]~210 at LC_X10_Y8_N2
--operation mode is normal

L1L34 = L1L44 # !M1L14 & (L1L24 # L1L14);


--L1L54 is cpu:inst|cpu_iu:I1|iaddr_x[1]~216 at LC_X10_Y8_N3
--operation mode is normal

L1L54 = S1_safe_q[1] & nRESET & L1L34;

--L1_pc[1] is cpu:inst|cpu_iu:I1|pc[1] at LC_X10_Y8_N3
--operation mode is normal

L1_pc[1] = DFFEA(L1L54, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][2] at LC_X12_Y9_N1
--operation mode is normal

L1_stack_addrs_c[0][2]_lut_out = M1L14 & L1L401 # !M1L14 & A1L701;
L1_stack_addrs_c[0][2] = DFFEA(L1_stack_addrs_c[0][2]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L94 is cpu:inst|cpu_iu:I1|iaddr_x[2]~228 at LC_X12_Y9_N7
--operation mode is normal

L1L94 = L1_stack_addrs_c[0][2] & M1L14 & M1L33 & M1L63;


--L1L64 is cpu:inst|cpu_iu:I1|iaddr_x[2]~102 at LC_X12_Y9_N6
--operation mode is normal

L1L64 = T1_q_a[6] & M1L63;


--L1L74 is cpu:inst|cpu_iu:I1|iaddr_x[2]~223 at LC_X12_Y9_N2
--operation mode is normal

L1L74 = !M1L63 & (M1L33 & L1L9 # !M1L33 & L1_pc[2]);


--L1L84 is cpu:inst|cpu_iu:I1|iaddr_x[2]~227 at LC_X12_Y9_N8
--operation mode is normal

L1L84 = L1L94 # !M1L14 & (L1L64 # L1L74);


--L1L05 is cpu:inst|cpu_iu:I1|iaddr_x[2]~233 at LC_X12_Y9_N9
--operation mode is normal

L1L05 = nRESET & S1_safe_q[1] & L1L84;

--L1_pc[2] is cpu:inst|cpu_iu:I1|pc[2] at LC_X12_Y9_N9
--operation mode is normal

L1_pc[2] = DFFEA(L1L05, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][3] at LC_X11_Y6_N2
--operation mode is normal

L1_stack_addrs_c[0][3]_lut_out = M1L14 & L1L201 # !M1L14 & A1L801;
L1_stack_addrs_c[0][3] = DFFEA(L1_stack_addrs_c[0][3]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L25 is cpu:inst|cpu_iu:I1|iaddr_x[3]~304 at LC_X11_Y6_N9
--operation mode is normal

L1L25 = L1_stack_addrs_c[0][3] # !M1L33 # !M1L63;


--L1L35 is cpu:inst|cpu_iu:I1|iaddr_x[3]~368 at LC_X11_Y6_N4
--operation mode is normal

L1L35 = T1_q_a[7] & M1L63;


--L1L45 is cpu:inst|cpu_iu:I1|iaddr_x[3]~369 at LC_X11_Y6_N3
--operation mode is normal

L1L45 = !M1L63 & (M1L33 & L1L31 # !M1L33 & L1_pc[3]);


--L1L55 is cpu:inst|cpu_iu:I1|iaddr_x[3]~372 at LC_X11_Y6_N5
--operation mode is normal

L1L55 = M1L14 & L1L25 # !M1L14 & (L1L45 # L1L35);


--L1L15 is cpu:inst|cpu_iu:I1|iaddr_x[3]~122 at LC_X11_Y6_N6
--operation mode is normal

L1L15 = S1_safe_q[1] & nRESET & L1L55;

--L1_pc[3] is cpu:inst|cpu_iu:I1|pc[3] at LC_X11_Y6_N6
--operation mode is normal

L1_pc[3] = DFFEA(L1L15, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][4] at LC_X11_Y5_N4
--operation mode is normal

L1_stack_addrs_c[0][4]_lut_out = M1L14 & L1L001 # !M1L14 & A1L901;
L1_stack_addrs_c[0][4] = DFFEA(L1_stack_addrs_c[0][4]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L75 is cpu:inst|cpu_iu:I1|iaddr_x[4]~313 at LC_X11_Y5_N5
--operation mode is normal

L1L75 = L1_stack_addrs_c[0][4] # !M1L63 # !M1L33;


--L1L85 is cpu:inst|cpu_iu:I1|iaddr_x[4]~378 at LC_X12_Y5_N6
--operation mode is normal

L1L85 = T1_q_a[8] & M1L63;


--L1L95 is cpu:inst|cpu_iu:I1|iaddr_x[4]~379 at LC_X12_Y5_N9
--operation mode is normal

L1L95 = !M1L63 & (M1L33 & L1L71 # !M1L33 & L1_pc[4]);


--L1L06 is cpu:inst|cpu_iu:I1|iaddr_x[4]~382 at LC_X12_Y5_N3
--operation mode is normal

L1L06 = M1L14 & L1L75 # !M1L14 & (L1L95 # L1L85);


--L1L65 is cpu:inst|cpu_iu:I1|iaddr_x[4]~132 at LC_X12_Y5_N4
--operation mode is normal

L1L65 = S1_safe_q[1] & nRESET & L1L06;

--L1_pc[4] is cpu:inst|cpu_iu:I1|pc[4] at LC_X12_Y5_N4
--operation mode is normal

L1_pc[4] = DFFEA(L1L65, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][5] at LC_X11_Y8_N8
--operation mode is normal

L1_stack_addrs_c[0][5]_lut_out = M1L14 & L1L89 # !M1L14 & A1L011;
L1_stack_addrs_c[0][5] = DFFEA(L1_stack_addrs_c[0][5]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L26 is cpu:inst|cpu_iu:I1|iaddr_x[5]~322 at LC_X11_Y8_N3
--operation mode is normal

L1L26 = L1_stack_addrs_c[0][5] # !M1L33 # !M1L63;


--L1L36 is cpu:inst|cpu_iu:I1|iaddr_x[5]~388 at LC_X11_Y8_N9
--operation mode is normal

L1L36 = T1_q_a[9] & M1L63;


--L1L46 is cpu:inst|cpu_iu:I1|iaddr_x[5]~389 at LC_X11_Y8_N4
--operation mode is normal

L1L46 = !M1L63 & (M1L33 & L1L91 # !M1L33 & L1_pc[5]);


--L1L56 is cpu:inst|cpu_iu:I1|iaddr_x[5]~392 at LC_X11_Y8_N5
--operation mode is normal

L1L56 = M1L14 & L1L26 # !M1L14 & (L1L36 # L1L46);


--L1L16 is cpu:inst|cpu_iu:I1|iaddr_x[5]~142 at LC_X11_Y8_N0
--operation mode is normal

L1L16 = nRESET & S1_safe_q[1] & L1L56;

--L1_pc[5] is cpu:inst|cpu_iu:I1|pc[5] at LC_X11_Y8_N0
--operation mode is normal

L1_pc[5] = DFFEA(L1L16, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][6] at LC_X12_Y7_N1
--operation mode is normal

L1_stack_addrs_c[0][6]_lut_out = M1L14 & L1L69 # !M1L14 & A1L111;
L1_stack_addrs_c[0][6] = DFFEA(L1_stack_addrs_c[0][6]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L76 is cpu:inst|cpu_iu:I1|iaddr_x[6]~331 at LC_X12_Y7_N9
--operation mode is normal

L1L76 = L1_stack_addrs_c[0][6] # !M1L33 # !M1L63;


--L1L86 is cpu:inst|cpu_iu:I1|iaddr_x[6]~398 at LC_X12_Y7_N5
--operation mode is normal

L1L86 = M1L63 & T1_q_a[10];


--L1L96 is cpu:inst|cpu_iu:I1|iaddr_x[6]~399 at LC_X12_Y7_N2
--operation mode is normal

L1L96 = !M1L63 & (M1L33 & L1L32 # !M1L33 & L1_pc[6]);


--L1L07 is cpu:inst|cpu_iu:I1|iaddr_x[6]~402 at LC_X12_Y7_N6
--operation mode is normal

L1L07 = M1L14 & L1L76 # !M1L14 & (L1L96 # L1L86);


--L1L66 is cpu:inst|cpu_iu:I1|iaddr_x[6]~152 at LC_X12_Y7_N7
--operation mode is normal

L1L66 = S1_safe_q[1] & nRESET & L1L07;

--L1_pc[6] is cpu:inst|cpu_iu:I1|pc[6] at LC_X12_Y7_N7
--operation mode is normal

L1_pc[6] = DFFEA(L1L66, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][7] at LC_X11_Y9_N1
--operation mode is normal

L1_stack_addrs_c[0][7]_lut_out = M1L14 & L1L49 # !M1L14 & A1L211;
L1_stack_addrs_c[0][7] = DFFEA(L1_stack_addrs_c[0][7]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L27 is cpu:inst|cpu_iu:I1|iaddr_x[7]~340 at LC_X11_Y9_N2
--operation mode is normal

L1L27 = L1_stack_addrs_c[0][7] # !M1L63 # !M1L33;


--L1L37 is cpu:inst|cpu_iu:I1|iaddr_x[7]~408 at LC_X12_Y9_N3
--operation mode is normal

L1L37 = T1_q_a[11] & M1L63;


--L1L47 is cpu:inst|cpu_iu:I1|iaddr_x[7]~409 at LC_X11_Y9_N8
--operation mode is normal

L1L47 = !M1L63 & (M1L33 & L1L72 # !M1L33 & L1_pc[7]);


--L1L57 is cpu:inst|cpu_iu:I1|iaddr_x[7]~412 at LC_X11_Y9_N3
--operation mode is normal

L1L57 = M1L14 & L1L27 # !M1L14 & (L1L37 # L1L47);


--L1L17 is cpu:inst|cpu_iu:I1|iaddr_x[7]~162 at LC_X11_Y9_N6
--operation mode is normal

L1L17 = nRESET & S1_safe_q[1] & L1L57;

--L1_pc[7] is cpu:inst|cpu_iu:I1|pc[7] at LC_X11_Y9_N6
--operation mode is normal

L1_pc[7] = DFFEA(L1L17, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][8] at LC_X10_Y5_N2
--operation mode is normal

L1_stack_addrs_c[0][8]_lut_out = M1L14 & L1L29 # !M1L14 & A1L311;
L1_stack_addrs_c[0][8] = DFFEA(L1_stack_addrs_c[0][8]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L77 is cpu:inst|cpu_iu:I1|iaddr_x[8]~349 at LC_X10_Y5_N3
--operation mode is normal

L1L77 = L1_stack_addrs_c[0][8] # !M1L33 # !M1L63;


--L1L87 is cpu:inst|cpu_iu:I1|iaddr_x[8]~418 at LC_X12_Y5_N8
--operation mode is normal

L1L87 = T1_q_a[12] & M1L63;


--L1L97 is cpu:inst|cpu_iu:I1|iaddr_x[8]~419 at LC_X10_Y5_N7
--operation mode is normal

L1L97 = !M1L63 & (M1L33 & L1L13 # !M1L33 & L1_pc[8]);


--L1L08 is cpu:inst|cpu_iu:I1|iaddr_x[8]~422 at LC_X10_Y5_N8
--operation mode is normal

L1L08 = M1L14 & L1L77 # !M1L14 & (L1L87 # L1L97);


--L1L67 is cpu:inst|cpu_iu:I1|iaddr_x[8]~172 at LC_X10_Y5_N6
--operation mode is normal

L1L67 = S1_safe_q[1] & nRESET & L1L08;

--L1_pc[8] is cpu:inst|cpu_iu:I1|pc[8] at LC_X10_Y5_N6
--operation mode is normal

L1_pc[8] = DFFEA(L1L67, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[0][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][9] at LC_X15_Y8_N1
--operation mode is normal

L1_stack_addrs_c[0][9]_lut_out = M1L14 & L1L09 # !M1L14 & A1L411;
L1_stack_addrs_c[0][9] = DFFEA(L1_stack_addrs_c[0][9]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L28 is cpu:inst|cpu_iu:I1|iaddr_x[9]~358 at LC_X15_Y8_N4
--operation mode is normal

L1L28 = L1_stack_addrs_c[0][9] # !M1L63 # !M1L33;


--L1L38 is cpu:inst|cpu_iu:I1|iaddr_x[9]~428 at LC_X15_Y8_N5
--operation mode is normal

L1L38 = T1_q_a[13] & M1L63;


--L1L48 is cpu:inst|cpu_iu:I1|iaddr_x[9]~429 at LC_X15_Y8_N2
--operation mode is normal

L1L48 = !M1L63 & (M1L33 & L1L53 # !M1L33 & L1_pc[9]);


--L1L58 is cpu:inst|cpu_iu:I1|iaddr_x[9]~432 at LC_X15_Y8_N3
--operation mode is normal

L1L58 = M1L14 & L1L28 # !M1L14 & (L1L48 # L1L38);


--L1L18 is cpu:inst|cpu_iu:I1|iaddr_x[9]~182 at LC_X15_Y8_N6
--operation mode is normal

L1L18 = nRESET & S1_safe_q[1] & L1L58;

--L1_pc[9] is cpu:inst|cpu_iu:I1|pc[9] at LC_X15_Y8_N6
--operation mode is normal

L1_pc[9] = DFFEA(L1L18, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1L52 is cpu:inst|cpu_cu:I2|LessThan_7~5 at LC_X16_Y11_N2
--operation mode is normal

M1L52 = !S2_safe_q[0] # !S2_safe_q[1];


--A1L602 is rtl~14849 at LC_X16_Y10_N3
--operation mode is normal

A1L602 = !T1_q_a[3] & !T1_q_a[0];


--N1L42 is cpu:inst|cpu_du:I3|acc[0][8]~69 at LC_X17_Y10_N9
--operation mode is normal

N1L42 = N1_acc_c[0][8] & (N1L461 & !A1L98 # !N1L461 & N1L261);


--A1L35 is rtl~601 at LC_X18_Y10_N4
--operation mode is normal

N1_acc_i[0][8]_qfbk = N1_acc_i[0][8];
A1L35 = M1_TC_c[2] & N1_acc_i[0][8]_qfbk;

--N1_acc_i[0][8] is cpu:inst|cpu_du:I3|acc_i[0][8] at LC_X18_Y10_N4
--operation mode is normal

N1_acc_i[0][8]_sload_eqn = N1L32;
N1_acc_i[0][8] = DFFEA(N1_acc_i[0][8]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--A1L891 is rtl~3872 at LC_X17_Y6_N4
--operation mode is normal

A1L891 = M1_TD_c[0] & N1_acc_c[0][7] # !M1_TD_c[0] & N1_acc_c[0][0] & M1_TD_c[1];


--A1L102 is rtl~3880 at LC_X18_Y10_N9
--operation mode is normal

A1L102 = !M1_TD_c[2] & A1L891 & (M1_TC_c[1] $ !M1_TC_c[0]);


--A1L902 is rtl~14862 at LC_X18_Y10_N2
--operation mode is normal

A1L902 = M1_TD_c[0] & (M1_TC_c[0] $ !M1_TC_c[1]);


--A1L991 is rtl~3878 at LC_X18_Y10_N3
--operation mode is normal

A1L991 = N1_acc_c[0][8] & !M1_TD_c[1] & (M1_TD_c[2] $ !A1L902);


--A1L022 is rtl~15139 at LC_X18_Y10_N1
--operation mode is normal

A1L022 = M1_TD_c[2] & !M1_TD_c[0] & (M1_TC_c[0] $ M1_TC_c[1]);


--A1L002 is rtl~3879 at LC_X18_Y10_N6
--operation mode is normal

A1L002 = A1L022 & (M1_TD_c[1] & !N1L011 # !M1_TD_c[1] & N1L77);


--A1L791 is rtl~3476 at LC_X18_Y10_N7
--operation mode is normal

A1L791 = !M1_TC_c[2] & (A1L102 # A1L991 # A1L002);


--N1L32 is cpu:inst|cpu_du:I3|acc[0][8]~68 at LC_X18_Y10_N8
--operation mode is normal

N1L32 = N1L42 # N1L81 & (A1L35 # A1L791);

--N1_acc_c[0][8] is cpu:inst|cpu_du:I3|acc_c[0][8] at LC_X18_Y10_N8
--operation mode is normal

N1_acc_c[0][8] = DFFEA(N1L32, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--M1L82 is cpu:inst|cpu_cu:I2|Mux_68~0 at LC_X16_Y10_N8
--operation mode is normal

M1L82 = T1_q_a[4] & (T1_q_a[5] & !T1_q_a[6] & !T1_q_a[7] # !T1_q_a[5] & (!T1_q_a[7] # !T1_q_a[6]));


--M1L72 is cpu:inst|cpu_cu:I2|Mux_67~0 at LC_X16_Y10_N5
--operation mode is normal

M1L72 = T1_q_a[6] & !T1_q_a[7] & (T1_q_a[5] $ T1_q_a[4]) # !T1_q_a[6] & T1_q_a[5] & (!T1_q_a[4] # !T1_q_a[7]);


--M1L62 is cpu:inst|cpu_cu:I2|Mux_66~0 at LC_X16_Y10_N2
--operation mode is normal

M1L62 = T1_q_a[6] & !T1_q_a[7] & (!T1_q_a[4] # !T1_q_a[5]) # !T1_q_a[6] & T1_q_a[5] & T1_q_a[7] & T1_q_a[4];


--N1L61 is cpu:inst|cpu_du:I3|acc[0][6]~4258 at LC_X20_Y6_N8
--operation mode is normal

N1_acc_i[0][6]_qfbk = N1_acc_i[0][6];
N1L61 = N1_acc_c[0][6] & (N1L22 # N1_acc_i[0][6]_qfbk & N1L02) # !N1_acc_c[0][6] & N1_acc_i[0][6]_qfbk & N1L02;

--N1_acc_i[0][6] is cpu:inst|cpu_du:I3|acc_i[0][6] at LC_X20_Y6_N8
--operation mode is normal

N1_acc_i[0][6]_sload_eqn = N1L51;
N1_acc_i[0][6] = DFFEA(N1_acc_i[0][6]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--J1_rx_uart_fifo[6] is rx_uart:inst8|rx_uart_fifo[6] at LC_X23_Y5_N0
--operation mode is normal

J1_rx_uart_fifo[6]_lut_out = !J1_rx_uart_reg[6];
J1_rx_uart_fifo[6] = DFFEA(J1_rx_uart_fifo[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L75, , );


--N1L741 is cpu:inst|cpu_du:I3|data_x[6]~157 at LC_X21_Y5_N4
--operation mode is normal

N1L741 = F1_mux_c[0] & T2_q_a[6] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[6] # !F1_mux_c[1] & J1_rx_uart_fifo[6]);


--N1L151 is cpu:inst|cpu_du:I3|data_x[6]~171 at LC_X21_Y5_N2
--operation mode is normal

N1L151 = F1_mux_c[2] & N1L951 & N1L741 & !P1L811;


--N1L051 is cpu:inst|cpu_du:I3|data_x[6]~169 at LC_X17_Y8_N8
--operation mode is normal

M1_data_is_c[6]_qfbk = M1_data_is_c[6];
N1L051 = !M1_TC_c[2] & M1_TC_c[1] & M1_data_is_c[6]_qfbk & !M1_TC_c[0];

--M1_data_is_c[6] is cpu:inst|cpu_cu:I2|data_is_c[6] at LC_X17_Y8_N8
--operation mode is normal

M1_data_is_c[6]_sload_eqn = T1_q_a[10];
M1_data_is_c[6] = DFFEA(M1_data_is_c[6]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_iinc_c[6] is cpu:inst|cpu_oa:I4|iinc_c[6] at LC_X17_Y11_N9
--operation mode is normal

P1_iinc_c[6]_lut_out = M1L31 & P1L39 # !M1L31 & (M1L61 & P1_iinc_i[6] # !M1L61 & P1L39);
P1_iinc_c[6] = DFFEA(P1_iinc_c[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_ireg_c[6] is cpu:inst|cpu_oa:I4|ireg_c[6] at LC_X17_Y8_N2
--operation mode is normal

P1_ireg_c[6]_lut_out = M1L31 & P1L21 # !M1L31 & (M1L61 & P1_ireg_i[6] # !M1L61 & P1L21);
P1_ireg_c[6] = DFFEA(P1_ireg_c[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L841 is cpu:inst|cpu_du:I3|data_x[6]~162 at LC_X17_Y8_N6
--operation mode is normal

N1L841 = P1_iinc_c[6] & (P1_ireg_c[6] # P1_reduce_nor_106) # !P1_iinc_c[6] & P1_ireg_c[6] & !P1_reduce_nor_106;


--N1L251 is cpu:inst|cpu_du:I3|data_x[6]~1712 at LC_X17_Y8_N7
--operation mode is normal

N1L251 = N1L051 # N1L951 & P1L811 & N1L841;


--K1L94 is inout4reg:inst10|reg_data_out_x[6]~51 at LC_X20_Y5_N6
--operation mode is normal

K1L94 = PORTB_IN[6] & Q1L11 & K1L4 & K1L5;


--K1L05 is inout4reg:inst10|reg_data_out_x[6]~52 at LC_X20_Y5_N9
--operation mode is normal

K1_reg_data_out_c[6]_qfbk = K1_reg_data_out_c[6];
K1L05 = K1_reg_data_out_c[6]_qfbk & (!K1L5 # !Q1L11 # !K1L4);

--K1_reg_data_out_c[6] is inout4reg:inst10|reg_data_out_c[6] at LC_X20_Y5_N9
--operation mode is normal

K1_reg_data_out_c[6]_sload_eqn = K1L15;
K1_reg_data_out_c[6] = DFFEA(K1_reg_data_out_c[6]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L15 is inout4reg:inst10|reg_data_out_x[6]~55 at LC_X20_Y5_N0
--operation mode is normal

K1L15 = K1L2 & (K1L05 # K1L94) # !K1L2 & PORTA_IN[6];


--F1L4 is ctrl8cpu:inst5|Mux_11_rtl_230~0 at LC_X20_Y5_N1
--operation mode is normal

F1L4 = F1_mux_c[1] & (F1_mux_c[0] # K1L15) # !F1_mux_c[1] & !F1_mux_c[0] & T2_q_a[6];


--D1_tmr_high[6] is timer:inst2|tmr_high[6] at LC_X21_Y7_N2
--operation mode is normal

D1_tmr_high[6]_lut_out = D1_tmr_reset & (D1L91 # D1L1 & D1L4);
D1_tmr_high[6] = DFFEA(D1_tmr_high[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L5 is ctrl8cpu:inst5|Mux_11_rtl_230~1 at LC_X20_Y5_N2
--operation mode is normal

F1L5 = F1L4 & (D1_tmr_high[6] # !F1_mux_c[0]) # !F1L4 & F1_mux_c[0] & E1_int_pending_c[6];


--N1L941 is cpu:inst|cpu_du:I3|data_x[6]~167 at LC_X20_Y5_N3
--operation mode is normal

N1L941 = N1L151 # N1L251 # N1L851 & F1L5;


--A1L07 is rtl~1706 at LC_X20_Y6_N2
--operation mode is normal

A1L07 = A1L202 & M1_TD_c[0] & (N1_acc_c[0][6] $ N1L941);


--A1L781 is rtl~3388 at LC_X20_Y9_N7
--operation mode is normal

A1L781 = M1_TD_c[2] & (N1_acc_c[0][6] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][5];


--A1L871 is rtl~3275 at LC_X20_Y9_N3
--operation mode is normal

A1L871 = M1_TD_c[1] & N1_acc_c[0][7] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][7] # !M1_TD_c[2] & N1_acc_c[0][6]);


--A1L39 is rtl~2394 at LC_X20_Y9_N5
--operation mode is normal

A1L39 = !N1L281 & (M1_TD_c[0] & A1L781 # !M1_TD_c[0] & A1L871);


--A1L38 is rtl~2274 at LC_X20_Y10_N3
--operation mode is normal

A1L38 = N1_acc_c[0][6] & !M1_TD_c[1] & N1L281 & !M1_TD_c[2];


--N1L861 is cpu:inst|cpu_du:I3|Mux_172_rtl_49_rtl_516~0 at LC_X20_Y6_N3
--operation mode is normal

N1L861 = M1_TD_c[1] & (N1L201 # M1_TD_c[0]) # !M1_TD_c[1] & !M1_TD_c[0] & N1L96;


--N1L961 is cpu:inst|cpu_du:I3|Mux_172_rtl_49_rtl_516~1 at LC_X20_Y6_N4
--operation mode is normal

N1L961 = N1_acc_c[0][6] & (N1L861 # M1_TD_c[0] & N1L941) # !N1_acc_c[0][6] & N1L861 & (N1L941 # !M1_TD_c[0]);


--A1L122 is rtl~15191 at LC_X20_Y6_N5
--operation mode is normal

A1L122 = A1L38 # A1L39 # A1L802 & N1L961;


--A1L29 is rtl~2393 at LC_X20_Y6_N6
--operation mode is normal

A1L29 = A1L07 # A1L122 # A1L502 & N1L941;


--N1L51 is cpu:inst|cpu_du:I3|acc[0][6]~78 at LC_X20_Y6_N7
--operation mode is normal

N1L51 = N1L61 # !M1_TC_c[2] & N1L81 & A1L29;

--N1_acc_c[0][6] is cpu:inst|cpu_du:I3|acc_c[0][6] at LC_X20_Y6_N7
--operation mode is normal

N1_acc_c[0][6] = DFFEA(N1L51, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L2 is cpu:inst|cpu_du:I3|acc[0][0]~4288 at LC_X20_Y8_N6
--operation mode is normal

N1_acc_i[0][0]_qfbk = N1_acc_i[0][0];
N1L2 = N1L02 & (N1_acc_i[0][0]_qfbk # N1_acc_c[0][0] & N1L22) # !N1L02 & N1_acc_c[0][0] & N1L22;

--N1_acc_i[0][0] is cpu:inst|cpu_du:I3|acc_i[0][0] at LC_X20_Y8_N6
--operation mode is normal

N1_acc_i[0][0]_sload_eqn = N1L1;
N1_acc_i[0][0] = DFFEA(N1_acc_i[0][0]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--N1L91 is cpu:inst|cpu_du:I3|acc[0][7]~4226 at LC_X17_Y9_N6
--operation mode is normal

N1L91 = !M1_TC_c[2] & N1L261 & A1L98 & N1L561;


--J1_rx_uart_fifo[0] is rx_uart:inst8|rx_uart_fifo[0] at LC_X22_Y5_N7
--operation mode is normal

J1_rx_uart_fifo[0]_lut_out = !J1_rx_uart_reg[0];
J1_rx_uart_fifo[0] = DFFEA(J1_rx_uart_fifo[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L75, , );


--N1L111 is cpu:inst|cpu_du:I3|data_x[0]~577 at LC_X22_Y5_N5
--operation mode is normal

N1L111 = F1_mux_c[0] & T2_q_a[0] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[0] # !F1_mux_c[1] & J1_rx_uart_fifo[0]);


--N1L511 is cpu:inst|cpu_du:I3|data_x[0]~591 at LC_X22_Y5_N4
--operation mode is normal

N1L511 = F1_mux_c[2] & N1L111 & N1L951 & !P1L811;


--N1L411 is cpu:inst|cpu_du:I3|data_x[0]~589 at LC_X17_Y10_N4
--operation mode is normal

M1_data_is_c[0]_qfbk = M1_data_is_c[0];
N1L411 = !M1_TC_c[0] & !M1_TC_c[2] & M1_data_is_c[0]_qfbk & M1_TC_c[1];

--M1_data_is_c[0] is cpu:inst|cpu_cu:I2|data_is_c[0] at LC_X17_Y10_N4
--operation mode is normal

M1_data_is_c[0]_sload_eqn = T1_q_a[4];
M1_data_is_c[0] = DFFEA(M1_data_is_c[0]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_iinc_c[0] is cpu:inst|cpu_oa:I4|iinc_c[0] at LC_X17_Y4_N4
--operation mode is normal

P1_iinc_c[0]_lut_out = M1L31 & P1L78 # !M1L31 & (M1L61 & P1_iinc_i[0] # !M1L61 & P1L78);
P1_iinc_c[0] = DFFEA(P1_iinc_c[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L211 is cpu:inst|cpu_du:I3|data_x[0]~582 at LC_X17_Y4_N3
--operation mode is normal

N1L211 = P1_iinc_c[0] & (P1_ireg_c[0] # P1_reduce_nor_106) # !P1_iinc_c[0] & P1_ireg_c[0] & !P1_reduce_nor_106;


--N1L611 is cpu:inst|cpu_du:I3|data_x[0]~1910 at LC_X17_Y4_N1
--operation mode is normal

N1L611 = N1L411 # N1L211 & N1L951 & P1L811;


--K1L13 is inout4reg:inst10|reg_data_out_x[0]~111 at LC_X19_Y5_N2
--operation mode is normal

K1L13 = PORTB_IN[0] & Q1L11 & K1L4 & K1L5;


--K1L23 is inout4reg:inst10|reg_data_out_x[0]~112 at LC_X19_Y5_N7
--operation mode is normal

K1_reg_data_out_c[0]_qfbk = K1_reg_data_out_c[0];
K1L23 = K1_reg_data_out_c[0]_qfbk & (!K1L5 # !Q1L11 # !K1L4);

--K1_reg_data_out_c[0] is inout4reg:inst10|reg_data_out_c[0] at LC_X19_Y5_N7
--operation mode is normal

K1_reg_data_out_c[0]_sload_eqn = K1L33;
K1_reg_data_out_c[0] = DFFEA(K1_reg_data_out_c[0]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L33 is inout4reg:inst10|reg_data_out_x[0]~115 at LC_X19_Y5_N3
--operation mode is normal

K1L33 = K1L2 & (K1L23 # K1L13) # !K1L2 & PORTA_IN[0];


--F1L61 is ctrl8cpu:inst5|Mux_17_rtl_248~0 at LC_X19_Y5_N4
--operation mode is normal

F1L61 = F1_mux_c[1] & (F1_mux_c[0] # K1L33) # !F1_mux_c[1] & !F1_mux_c[0] & T2_q_a[0];


--D1_tmr_high[0] is timer:inst2|tmr_high[0] at LC_X20_Y7_N4
--operation mode is normal

D1_tmr_high[0]_lut_out = D1_tmr_reset & (D1L52 # D1L1 & D1L61);
D1_tmr_high[0] = DFFEA(D1_tmr_high[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L71 is ctrl8cpu:inst5|Mux_17_rtl_248~1 at LC_X19_Y5_N5
--operation mode is normal

F1L71 = F1L61 & (D1_tmr_high[0] # !F1_mux_c[0]) # !F1L61 & E1_int_pending_c[0] & F1_mux_c[0];


--N1L311 is cpu:inst|cpu_du:I3|data_x[0]~587 at LC_X19_Y5_N6
--operation mode is normal

N1L311 = N1L511 # N1L611 # N1L851 & F1L71;


--A1L201 is rtl~2477 at LC_X20_Y8_N4
--operation mode is normal

A1L201 = N1L311 & !M1_TD_c[0] & (M1_TC_c[0] $ M1_TC_c[1]);


--A1L301 is rtl~2479 at LC_X20_Y8_N3
--operation mode is normal

A1L301 = !N1L281 & N1_acc_c[0][1] & (M1_TD_c[2] $ !M1_TD_c[0]);


--A1L722 is rtl~15451 at LC_X20_Y8_N7
--operation mode is normal

A1L722 = A1L301 # N1L281 & M1_TD_c[0] & N1L54;


--A1L401 is rtl~2483 at LC_X20_Y8_N8
--operation mode is normal

A1L401 = !M1_TD_c[2] & M1_TD_c[1] & (A1L201 # A1L722);


--A1L591 is rtl~3459 at LC_X17_Y10_N7
--operation mode is normal

A1L591 = M1_TD_c[2] & M1_TD_c[0] & !N1_acc_c[0][0] & M1_TD_c[1];


--A1L481 is rtl~3342 at LC_X17_Y10_N3
--operation mode is normal

A1L481 = N1_acc_c[0][0] & (M1_TD_c[0] $ !M1_TD_c[2]);


--A1L391 is rtl~3454 at LC_X17_Y10_N2
--operation mode is normal

A1L391 = M1_TD_c[0] & N1_acc_c[0][8] & !M1_TD_c[2] # !M1_TD_c[0] & N1_acc_c[0][1] & M1_TD_c[2];


--A1L491 is rtl~3458 at LC_X17_Y10_N0
--operation mode is normal

A1L491 = A1L591 # !M1_TD_c[1] & (A1L391 # A1L481);


--A1L691 is rtl~3464 at LC_X17_Y10_N1
--operation mode is normal

A1L691 = A1L491 & (M1_TC_c[0] $ !M1_TC_c[1]);


--A1L87 is rtl~1956 at LC_X20_Y9_N4
--operation mode is normal

A1L87 = N1_acc_c[0][0] & !M1_TD_c[2] & N1L281 & !M1_TD_c[1];


--N1L081 is cpu:inst|cpu_du:I3|Mux_178_rtl_85_rtl_552~0 at LC_X20_Y8_N5
--operation mode is normal

N1L081 = M1_TD_c[1] & (M1_TD_c[0] # N1L87) # !M1_TD_c[1] & !M1_TD_c[0] & N1L54;


--N1L181 is cpu:inst|cpu_du:I3|Mux_178_rtl_85_rtl_552~1 at LC_X20_Y8_N0
--operation mode is normal

N1L181 = N1_acc_c[0][0] & (N1L081 # M1_TD_c[0] & N1L311) # !N1_acc_c[0][0] & N1L081 & (N1L311 # !M1_TD_c[0]);


--A1L822 is rtl~15483 at LC_X20_Y8_N1
--operation mode is normal

A1L822 = A1L87 # A1L691 # A1L802 & N1L181;


--N1L1 is cpu:inst|cpu_du:I3|acc[0][0]~138 at LC_X20_Y8_N2
--operation mode is normal

N1L1 = N1L2 # N1L91 & (A1L401 # A1L822);

--N1_acc_c[0][0] is cpu:inst|cpu_du:I3|acc_c[0][0] at LC_X20_Y8_N2
--operation mode is normal

N1_acc_c[0][0] = DFFEA(N1L1, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--J1_rx_uart_fifo[1] is rx_uart:inst8|rx_uart_fifo[1] at LC_X19_Y7_N7
--operation mode is normal

J1_rx_uart_fifo[1]_lut_out = !J1_rx_uart_reg[1];
J1_rx_uart_fifo[1] = DFFEA(J1_rx_uart_fifo[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L75, , );


--N1L711 is cpu:inst|cpu_du:I3|data_x[1]~507 at LC_X19_Y7_N0
--operation mode is normal

N1L711 = F1_mux_c[1] & T2_q_a[1] # !F1_mux_c[1] & (F1_mux_c[0] & T2_q_a[1] # !F1_mux_c[0] & J1_rx_uart_fifo[1]);


--N1L121 is cpu:inst|cpu_du:I3|data_x[1]~521 at LC_X19_Y7_N8
--operation mode is normal

N1L121 = F1_mux_c[2] & N1L711 & N1L951 & !P1L811;


--N1L021 is cpu:inst|cpu_du:I3|data_x[1]~519 at LC_X18_Y9_N3
--operation mode is normal

M1_data_is_c[1]_qfbk = M1_data_is_c[1];
N1L021 = !M1_TC_c[0] & M1_TC_c[1] & M1_data_is_c[1]_qfbk & !M1_TC_c[2];

--M1_data_is_c[1] is cpu:inst|cpu_cu:I2|data_is_c[1] at LC_X18_Y9_N3
--operation mode is normal

M1_data_is_c[1]_sload_eqn = T1_q_a[5];
M1_data_is_c[1] = DFFEA(M1_data_is_c[1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_iinc_c[1] is cpu:inst|cpu_oa:I4|iinc_c[1] at LC_X16_Y7_N5
--operation mode is normal

P1_iinc_c[1]_lut_out = M1L31 & P1L88 # !M1L31 & (M1L61 & P1_iinc_i[1] # !M1L61 & P1L88);
P1_iinc_c[1] = DFFEA(P1_iinc_c[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_ireg_c[1] is cpu:inst|cpu_oa:I4|ireg_c[1] at LC_X16_Y7_N9
--operation mode is normal

P1_ireg_c[1]_lut_out = M1L31 & P1L61 # !M1L31 & (M1L61 & P1_ireg_i[1] # !M1L61 & P1L61);
P1_ireg_c[1] = DFFEA(P1_ireg_c[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L811 is cpu:inst|cpu_du:I3|data_x[1]~512 at LC_X16_Y7_N2
--operation mode is normal

N1L811 = P1_iinc_c[1] & (P1_ireg_c[1] # P1_reduce_nor_106) # !P1_iinc_c[1] & P1_ireg_c[1] & !P1_reduce_nor_106;


--N1L221 is cpu:inst|cpu_du:I3|data_x[1]~1877 at LC_X19_Y7_N9
--operation mode is normal

N1L221 = N1L021 # N1L811 & N1L951 & P1L811;


--K1L43 is inout4reg:inst10|reg_data_out_x[1]~101 at LC_X18_Y7_N0
--operation mode is normal

K1L43 = PORTB_IN[1] & K1L4 & Q1L11 & K1L5;


--K1L53 is inout4reg:inst10|reg_data_out_x[1]~102 at LC_X18_Y7_N2
--operation mode is normal

K1_reg_data_out_c[1]_qfbk = K1_reg_data_out_c[1];
K1L53 = K1_reg_data_out_c[1]_qfbk & (!K1L5 # !K1L4 # !Q1L11);

--K1_reg_data_out_c[1] is inout4reg:inst10|reg_data_out_c[1] at LC_X18_Y7_N2
--operation mode is normal

K1_reg_data_out_c[1]_sload_eqn = K1L63;
K1_reg_data_out_c[1] = DFFEA(K1_reg_data_out_c[1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L63 is inout4reg:inst10|reg_data_out_x[1]~105 at LC_X18_Y7_N1
--operation mode is normal

K1L63 = K1L2 & (K1L53 # K1L43) # !K1L2 & PORTA_IN[1];


--F1L41 is ctrl8cpu:inst5|Mux_16_rtl_245~0 at LC_X19_Y7_N3
--operation mode is normal

F1L41 = F1_mux_c[0] & (E1_int_pending_c[1] # F1_mux_c[1]) # !F1_mux_c[0] & !F1_mux_c[1] & T2_q_a[1];


--D1_tmr_high[1] is timer:inst2|tmr_high[1] at LC_X20_Y7_N2
--operation mode is normal

D1_tmr_high[1]_lut_out = D1_tmr_reset & (D1L42 # D1L1 & D1L41);
D1_tmr_high[1] = DFFEA(D1_tmr_high[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L51 is ctrl8cpu:inst5|Mux_16_rtl_245~1 at LC_X19_Y7_N1
--operation mode is normal

F1L51 = F1L41 & (D1_tmr_high[1] # !F1_mux_c[1]) # !F1L41 & F1_mux_c[1] & K1L63;


--N1L911 is cpu:inst|cpu_du:I3|data_x[1]~517 at LC_X19_Y7_N2
--operation mode is normal

N1L911 = N1L121 # N1L221 # N1L851 & F1L51;


--A1L77 is rtl~1911 at LC_X19_Y10_N4
--operation mode is normal

A1L77 = A1L202 & M1_TD_c[0] & (N1_acc_c[0][1] $ N1L911);


--A1L67 is rtl~1910 at LC_X19_Y10_N2
--operation mode is normal

A1L67 = A1L202 & !M1_TD_c[0] & N1L911;


--A1L291 is rtl~3438 at LC_X19_Y10_N3
--operation mode is normal

A1L291 = M1_TD_c[2] & (N1_acc_c[0][1] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][0];


--A1L381 is rtl~3330 at LC_X19_Y11_N8
--operation mode is normal

A1L381 = M1_TD_c[2] & N1_acc_c[0][2] & !M1_TD_c[1] # !M1_TD_c[2] & (M1_TD_c[1] & N1_acc_c[0][2] # !M1_TD_c[1] & N1_acc_c[0][1]);


--A1L101 is rtl~2469 at LC_X19_Y10_N1
--operation mode is normal

A1L101 = !N1L281 & (M1_TD_c[0] & A1L291 # !M1_TD_c[0] & A1L381);


--A1L88 is rtl~2304 at LC_X19_Y11_N2
--operation mode is normal

A1L88 = !M1_TD_c[2] & N1_acc_c[0][1] & !M1_TD_c[1] & N1L281;


--N1L871 is cpu:inst|cpu_du:I3|Mux_177_rtl_79_rtl_546~0 at LC_X19_Y10_N5
--operation mode is normal

N1L871 = M1_TD_c[1] & (M1_TD_c[0] # N1L28) # !M1_TD_c[1] & !M1_TD_c[0] & N1L94;


--N1L971 is cpu:inst|cpu_du:I3|Mux_177_rtl_79_rtl_546~1 at LC_X19_Y10_N6
--operation mode is normal

N1L971 = N1_acc_c[0][1] & (N1L871 # M1_TD_c[0] & N1L911) # !N1_acc_c[0][1] & N1L871 & (N1L911 # !M1_TD_c[0]);


--A1L622 is rtl~15406 at LC_X19_Y10_N7
--operation mode is normal

A1L622 = A1L88 # A1L101 # A1L802 & N1L971;


--N1L3 is cpu:inst|cpu_du:I3|acc[0][1]~48 at LC_X19_Y10_N8
--operation mode is normal

N1L3 = N1L91 & (A1L77 # A1L67 # A1L622);


--N1L4 is cpu:inst|cpu_du:I3|acc[0][1]~49 at LC_X19_Y10_N0
--operation mode is normal

N1_acc_i[0][1]_qfbk = N1_acc_i[0][1];
N1L4 = A1L98 & M1_TC_c[2] & N1_acc_i[0][1]_qfbk & N1L461;

--N1_acc_i[0][1] is cpu:inst|cpu_du:I3|acc_i[0][1] at LC_X19_Y10_N0
--operation mode is normal

N1_acc_i[0][1]_sload_eqn = N1L5;
N1_acc_i[0][1] = DFFEA(N1_acc_i[0][1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--N1L5 is cpu:inst|cpu_du:I3|acc[0][1]~128 at LC_X19_Y10_N9
--operation mode is normal

N1_acc_c[0][1]_qfbk = N1_acc_c[0][1];
N1L5 = N1L4 # N1L3 # N1L22 & N1_acc_c[0][1]_qfbk;

--N1_acc_c[0][1] is cpu:inst|cpu_du:I3|acc_c[0][1] at LC_X19_Y10_N9
--operation mode is normal

N1_acc_c[0][1] = DFFEA(N1L5, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--J1_rx_uart_fifo[2] is rx_uart:inst8|rx_uart_fifo[2] at LC_X23_Y5_N5
--operation mode is normal

J1_rx_uart_fifo[2]_lut_out = !J1_rx_uart_reg[2];
J1_rx_uart_fifo[2] = DFFEA(J1_rx_uart_fifo[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L75, , );


--N1L321 is cpu:inst|cpu_du:I3|data_x[2]~437 at LC_X21_Y5_N9
--operation mode is normal

N1L321 = F1_mux_c[0] & T2_q_a[2] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[2] # !F1_mux_c[1] & J1_rx_uart_fifo[2]);


--N1L721 is cpu:inst|cpu_du:I3|data_x[2]~451 at LC_X21_Y5_N5
--operation mode is normal

N1L721 = F1_mux_c[2] & N1L951 & N1L321 & !P1L811;


--N1L621 is cpu:inst|cpu_du:I3|data_x[2]~449 at LC_X17_Y10_N6
--operation mode is normal

M1_data_is_c[2]_qfbk = M1_data_is_c[2];
N1L621 = !M1_TC_c[0] & !M1_TC_c[2] & M1_data_is_c[2]_qfbk & M1_TC_c[1];

--M1_data_is_c[2] is cpu:inst|cpu_cu:I2|data_is_c[2] at LC_X17_Y10_N6
--operation mode is normal

M1_data_is_c[2]_sload_eqn = T1_q_a[6];
M1_data_is_c[2] = DFFEA(M1_data_is_c[2]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_iinc_c[2] is cpu:inst|cpu_oa:I4|iinc_c[2] at LC_X17_Y11_N2
--operation mode is normal

P1_iinc_c[2]_lut_out = M1L61 & (M1L31 & P1L98 # !M1L31 & P1_iinc_i[2]) # !M1L61 & P1L98;
P1_iinc_c[2] = DFFEA(P1_iinc_c[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L421 is cpu:inst|cpu_du:I3|data_x[2]~442 at LC_X17_Y7_N8
--operation mode is normal

N1L421 = P1_ireg_c[2] & (P1_iinc_c[2] # !P1_reduce_nor_106) # !P1_ireg_c[2] & P1_iinc_c[2] & P1_reduce_nor_106;


--N1L821 is cpu:inst|cpu_du:I3|data_x[2]~1844 at LC_X18_Y7_N8
--operation mode is normal

N1L821 = N1L621 # N1L951 & N1L421 & P1L811;


--K1L73 is inout4reg:inst10|reg_data_out_x[2]~91 at LC_X18_Y7_N9
--operation mode is normal

K1L73 = PORTB_IN[2] & K1L4 & Q1L11 & K1L5;


--K1L83 is inout4reg:inst10|reg_data_out_x[2]~92 at LC_X18_Y7_N3
--operation mode is normal

K1_reg_data_out_c[2]_qfbk = K1_reg_data_out_c[2];
K1L83 = K1_reg_data_out_c[2]_qfbk & (!K1L5 # !K1L4 # !Q1L11);

--K1_reg_data_out_c[2] is inout4reg:inst10|reg_data_out_c[2] at LC_X18_Y7_N3
--operation mode is normal

K1_reg_data_out_c[2]_sload_eqn = K1L93;
K1_reg_data_out_c[2] = DFFEA(K1_reg_data_out_c[2]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L93 is inout4reg:inst10|reg_data_out_x[2]~95 at LC_X18_Y7_N4
--operation mode is normal

K1L93 = K1L2 & (K1L73 # K1L83) # !K1L2 & PORTA_IN[2];


--F1L21 is ctrl8cpu:inst5|Mux_15_rtl_242~0 at LC_X18_Y7_N5
--operation mode is normal

F1L21 = F1_mux_c[1] & (F1_mux_c[0] # K1L93) # !F1_mux_c[1] & !F1_mux_c[0] & T2_q_a[2];


--D1_tmr_high[2] is timer:inst2|tmr_high[2] at LC_X22_Y7_N5
--operation mode is normal

D1_tmr_high[2]_lut_out = D1_tmr_reset & (D1L32 # D1L1 & D1L21);
D1_tmr_high[2] = DFFEA(D1_tmr_high[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L31 is ctrl8cpu:inst5|Mux_15_rtl_242~1 at LC_X18_Y7_N6
--operation mode is normal

F1L31 = F1L21 & (D1_tmr_high[2] # !F1_mux_c[0]) # !F1L21 & E1_int_pending_c[2] & F1_mux_c[0];


--N1L521 is cpu:inst|cpu_du:I3|data_x[2]~447 at LC_X18_Y7_N7
--operation mode is normal

N1L521 = N1L821 # N1L721 # N1L851 & F1L31;


--A1L57 is rtl~1870 at LC_X18_Y9_N4
--operation mode is normal

A1L57 = A1L202 & M1_TD_c[0] & (N1_acc_c[0][2] $ N1L521);


--A1L47 is rtl~1869 at LC_X18_Y9_N2
--operation mode is normal

A1L47 = !M1_TD_c[0] & N1L521 & A1L202;


--A1L191 is rtl~3428 at LC_X17_Y11_N5
--operation mode is normal

A1L191 = M1_TD_c[2] & (M1_TD_c[1] $ N1_acc_c[0][2]) # !M1_TD_c[2] & N1_acc_c[0][1];


--A1L281 is rtl~3319 at LC_X18_Y11_N6
--operation mode is normal

A1L281 = M1_TD_c[2] & !M1_TD_c[1] & N1_acc_c[0][3] # !M1_TD_c[2] & (M1_TD_c[1] & N1_acc_c[0][3] # !M1_TD_c[1] & N1_acc_c[0][2]);


--A1L001 is rtl~2454 at LC_X17_Y11_N6
--operation mode is normal

A1L001 = !N1L281 & (M1_TD_c[0] & A1L191 # !M1_TD_c[0] & A1L281);


--A1L78 is rtl~2298 at LC_X18_Y9_N0
--operation mode is normal

A1L78 = !M1_TD_c[1] & !M1_TD_c[2] & N1_acc_c[0][2] & N1L281;


--N1L671 is cpu:inst|cpu_du:I3|Mux_176_rtl_73_rtl_540~0 at LC_X18_Y9_N5
--operation mode is normal

N1L671 = M1_TD_c[1] & (M1_TD_c[0] # N1L68) # !M1_TD_c[1] & !M1_TD_c[0] & N1L35;


--N1L771 is cpu:inst|cpu_du:I3|Mux_176_rtl_73_rtl_540~1 at LC_X18_Y9_N6
--operation mode is normal

N1L771 = N1_acc_c[0][2] & (N1L671 # M1_TD_c[0] & N1L521) # !N1_acc_c[0][2] & N1L671 & (N1L521 # !M1_TD_c[0]);


--A1L522 is rtl~15363 at LC_X18_Y9_N7
--operation mode is normal

A1L522 = A1L78 # A1L001 # A1L802 & N1L771;


--N1L6 is cpu:inst|cpu_du:I3|acc[0][2]~45 at LC_X18_Y9_N8
--operation mode is normal

N1L6 = N1L91 & (A1L57 # A1L47 # A1L522);


--N1L7 is cpu:inst|cpu_du:I3|acc[0][2]~46 at LC_X18_Y9_N1
--operation mode is normal

N1_acc_i[0][2]_qfbk = N1_acc_i[0][2];
N1L7 = N1L461 & A1L98 & N1_acc_i[0][2]_qfbk & M1_TC_c[2];

--N1_acc_i[0][2] is cpu:inst|cpu_du:I3|acc_i[0][2] at LC_X18_Y9_N1
--operation mode is normal

N1_acc_i[0][2]_sload_eqn = N1L8;
N1_acc_i[0][2] = DFFEA(N1_acc_i[0][2]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--N1L8 is cpu:inst|cpu_du:I3|acc[0][2]~118 at LC_X18_Y9_N9
--operation mode is normal

N1_acc_c[0][2]_qfbk = N1_acc_c[0][2];
N1L8 = N1L7 # N1L6 # N1L22 & N1_acc_c[0][2]_qfbk;

--N1_acc_c[0][2] is cpu:inst|cpu_du:I3|acc_c[0][2] at LC_X18_Y9_N9
--operation mode is normal

N1_acc_c[0][2] = DFFEA(N1L8, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L01 is cpu:inst|cpu_du:I3|acc[0][3]~4273 at LC_X19_Y9_N9
--operation mode is normal

N1_acc_i[0][3]_qfbk = N1_acc_i[0][3];
N1L01 = N1L22 & (N1_acc_c[0][3] # N1L02 & N1_acc_i[0][3]_qfbk) # !N1L22 & N1L02 & N1_acc_i[0][3]_qfbk;

--N1_acc_i[0][3] is cpu:inst|cpu_du:I3|acc_i[0][3] at LC_X19_Y9_N9
--operation mode is normal

N1_acc_i[0][3]_sload_eqn = N1L9;
N1_acc_i[0][3] = DFFEA(N1_acc_i[0][3]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--J1_rx_uart_fifo[3] is rx_uart:inst8|rx_uart_fifo[3] at LC_X23_Y7_N4
--operation mode is normal

J1_rx_uart_fifo[3]_lut_out = !J1_rx_uart_reg[3];
J1_rx_uart_fifo[3] = DFFEA(J1_rx_uart_fifo[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L75, , );


--N1L921 is cpu:inst|cpu_du:I3|data_x[3]~367 at LC_X21_Y7_N0
--operation mode is normal

N1L921 = F1_mux_c[0] & T2_q_a[3] # !F1_mux_c[0] & (F1_mux_c[1] & T2_q_a[3] # !F1_mux_c[1] & J1_rx_uart_fifo[3]);


--N1L331 is cpu:inst|cpu_du:I3|data_x[3]~381 at LC_X21_Y5_N1
--operation mode is normal

N1L331 = F1_mux_c[2] & N1L951 & N1L921 & !P1L811;


--N1L231 is cpu:inst|cpu_du:I3|data_x[3]~379 at LC_X16_Y10_N7
--operation mode is normal

M1_data_is_c[3]_qfbk = M1_data_is_c[3];
N1L231 = M1_TC_c[1] & !M1_TC_c[0] & M1_data_is_c[3]_qfbk & !M1_TC_c[2];

--M1_data_is_c[3] is cpu:inst|cpu_cu:I2|data_is_c[3] at LC_X16_Y10_N7
--operation mode is normal

M1_data_is_c[3]_sload_eqn = T1_q_a[7];
M1_data_is_c[3] = DFFEA(M1_data_is_c[3]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_iinc_c[3] is cpu:inst|cpu_oa:I4|iinc_c[3] at LC_X18_Y8_N6
--operation mode is normal

P1_iinc_c[3]_lut_out = M1L31 & P1L09 # !M1L31 & (M1L61 & P1_iinc_i[3] # !M1L61 & P1L09);
P1_iinc_c[3] = DFFEA(P1_iinc_c[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L031 is cpu:inst|cpu_du:I3|data_x[3]~372 at LC_X18_Y8_N9
--operation mode is normal

N1L031 = P1_iinc_c[3] & (P1_ireg_c[3] # P1_reduce_nor_106) # !P1_iinc_c[3] & P1_ireg_c[3] & !P1_reduce_nor_106;


--N1L431 is cpu:inst|cpu_du:I3|data_x[3]~1811 at LC_X19_Y8_N7
--operation mode is normal

N1L431 = N1L231 # N1L031 & N1L951 & P1L811;


--K1L04 is inout4reg:inst10|reg_data_out_x[3]~81 at LC_X19_Y8_N8
--operation mode is normal

K1L04 = Q1L11 & K1L4 & PORTB_IN[3] & K1L5;


--K1L14 is inout4reg:inst10|reg_data_out_x[3]~82 at LC_X19_Y8_N2
--operation mode is normal

K1_reg_data_out_c[3]_qfbk = K1_reg_data_out_c[3];
K1L14 = K1_reg_data_out_c[3]_qfbk & (!K1L5 # !K1L4 # !Q1L11);

--K1_reg_data_out_c[3] is inout4reg:inst10|reg_data_out_c[3] at LC_X19_Y8_N2
--operation mode is normal

K1_reg_data_out_c[3]_sload_eqn = K1L24;
K1_reg_data_out_c[3] = DFFEA(K1_reg_data_out_c[3]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L24 is inout4reg:inst10|reg_data_out_x[3]~85 at LC_X19_Y8_N3
--operation mode is normal

K1L24 = K1L2 & (K1L04 # K1L14) # !K1L2 & PORTA_IN[3];


--F1L01 is ctrl8cpu:inst5|Mux_14_rtl_239~0 at LC_X19_Y8_N6
--operation mode is normal

F1L01 = F1_mux_c[0] & (E1_int_pending_c[3] # F1_mux_c[1]) # !F1_mux_c[0] & !F1_mux_c[1] & T2_q_a[3];


--D1_tmr_high[3] is timer:inst2|tmr_high[3] at LC_X22_Y7_N7
--operation mode is normal

D1_tmr_high[3]_lut_out = D1_tmr_reset & (D1L22 # D1L1 & D1L01);
D1_tmr_high[3] = DFFEA(D1_tmr_high[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L11 is ctrl8cpu:inst5|Mux_14_rtl_239~1 at LC_X19_Y8_N0
--operation mode is normal

F1L11 = F1L01 & (D1_tmr_high[3] # !F1_mux_c[1]) # !F1L01 & F1_mux_c[1] & K1L24;


--N1L131 is cpu:inst|cpu_du:I3|data_x[3]~377 at LC_X19_Y8_N1
--operation mode is normal

N1L131 = N1L431 # N1L331 # N1L851 & F1L11;


--A1L37 is rtl~1829 at LC_X19_Y9_N8
--operation mode is normal

A1L37 = M1_TD_c[0] & A1L202 & (N1_acc_c[0][3] $ N1L131);


--A1L091 is rtl~3418 at LC_X19_Y11_N9
--operation mode is normal

A1L091 = M1_TD_c[2] & (N1_acc_c[0][3] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][2];


--A1L181 is rtl~3308 at LC_X19_Y11_N4
--operation mode is normal

A1L181 = M1_TD_c[2] & !M1_TD_c[1] & N1_acc_c[0][4] # !M1_TD_c[2] & (M1_TD_c[1] & N1_acc_c[0][4] # !M1_TD_c[1] & N1_acc_c[0][3]);


--A1L99 is rtl~2439 at LC_X19_Y11_N5
--operation mode is normal

A1L99 = !N1L281 & (M1_TD_c[0] & A1L091 # !M1_TD_c[0] & A1L181);


--A1L68 is rtl~2292 at LC_X19_Y9_N5
--operation mode is normal

A1L68 = !M1_TD_c[1] & N1_acc_c[0][3] & !M1_TD_c[2] & N1L281;


--N1L471 is cpu:inst|cpu_du:I3|Mux_175_rtl_67_rtl_534~0 at LC_X19_Y9_N0
--operation mode is normal

N1L471 = M1_TD_c[1] & (N1L09 # M1_TD_c[0]) # !M1_TD_c[1] & !M1_TD_c[0] & N1L75;


--N1L571 is cpu:inst|cpu_du:I3|Mux_175_rtl_67_rtl_534~1 at LC_X19_Y9_N1
--operation mode is normal

N1L571 = N1_acc_c[0][3] & (N1L471 # M1_TD_c[0] & N1L131) # !N1_acc_c[0][3] & N1L471 & (N1L131 # !M1_TD_c[0]);


--A1L422 is rtl~15320 at LC_X19_Y9_N2
--operation mode is normal

A1L422 = A1L68 # A1L99 # A1L802 & N1L571;


--A1L89 is rtl~2438 at LC_X19_Y9_N3
--operation mode is normal

A1L89 = A1L37 # A1L422 # A1L502 & N1L131;


--N1L9 is cpu:inst|cpu_du:I3|acc[0][3]~108 at LC_X19_Y9_N4
--operation mode is normal

N1L9 = N1L01 # N1L81 & !M1_TC_c[2] & A1L89;

--N1_acc_c[0][3] is cpu:inst|cpu_du:I3|acc_c[0][3] at LC_X19_Y9_N4
--operation mode is normal

N1_acc_c[0][3] = DFFEA(N1L9, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L21 is cpu:inst|cpu_du:I3|acc[0][4]~4268 at LC_X21_Y6_N2
--operation mode is normal

N1_acc_i[0][4]_qfbk = N1_acc_i[0][4];
N1L21 = N1L22 & (N1_acc_c[0][4] # N1_acc_i[0][4]_qfbk & N1L02) # !N1L22 & N1_acc_i[0][4]_qfbk & N1L02;

--N1_acc_i[0][4] is cpu:inst|cpu_du:I3|acc_i[0][4] at LC_X21_Y6_N2
--operation mode is normal

N1_acc_i[0][4]_sload_eqn = N1L11;
N1_acc_i[0][4] = DFFEA(N1_acc_i[0][4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--J1_rx_uart_fifo[4] is rx_uart:inst8|rx_uart_fifo[4] at LC_X23_Y7_N2
--operation mode is normal

J1_rx_uart_fifo[4]_lut_out = !J1_rx_uart_reg[4];
J1_rx_uart_fifo[4] = DFFEA(J1_rx_uart_fifo[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L75, , );


--N1L531 is cpu:inst|cpu_du:I3|data_x[4]~297 at LC_X19_Y7_N4
--operation mode is normal

N1L531 = F1_mux_c[1] & T2_q_a[4] # !F1_mux_c[1] & (F1_mux_c[0] & T2_q_a[4] # !F1_mux_c[0] & J1_rx_uart_fifo[4]);


--N1L931 is cpu:inst|cpu_du:I3|data_x[4]~311 at LC_X21_Y5_N3
--operation mode is normal

N1L931 = F1_mux_c[2] & N1L951 & N1L531 & !P1L811;


--N1L831 is cpu:inst|cpu_du:I3|data_x[4]~309 at LC_X15_Y11_N0
--operation mode is normal

M1_data_is_c[4]_qfbk = M1_data_is_c[4];
N1L831 = M1_TC_c[1] & !M1_TC_c[0] & M1_data_is_c[4]_qfbk & !M1_TC_c[2];

--M1_data_is_c[4] is cpu:inst|cpu_cu:I2|data_is_c[4] at LC_X15_Y11_N0
--operation mode is normal

M1_data_is_c[4]_sload_eqn = T1_q_a[8];
M1_data_is_c[4] = DFFEA(M1_data_is_c[4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_iinc_c[4] is cpu:inst|cpu_oa:I4|iinc_c[4] at LC_X15_Y6_N9
--operation mode is normal

P1_iinc_c[4]_lut_out = M1L61 & (M1L31 & P1L19 # !M1L31 & P1_iinc_i[4]) # !M1L61 & P1L19;
P1_iinc_c[4] = DFFEA(P1_iinc_c[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L631 is cpu:inst|cpu_du:I3|data_x[4]~302 at LC_X17_Y7_N9
--operation mode is normal

N1L631 = P1_ireg_c[4] & (P1_iinc_c[4] # !P1_reduce_nor_106) # !P1_ireg_c[4] & P1_iinc_c[4] & P1_reduce_nor_106;


--N1L041 is cpu:inst|cpu_du:I3|data_x[4]~1778 at LC_X19_Y4_N1
--operation mode is normal

N1L041 = N1L831 # N1L631 & N1L951 & P1L811;


--K1L34 is inout4reg:inst10|reg_data_out_x[4]~71 at LC_X19_Y4_N2
--operation mode is normal

K1L34 = K1L4 & PORTB_IN[4] & Q1L11 & K1L5;


--K1L44 is inout4reg:inst10|reg_data_out_x[4]~72 at LC_X19_Y4_N3
--operation mode is normal

K1_reg_data_out_c[4]_qfbk = K1_reg_data_out_c[4];
K1L44 = K1_reg_data_out_c[4]_qfbk & (!K1L5 # !Q1L11 # !K1L4);

--K1_reg_data_out_c[4] is inout4reg:inst10|reg_data_out_c[4] at LC_X19_Y4_N3
--operation mode is normal

K1_reg_data_out_c[4]_sload_eqn = K1L54;
K1_reg_data_out_c[4] = DFFEA(K1_reg_data_out_c[4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L54 is inout4reg:inst10|reg_data_out_x[4]~75 at LC_X19_Y4_N5
--operation mode is normal

K1L54 = K1L2 & (K1L34 # K1L44) # !K1L2 & PORTA_IN[4];


--F1L8 is ctrl8cpu:inst5|Mux_13_rtl_236~0 at LC_X19_Y4_N6
--operation mode is normal

F1L8 = F1_mux_c[1] & (F1_mux_c[0] # K1L54) # !F1_mux_c[1] & T2_q_a[4] & !F1_mux_c[0];


--D1_tmr_high[4] is timer:inst2|tmr_high[4] at LC_X22_Y7_N2
--operation mode is normal

D1_tmr_high[4]_lut_out = D1_tmr_reset & (D1L12 # D1L1 & D1L8);
D1_tmr_high[4] = DFFEA(D1_tmr_high[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L9 is ctrl8cpu:inst5|Mux_13_rtl_236~1 at LC_X19_Y4_N7
--operation mode is normal

F1L9 = F1L8 & (D1_tmr_high[4] # !F1_mux_c[0]) # !F1L8 & E1_int_pending_c[4] & F1_mux_c[0];


--N1L731 is cpu:inst|cpu_du:I3|data_x[4]~307 at LC_X19_Y4_N8
--operation mode is normal

N1L731 = N1L041 # N1L931 # N1L851 & F1L9;


--A1L27 is rtl~1788 at LC_X21_Y6_N4
--operation mode is normal

A1L27 = M1_TD_c[0] & A1L202 & (N1L731 $ N1_acc_c[0][4]);


--A1L981 is rtl~3408 at LC_X20_Y9_N6
--operation mode is normal

A1L981 = M1_TD_c[2] & (N1_acc_c[0][4] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][3];


--A1L081 is rtl~3297 at LC_X20_Y9_N1
--operation mode is normal

A1L081 = M1_TD_c[2] & N1_acc_c[0][5] & !M1_TD_c[1] # !M1_TD_c[2] & (M1_TD_c[1] & N1_acc_c[0][5] # !M1_TD_c[1] & N1_acc_c[0][4]);


--A1L79 is rtl~2424 at LC_X20_Y9_N2
--operation mode is normal

A1L79 = !N1L281 & (M1_TD_c[0] & A1L981 # !M1_TD_c[0] & A1L081);


--A1L58 is rtl~2286 at LC_X18_Y8_N4
--operation mode is normal

A1L58 = N1_acc_c[0][4] & !M1_TD_c[2] & !M1_TD_c[1] & N1L281;


--N1L271 is cpu:inst|cpu_du:I3|Mux_174_rtl_61_rtl_528~0 at LC_X21_Y6_N5
--operation mode is normal

N1L271 = M1_TD_c[1] & (M1_TD_c[0] # N1L49) # !M1_TD_c[1] & !M1_TD_c[0] & N1L16;


--N1L371 is cpu:inst|cpu_du:I3|Mux_174_rtl_61_rtl_528~1 at LC_X21_Y6_N6
--operation mode is normal

N1L371 = N1_acc_c[0][4] & (N1L271 # M1_TD_c[0] & N1L731) # !N1_acc_c[0][4] & N1L271 & (N1L731 # !M1_TD_c[0]);


--A1L322 is rtl~15277 at LC_X21_Y6_N7
--operation mode is normal

A1L322 = A1L58 # A1L79 # A1L802 & N1L371;


--A1L69 is rtl~2423 at LC_X21_Y6_N8
--operation mode is normal

A1L69 = A1L27 # A1L322 # A1L502 & N1L731;


--N1L11 is cpu:inst|cpu_du:I3|acc[0][4]~98 at LC_X21_Y6_N9
--operation mode is normal

N1L11 = N1L21 # N1L81 & !M1_TC_c[2] & A1L69;

--N1_acc_c[0][4] is cpu:inst|cpu_du:I3|acc_c[0][4] at LC_X21_Y6_N9
--operation mode is normal

N1_acc_c[0][4] = DFFEA(N1L11, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L41 is cpu:inst|cpu_du:I3|acc[0][5]~4263 at LC_X16_Y6_N6
--operation mode is normal

N1_acc_i[0][5]_qfbk = N1_acc_i[0][5];
N1L41 = N1_acc_c[0][5] & (N1L22 # N1L02 & N1_acc_i[0][5]_qfbk) # !N1_acc_c[0][5] & N1L02 & N1_acc_i[0][5]_qfbk;

--N1_acc_i[0][5] is cpu:inst|cpu_du:I3|acc_i[0][5] at LC_X16_Y6_N6
--operation mode is normal

N1_acc_i[0][5]_sload_eqn = N1L31;
N1_acc_i[0][5] = DFFEA(N1_acc_i[0][5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , M1_int_start_c, , );


--J1_rx_uart_fifo[5] is rx_uart:inst8|rx_uart_fifo[5] at LC_X22_Y6_N4
--operation mode is normal

J1_rx_uart_fifo[5]_lut_out = !J1_rx_uart_reg[5];
J1_rx_uart_fifo[5] = DFFEA(J1_rx_uart_fifo[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L75, , );


--N1L141 is cpu:inst|cpu_du:I3|data_x[5]~227 at LC_X22_Y5_N8
--operation mode is normal

N1L141 = F1_mux_c[1] & T2_q_a[5] # !F1_mux_c[1] & (F1_mux_c[0] & T2_q_a[5] # !F1_mux_c[0] & J1_rx_uart_fifo[5]);


--N1L541 is cpu:inst|cpu_du:I3|data_x[5]~241 at LC_X22_Y5_N2
--operation mode is normal

N1L541 = F1_mux_c[2] & N1L141 & N1L951 & !P1L811;


--N1L441 is cpu:inst|cpu_du:I3|data_x[5]~239 at LC_X16_Y8_N7
--operation mode is normal

M1_data_is_c[5]_qfbk = M1_data_is_c[5];
N1L441 = !M1_TC_c[0] & !M1_TC_c[2] & M1_data_is_c[5]_qfbk & M1_TC_c[1];

--M1_data_is_c[5] is cpu:inst|cpu_cu:I2|data_is_c[5] at LC_X16_Y8_N7
--operation mode is normal

M1_data_is_c[5]_sload_eqn = T1_q_a[9];
M1_data_is_c[5] = DFFEA(M1_data_is_c[5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_iinc_c[5] is cpu:inst|cpu_oa:I4|iinc_c[5] at LC_X17_Y11_N0
--operation mode is normal

P1_iinc_c[5]_lut_out = M1L31 & P1L29 # !M1L31 & (M1L61 & P1_iinc_i[5] # !M1L61 & P1L29);
P1_iinc_c[5] = DFFEA(P1_iinc_c[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1_ireg_c[5] is cpu:inst|cpu_oa:I4|ireg_c[5] at LC_X16_Y4_N4
--operation mode is normal

P1_ireg_c[5]_lut_out = M1L31 & P1L41 # !M1L31 & (M1L61 & P1_ireg_i[5] # !M1L61 & P1L41);
P1_ireg_c[5] = DFFEA(P1_ireg_c[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--N1L241 is cpu:inst|cpu_du:I3|data_x[5]~232 at LC_X16_Y4_N7
--operation mode is normal

N1L241 = P1_ireg_c[5] & (P1_iinc_c[5] # !P1_reduce_nor_106) # !P1_ireg_c[5] & P1_iinc_c[5] & P1_reduce_nor_106;


--N1L641 is cpu:inst|cpu_du:I3|data_x[5]~1745 at LC_X16_Y4_N8
--operation mode is normal

N1L641 = N1L441 # N1L951 & N1L241 & P1L811;


--K1L64 is inout4reg:inst10|reg_data_out_x[5]~61 at LC_X18_Y4_N9
--operation mode is normal

K1L64 = PORTB_IN[5] & Q1L11 & K1L4 & K1L5;


--K1L74 is inout4reg:inst10|reg_data_out_x[5]~62 at LC_X18_Y4_N1
--operation mode is normal

K1_reg_data_out_c[5]_qfbk = K1_reg_data_out_c[5];
K1L74 = K1_reg_data_out_c[5]_qfbk & (!K1L5 # !Q1L11 # !K1L4);

--K1_reg_data_out_c[5] is inout4reg:inst10|reg_data_out_c[5] at LC_X18_Y4_N1
--operation mode is normal

K1_reg_data_out_c[5]_sload_eqn = K1L84;
K1_reg_data_out_c[5] = DFFEA(K1_reg_data_out_c[5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--K1L84 is inout4reg:inst10|reg_data_out_x[5]~65 at LC_X18_Y4_N2
--operation mode is normal

K1L84 = K1L2 & (K1L64 # K1L74) # !K1L2 & PORTA_IN[5];


--F1L6 is ctrl8cpu:inst5|Mux_12_rtl_233~0 at LC_X18_Y4_N7
--operation mode is normal

F1L6 = F1_mux_c[0] & (E1_int_pending_c[5] # F1_mux_c[1]) # !F1_mux_c[0] & T2_q_a[5] & !F1_mux_c[1];


--D1_tmr_high[5] is timer:inst2|tmr_high[5] at LC_X20_Y7_N6
--operation mode is normal

D1_tmr_high[5]_lut_out = D1_tmr_reset & (D1L02 # D1L1 & D1L6);
D1_tmr_high[5] = DFFEA(D1_tmr_high[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--F1L7 is ctrl8cpu:inst5|Mux_12_rtl_233~1 at LC_X18_Y4_N3
--operation mode is normal

F1L7 = F1L6 & (D1_tmr_high[5] # !F1_mux_c[1]) # !F1L6 & F1_mux_c[1] & K1L84;


--N1L341 is cpu:inst|cpu_du:I3|data_x[5]~237 at LC_X18_Y4_N0
--operation mode is normal

N1L341 = N1L541 # N1L641 # N1L851 & F1L7;


--A1L17 is rtl~1747 at LC_X16_Y6_N7
--operation mode is normal

A1L17 = M1_TD_c[0] & A1L202 & (N1_acc_c[0][5] $ N1L341);


--A1L881 is rtl~3398 at LC_X16_Y6_N3
--operation mode is normal

A1L881 = M1_TD_c[2] & (N1_acc_c[0][5] $ M1_TD_c[1]) # !M1_TD_c[2] & N1_acc_c[0][4];


--A1L971 is rtl~3286 at LC_X17_Y6_N9
--operation mode is normal

A1L971 = M1_TD_c[1] & N1_acc_c[0][6] & !M1_TD_c[2] # !M1_TD_c[1] & (M1_TD_c[2] & N1_acc_c[0][6] # !M1_TD_c[2] & N1_acc_c[0][5]);


--A1L59 is rtl~2409 at LC_X16_Y6_N8
--operation mode is normal

A1L59 = !N1L281 & (M1_TD_c[0] & A1L881 # !M1_TD_c[0] & A1L971);


--A1L48 is rtl~2280 at LC_X16_Y6_N9
--operation mode is normal

A1L48 = !M1_TD_c[2] & N1_acc_c[0][5] & !M1_TD_c[1] & N1L281;


--N1L071 is cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 at LC_X16_Y6_N4
--operation mode is normal

N1L071 = M1_TD_c[1] & (M1_TD_c[0] # N1L89) # !M1_TD_c[1] & !M1_TD_c[0] & N1L56;


--N1L171 is cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 at LC_X16_Y6_N5
--operation mode is normal

N1L171 = N1L341 & (N1L071 # N1_acc_c[0][5] & M1_TD_c[0]) # !N1L341 & N1L071 & (N1_acc_c[0][5] # !M1_TD_c[0]);


--A1L222 is rtl~15234 at LC_X16_Y6_N0
--operation mode is normal

A1L222 = A1L48 # A1L59 # A1L802 & N1L171;


--A1L49 is rtl~2408 at LC_X16_Y6_N1
--operation mode is normal

A1L49 = A1L17 # A1L222 # A1L502 & N1L341;


--N1L31 is cpu:inst|cpu_du:I3|acc[0][5]~88 at LC_X16_Y6_N2
--operation mode is normal

N1L31 = N1L41 # !M1_TC_c[2] & N1L81 & A1L49;

--N1_acc_c[0][5] is cpu:inst|cpu_du:I3|acc_c[0][5] at LC_X16_Y6_N2
--operation mode is normal

N1_acc_c[0][5] = DFFEA(N1L31, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L1 is cpu:inst|cpu_oa:I4|add_104_rtl_648~48 at LC_X17_Y4_N6
--operation mode is normal

P1L1 = P1_reduce_nor_103 & P1_ireg_c[0] # !P1_reduce_nor_103 & (P1L611 & P1L71 # !P1L611 & P1_ireg_c[0]);


--P1_ireg_we_c is cpu:inst|cpu_oa:I4|ireg_we_c at LC_X15_Y7_N0
--operation mode is normal

P1_ireg_we_c_lut_out = !P1_reduce_nor_106 & P1L511 & P1L611 & M1L23;
P1_ireg_we_c = DFFEA(P1_ireg_we_c_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L2 is cpu:inst|cpu_oa:I4|add_104_rtl_648~53 at LC_X17_Y4_N7
--operation mode is normal

P1L2 = P1_ireg_we_c & N1_acc_c[0][0] # !P1_ireg_we_c & P1L511 & P1L1;

--P1_ireg_i[0] is cpu:inst|cpu_oa:I4|ireg_i[0] at LC_X17_Y4_N7
--operation mode is normal

P1_ireg_i[0] = DFFEA(P1L2, GLOBAL(UCLK), VCC, , P1L601, , );


--M1L61 is cpu:inst|cpu_cu:I2|int_stop_x~10 at LC_X15_Y11_N3
--operation mode is normal

M1L61 = !N1L161 & M1L91 & M1L73 & M1L32;


--P1L3 is cpu:inst|cpu_oa:I4|add_104_rtl_648~58 at LC_X17_Y5_N2
--operation mode is normal

P1L3 = P1_reduce_nor_103 & P1_ireg_c[2] # !P1_reduce_nor_103 & (P1L611 & P1L52 # !P1L611 & P1_ireg_c[2]);


--P1L4 is cpu:inst|cpu_oa:I4|add_104_rtl_648~63 at LC_X17_Y5_N3
--operation mode is normal

P1L4 = P1_ireg_we_c & N1_acc_c[0][2] # !P1_ireg_we_c & P1L511 & P1L3;

--P1_ireg_i[2] is cpu:inst|cpu_oa:I4|ireg_i[2] at LC_X17_Y5_N3
--operation mode is normal

P1_ireg_i[2] = DFFEA(P1L4, GLOBAL(UCLK), VCC, , P1L601, , );


--P1L5 is cpu:inst|cpu_oa:I4|add_104_rtl_648~68 at LC_X16_Y7_N6
--operation mode is normal

P1L5 = P1L611 & (P1_reduce_nor_103 & P1_ireg_c[4] # !P1_reduce_nor_103 & P1L33) # !P1L611 & P1_ireg_c[4];


--P1L6 is cpu:inst|cpu_oa:I4|add_104_rtl_648~73 at LC_X15_Y6_N4
--operation mode is normal

P1L6 = P1_ireg_we_c & N1_acc_c[0][4] # !P1_ireg_we_c & P1L511 & P1L5;

--P1_ireg_i[4] is cpu:inst|cpu_oa:I4|ireg_i[4] at LC_X15_Y6_N4
--operation mode is normal

P1_ireg_i[4] = DFFEA(P1L6, GLOBAL(UCLK), VCC, , P1L601, , );


--P1L7 is cpu:inst|cpu_oa:I4|add_104_rtl_648~78 at LC_X18_Y8_N7
--operation mode is normal

P1L7 = P1L611 & (P1_reduce_nor_103 & P1_ireg_c[3] # !P1_reduce_nor_103 & P1L92) # !P1L611 & P1_ireg_c[3];


--P1L8 is cpu:inst|cpu_oa:I4|add_104_rtl_648~83 at LC_X18_Y8_N3
--operation mode is normal

P1L8 = P1_ireg_we_c & N1_acc_c[0][3] # !P1_ireg_we_c & P1L511 & P1L7;

--P1_ireg_i[3] is cpu:inst|cpu_oa:I4|ireg_i[3] at LC_X18_Y8_N3
--operation mode is normal

P1_ireg_i[3] = DFFEA(P1L8, GLOBAL(UCLK), VCC, , P1L601, , );


--M1L23 is cpu:inst|cpu_cu:I2|ndwe_x~51 at LC_X15_Y7_N5
--operation mode is normal

M1L23 = M1L45 & M1L83 & M1L3 & M1L03;


--C1L9 is tx_uart:inst1|i~500 at LC_X20_Y5_N8
--operation mode is normal

C1L9 = Q1L51 & !Q1L41 & !Q1L21 & Q1L31;

--F1_mux_c[2] is ctrl8cpu:inst5|mux_c[2] at LC_X20_Y5_N8
--operation mode is normal

F1_mux_c[2] = DFFEA(C1L9, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--C1L1 is tx_uart:inst1|i~45 at LC_X21_Y9_N7
--operation mode is normal

C1L1 = nRESET & Q1_ndwe_c & !Q1L11 & C1L9;


--C1L5 is tx_uart:inst1|i~182 at LC_X21_Y9_N1
--operation mode is normal

C1L5 = C1_tx_uart_busy & (C1_tx_s # C1L51 # C1L61);


--C1L2 is tx_uart:inst1|i~114 at LC_X21_Y10_N3
--operation mode is normal

C1L2 = C1_tx_uart_busy & (!C1L81 # !C1_tx_s) # !C1_tx_uart_busy & C1_tx_s & !C1L81;


--C1L91 is tx_uart:inst1|tx_16_count[3]~3 at LC_X21_Y9_N8
--operation mode is normal

C1L91 = !C1L61 & nRESET & !C1L51;


--C1L3 is tx_uart:inst1|i~138 at LC_X21_Y9_N4
--operation mode is normal

C1L3 = nRESET & Q1_ndwe_c & Q1L11 & C1L9;


--F1L1 is ctrl8cpu:inst5|i~45 at LC_X20_Y4_N1
--operation mode is normal

F1L1 = C1L7 & (P1L321 & !Q1_daddr_c[8] # !P1L321 & !P1L95);


--Q1_daddr_c[1] is cpu:inst|cpu_wd:I5|daddr_c[1] at LC_X16_Y7_N7
--operation mode is normal

Q1_daddr_c[1]_lut_out = P1L511 & (T1_q_a[5] # P1_ireg_c[1] & P1L711);
Q1_daddr_c[1] = DFFEA(Q1_daddr_c[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L94 is cpu:inst|cpu_oa:I4|daddr_x[1]~45 at LC_X16_Y7_N0
--operation mode is normal

P1L94 = T1_q_a[5] # P1_ireg_c[1] & !P1_reduce_nor_103 & P1L611;


--Q1L61 is cpu:inst|cpu_wd:I5|i~27 at LC_X16_Y7_N1
--operation mode is normal

Q1L61 = P1L321 & Q1_daddr_c[1] # !P1L321 & P1L511 & P1L94;


--Q1_daddr_c[5] is cpu:inst|cpu_wd:I5|daddr_c[5] at LC_X16_Y4_N9
--operation mode is normal

Q1_daddr_c[5]_lut_out = P1L511 & (T1_q_a[9] # P1_ireg_c[5] & P1L711);
Q1_daddr_c[5] = DFFEA(Q1_daddr_c[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L65 is cpu:inst|cpu_oa:I4|daddr_x[5]~52 at LC_X16_Y4_N2
--operation mode is normal

P1L65 = T1_q_a[9] # P1_ireg_c[5] & P1L611 & !P1_reduce_nor_103;


--Q1L71 is cpu:inst|cpu_wd:I5|i~30 at LC_X16_Y4_N3
--operation mode is normal

Q1L71 = P1L321 & Q1_daddr_c[5] # !P1L321 & P1L511 & P1L65;


--Q1_daddr_c[6] is cpu:inst|cpu_wd:I5|daddr_c[6] at LC_X17_Y8_N9
--operation mode is normal

Q1_daddr_c[6]_lut_out = P1L511 & (T1_q_a[10] # P1_ireg_c[6] & P1L711);
Q1_daddr_c[6] = DFFEA(Q1_daddr_c[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L75 is cpu:inst|cpu_oa:I4|daddr_x[6]~59 at LC_X17_Y8_N4
--operation mode is normal

P1L75 = T1_q_a[10] # P1_ireg_c[6] & !P1_reduce_nor_103 & P1L611;


--Q1L81 is cpu:inst|cpu_wd:I5|i~33 at LC_X17_Y8_N5
--operation mode is normal

Q1L81 = P1L321 & Q1_daddr_c[6] # !P1L321 & P1L511 & P1L75;


--Q1_daddr_c[7] is cpu:inst|cpu_wd:I5|daddr_c[7] at LC_X16_Y8_N8
--operation mode is normal

Q1_daddr_c[7]_lut_out = P1L511 & (T1_q_a[11] # P1_ireg_c[7] & P1L711);
Q1_daddr_c[7] = DFFEA(Q1_daddr_c[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L85 is cpu:inst|cpu_oa:I4|daddr_x[7]~66 at LC_X16_Y8_N6
--operation mode is normal

P1L85 = T1_q_a[11] # !P1_reduce_nor_103 & P1_ireg_c[7] & P1L611;


--Q1L91 is cpu:inst|cpu_wd:I5|i~36 at LC_X16_Y4_N1
--operation mode is normal

Q1L91 = P1L321 & Q1_daddr_c[7] # !P1L321 & P1L511 & P1L85;


--J1_rx_uart_reg[7] is rx_uart:inst8|rx_uart_reg[7] at LC_X21_Y5_N7
--operation mode is normal

J1_rx_uart_reg[7]_lut_out = !RXD;
J1_rx_uart_reg[7] = DFFEA(J1_rx_uart_reg[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L97, , );


--J1_rx_s[1] is rx_uart:inst8|rx_s[1] at LC_X24_Y7_N2
--operation mode is normal

J1_rx_s[1]_lut_out = J1_rx_s[0] & A1L012 & !J1_rx_s[1] # !J1_rx_s[0] & J1_rx_s[1] & J1_reduce_nor_68;
J1_rx_s[1] = DFFEA(J1_rx_s[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_s[0] is rx_uart:inst8|rx_s[0] at LC_X24_Y7_N3
--operation mode is normal

J1_rx_s[0]_lut_out = !J1_rx_s[1] & (A1L581 # !A1L012 & J1_rx_s[0]);
J1_rx_s[0] = DFFEA(J1_rx_s[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_8_count[0] is rx_uart:inst8|rx_8_count[0] at LC_X24_Y7_N6
--operation mode is normal

J1_rx_8_count[0]_lut_out = J1_rx_s[0] & !J1_rx_s[1] & J1_rx_8_count[0] # !J1_rx_s[0] & (J1_rx_s[1] $ J1_rx_8_count[0]);
J1_rx_8_count[0] = DFFEA(J1_rx_8_count[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_uart_reg[8] is rx_uart:inst8|rx_uart_reg[8] at LC_X24_Y6_N9
--operation mode is normal

J1_rx_uart_reg[8]_lut_out = !RXD;
J1_rx_uart_reg[8] = DFFEA(J1_rx_uart_reg[8]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L18, , );


--J1L55 is rx_uart:inst8|rx_uart_fifo[7]~29 at LC_X24_Y7_N5
--operation mode is normal

J1L55 = !J1_rx_uart_reg[8] & !J1_rx_s[0] & J1_rx_s[1] & !J1_rx_8_count[0];


--J1_rx_8_count[1] is rx_uart:inst8|rx_8_count[1] at LC_X24_Y7_N0
--operation mode is normal

J1_rx_8_count[1]_lut_out = J1_rx_s[1] & !J1_rx_s[0] & (J1_rx_8_count[0] $ J1_rx_8_count[1]) # !J1_rx_s[1] & J1_rx_8_count[1];
J1_rx_8_count[1] = DFFEA(J1_rx_8_count[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_8_count[2] is rx_uart:inst8|rx_8_count[2] at LC_X24_Y7_N9
--operation mode is normal

J1_rx_8_count[2]_lut_out = J1_rx_s[1] & !J1_rx_s[0] & (J1_rx_8_count[2] $ J1L6) # !J1_rx_s[1] & J1_rx_8_count[2];
J1_rx_8_count[2] = DFFEA(J1_rx_8_count[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1L65 is rx_uart:inst8|rx_uart_fifo[7]~32 at LC_X24_Y7_N7
--operation mode is normal

J1L65 = !J1_rx_8_count[2] & !J1_rx_8_count[1];


--J1L81 is rx_uart:inst8|reduce_nor_7~23 at LC_X23_Y7_N5
--operation mode is normal

J1L81 = S9_safe_q[7] # S9_safe_q[4] # S9_safe_q[5] # S9_safe_q[6];


--J1L91 is rx_uart:inst8|reduce_nor_7~28 at LC_X23_Y8_N8
--operation mode is normal

J1L91 = S9_safe_q[1] # S9_safe_q[3] # S9_safe_q[2] # S9_safe_q[0];


--J1L75 is rx_uart:inst8|rx_uart_fifo[7]~37 at LC_X23_Y7_N6
--operation mode is normal

J1L75 = !J1L91 & J1L55 & J1L65 & !J1L81;


--P1_iinc_we_c is cpu:inst|cpu_oa:I4|iinc_we_c at LC_X15_Y7_N7
--operation mode is normal

P1_iinc_we_c_lut_out = P1L511 & !P1L721 & P1L611 & M1L23;
P1_iinc_we_c = DFFEA(P1_iinc_we_c_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--P1L49 is cpu:inst|cpu_oa:I4|iinc_x[7]~2 at LC_X15_Y10_N2
--operation mode is normal

P1L49 = P1_iinc_we_c & N1_acc_c[0][7] # !P1_iinc_we_c & P1_iinc_c[7] & P1L511;

--P1_iinc_i[7] is cpu:inst|cpu_oa:I4|iinc_i[7] at LC_X15_Y10_N2
--operation mode is normal

P1_iinc_i[7] = DFFEA(P1L49, GLOBAL(UCLK), VCC, , P1L601, , );


--P1L9 is cpu:inst|cpu_oa:I4|add_104_rtl_648~88 at LC_X16_Y8_N1
--operation mode is normal

P1L9 = P1_reduce_nor_103 & P1_ireg_c[7] # !P1_reduce_nor_103 & (P1L611 & P1L54 # !P1L611 & P1_ireg_c[7]);


--P1L01 is cpu:inst|cpu_oa:I4|add_104_rtl_648~93 at LC_X16_Y8_N4
--operation mode is normal

P1L01 = P1_ireg_we_c & N1_acc_c[0][7] # !P1_ireg_we_c & P1L511 & P1L9;

--P1_ireg_i[7] is cpu:inst|cpu_oa:I4|ireg_i[7] at LC_X16_Y8_N4
--operation mode is normal

P1_ireg_i[7] = DFFEA(P1L01, GLOBAL(UCLK), VCC, , P1L601, , );


--E1_int_masked[7] is interrupt:inst3|int_masked[7] at LC_X19_Y3_N9
--operation mode is normal

E1_int_masked[7]_lut_out = E1_int_mask_c[7] & D1_tmr_int_x;
E1_int_masked[7] = DFFEA(E1_int_masked[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_masked_c[7] is interrupt:inst3|int_masked_c[7] at LC_X19_Y3_N6
--operation mode is normal

E1_int_masked_c[7]_sload_eqn = E1_int_masked[7];
E1_int_masked_c[7] = DFFEA(E1_int_masked_c[7]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_clr_c[7] is interrupt:inst3|int_clr_c[7] at LC_X18_Y3_N2
--operation mode is normal

E1_int_clr_c[7]_lut_out = P1L76;
E1_int_clr_c[7] = DFFEA(E1_int_clr_c[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L74, , );


--D1_tmr_reset is timer:inst2|tmr_reset at LC_X21_Y4_N2
--operation mode is normal

D1_tmr_reset_lut_out = !P1L16;
D1_tmr_reset = DFFEA(D1_tmr_reset_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , D1L36, , );


--D1L96 is timer:inst2|reduce_nor_58~30 at LC_X22_Y3_N2
--operation mode is normal

D1L96 = S8_safe_q[7] # S8_safe_q[6] # S8_safe_q[5] # S8_safe_q[4];


--D1L07 is timer:inst2|reduce_nor_58~35 at LC_X22_Y4_N9
--operation mode is normal

D1L07 = S8_safe_q[1] # S8_safe_q[3] # S8_safe_q[2] # S8_safe_q[0];


--D1L66 is timer:inst2|i~327 at LC_X21_Y8_N9
--operation mode is normal

D1L66 = D1_tmr_high[6] # D1_tmr_high[4] # D1_tmr_high[5] # D1_tmr_high[7];


--D1L76 is timer:inst2|i~332 at LC_X21_Y8_N8
--operation mode is normal

D1L76 = D1_tmr_high[3] # D1_tmr_high[2] # D1_tmr_high[1] # D1_tmr_high[0];


--D1L86 is timer:inst2|i~345 at LC_X22_Y8_N7
--operation mode is normal

D1L86 = D1L07 # D1L66 # D1L76 # D1L96;


--D1L3 is timer:inst2|add_47_rtl_1_rtl_652~249 at LC_X21_Y7_N3
--operation mode is normal

D1L3 = D1L86 & !D1L96 & D1L45 & !D1L07;


--D1L81 is timer:inst2|add_47_rtl_1_rtl_652~386 at LC_X21_Y7_N4
--operation mode is normal

D1_tmr_count[7]_qfbk = D1_tmr_count[7];
D1L81 = D1_tmr_enable & (D1L3 # !D1L86 & D1_tmr_count[7]_qfbk);

--D1_tmr_count[7] is timer:inst2|tmr_count[7] at LC_X21_Y7_N4
--operation mode is normal

D1_tmr_count[7]_sload_eqn = P1L76;
D1_tmr_count[7] = DFFEA(D1_tmr_count[7]_sload_eqn, GLOBAL(UCLK), VCC, , D1L08, , );


--D1L1 is timer:inst2|add_47_rtl_1_rtl_652~152 at LC_X21_Y4_N5
--operation mode is normal

D1_tmr_enable_qfbk = D1_tmr_enable;
D1L1 = D1L96 # D1L07 # !D1_tmr_enable_qfbk;

--D1_tmr_enable is timer:inst2|tmr_enable at LC_X21_Y4_N5
--operation mode is normal

D1_tmr_enable_sload_eqn = P1L06;
D1_tmr_enable = DFFEA(D1_tmr_enable_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , D1L36, , );


--D1L56 is timer:inst2|i~301 at LC_X20_Y4_N6
--operation mode is normal

D1L56 = !Q1L31 & Q1L41 & Q1L21 & D1L46;


--D1L2 is timer:inst2|add_47_rtl_1_rtl_652~240 at LC_X21_Y7_N5
--operation mode is normal

D1L2 = Q1L11 & D1_tmr_high[7] # !Q1L11 & (D1L56 & P1L76 # !D1L56 & D1_tmr_high[7]);


--E1_int_masked[4] is interrupt:inst3|int_masked[4] at LC_X23_Y4_N1
--operation mode is normal

E1_int_masked[4]_lut_out = !J1_rx_uart_full_c & E1_int_mask_c[4] & J1_rx_uart_ovr_d;
E1_int_masked[4] = DFFEA(E1_int_masked[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_masked_c[4] is interrupt:inst3|int_masked_c[4] at LC_X19_Y4_N0
--operation mode is normal

E1_int_masked_c[4]_sload_eqn = E1_int_masked[4];
E1_int_masked_c[4] = DFFEA(E1_int_masked_c[4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_clr_c[4] is interrupt:inst3|int_clr_c[4] at LC_X19_Y4_N4
--operation mode is normal

E1_int_clr_c[4]_lut_out = P1L46;
E1_int_clr_c[4] = DFFEA(E1_int_clr_c[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L74, , );


--E1_int_masked[5] is interrupt:inst3|int_masked[5] at LC_X23_Y4_N2
--operation mode is normal

E1_int_masked[5]_lut_out = E1_int_mask_c[5] & !J1_rx_uart_full_c & J1_rx_uart_full_d;
E1_int_masked[5] = DFFEA(E1_int_masked[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_masked_c[5] is interrupt:inst3|int_masked_c[5] at LC_X18_Y4_N5
--operation mode is normal

E1_int_masked_c[5]_lut_out = E1_int_masked[5];
E1_int_masked_c[5] = DFFEA(E1_int_masked_c[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_clr_c[5] is interrupt:inst3|int_clr_c[5] at LC_X20_Y4_N9
--operation mode is normal

E1_int_clr_c[5]_sload_eqn = P1L56;
E1_int_clr_c[5] = DFFEA(E1_int_clr_c[5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , E1L74, , );


--E1_int_masked[6] is interrupt:inst3|int_masked[6] at LC_X20_Y8_N9
--operation mode is normal

E1_int_masked[6]_lut_out = !C1_tx_uart_busy & E1_int_mask_c[6];
E1_int_masked[6] = DFFEA(E1_int_masked[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_masked_c[6] is interrupt:inst3|int_masked_c[6] at LC_X20_Y5_N5
--operation mode is normal

E1_int_masked_c[6]_lut_out = E1_int_masked[6];
E1_int_masked_c[6] = DFFEA(E1_int_masked_c[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_clr_c[6] is interrupt:inst3|int_clr_c[6] at LC_X20_Y5_N7
--operation mode is normal

E1_int_clr_c[6]_lut_out = P1L66;
E1_int_clr_c[6] = DFFEA(E1_int_clr_c[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L74, , );


--E1_int_masked[0] is interrupt:inst3|int_masked[0] at LC_X17_Y3_N2
--operation mode is normal

E1_int_masked[0]_lut_out = E1_int_mask_c[0] & IN_INT[0];
E1_int_masked[0] = DFFEA(E1_int_masked[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_masked_c[0] is interrupt:inst3|int_masked_c[0] at LC_X18_Y3_N0
--operation mode is normal

E1_int_masked_c[0]_lut_out = E1_int_masked[0];
E1_int_masked_c[0] = DFFEA(E1_int_masked_c[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_clr_c[0] is interrupt:inst3|int_clr_c[0] at LC_X18_Y3_N4
--operation mode is normal

E1_int_clr_c[0]_sload_eqn = P1L06;
E1_int_clr_c[0] = DFFEA(E1_int_clr_c[0]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , E1L74, , );


--E1_int_masked[1] is interrupt:inst3|int_masked[1] at LC_X18_Y3_N1
--operation mode is normal

E1_int_masked[1]_lut_out = E1_int_mask_c[1] & IN_INT[1];
E1_int_masked[1] = DFFEA(E1_int_masked[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_masked_c[1] is interrupt:inst3|int_masked_c[1] at LC_X18_Y3_N5
--operation mode is normal

E1_int_masked_c[1]_lut_out = E1_int_masked[1];
E1_int_masked_c[1] = DFFEA(E1_int_masked_c[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_clr_c[1] is interrupt:inst3|int_clr_c[1] at LC_X18_Y3_N8
--operation mode is normal

E1_int_clr_c[1]_sload_eqn = P1L16;
E1_int_clr_c[1] = DFFEA(E1_int_clr_c[1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , E1L74, , );


--E1_int_masked[2] is interrupt:inst3|int_masked[2] at LC_X20_Y2_N2
--operation mode is normal

E1_int_masked[2]_lut_out = E1_int_mask_c[2] & IN_INT[2];
E1_int_masked[2] = DFFEA(E1_int_masked[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_masked_c[2] is interrupt:inst3|int_masked_c[2] at LC_X20_Y3_N2
--operation mode is normal

E1_int_masked_c[2]_lut_out = E1_int_masked[2];
E1_int_masked_c[2] = DFFEA(E1_int_masked_c[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_clr_c[2] is interrupt:inst3|int_clr_c[2] at LC_X21_Y3_N2
--operation mode is normal

E1_int_clr_c[2]_lut_out = P1L26;
E1_int_clr_c[2] = DFFEA(E1_int_clr_c[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L74, , );


--E1_int_masked[3] is interrupt:inst3|int_masked[3] at LC_X24_Y4_N1
--operation mode is normal

E1_int_masked[3]_lut_out = IN_INT[3] & E1_int_mask_c[3];
E1_int_masked[3] = DFFEA(E1_int_masked[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_masked_c[3] is interrupt:inst3|int_masked_c[3] at LC_X19_Y8_N9
--operation mode is normal

E1_int_masked_c[3]_sload_eqn = E1_int_masked[3];
E1_int_masked_c[3] = DFFEA(E1_int_masked_c[3]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_clr_c[3] is interrupt:inst3|int_clr_c[3] at LC_X19_Y8_N5
--operation mode is normal

E1_int_clr_c[3]_lut_out = P1L36;
E1_int_clr_c[3] = DFFEA(E1_int_clr_c[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L74, , );


--L1L701 is cpu:inst|cpu_iu:I1|Mux_277_rtl_198~0 at LC_X10_Y7_N1
--operation mode is normal

L1L701 = M1L33 & (L1_pc[0] # M1L63) # !M1L33 & L1L1 & !M1L63;


--L1_stack_addrs_c[1][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][0] at LC_X10_Y6_N3
--operation mode is normal

L1_stack_addrs_c[1][0]_lut_out = M1L14 & (L1L88 & A1L511 # !L1L88 & L1_stack_addrs_c[0][0]) # !M1L14 & (L1L88 & L1_stack_addrs_c[0][0] # !L1L88 & A1L511);
L1_stack_addrs_c[1][0] = DFFEA(L1_stack_addrs_c[1][0]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L801 is cpu:inst|cpu_iu:I1|Mux_277_rtl_198~1 at LC_X10_Y6_N5
--operation mode is normal

L1L801 = L1L701 & (L1_stack_addrs_c[1][0] # !M1L63) # !L1L701 & M1L63 & A1L34;


--A1L501 is rtl~2489 at LC_X10_Y7_N4
--operation mode is normal

A1L501 = M1L33 & (M1L63 & L1L1 # !M1L63 & L1_stack_addrs_c[0][0]) # !M1L33 & L1_stack_addrs_c[0][0];


--L1L68 is cpu:inst|cpu_iu:I1|i~2 at LC_X10_Y9_N2
--operation mode is normal

L1L68 = S1_safe_q[1] & nRESET;


--L1L78 is cpu:inst|cpu_iu:I1|LessThan_7~5 at LC_X12_Y8_N5
--operation mode is normal

L1L78 = !S1_safe_q[0] # !S1_safe_q[1];


--L1L501 is cpu:inst|cpu_iu:I1|Mux_276_rtl_201~0 at LC_X10_Y8_N7
--operation mode is normal

L1L501 = M1L63 & (M1L33 # A1L44) # !M1L63 & L1L5 & !M1L33;


--L1_stack_addrs_c[1][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][1] at LC_X10_Y8_N5
--operation mode is normal

L1_stack_addrs_c[1][1]_lut_out = L1_stack_addrs_c[0][1] & (A1L611 # M1L14 $ L1L88) # !L1_stack_addrs_c[0][1] & A1L611 & (M1L14 $ !L1L88);
L1_stack_addrs_c[1][1] = DFFEA(L1_stack_addrs_c[1][1]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L601 is cpu:inst|cpu_iu:I1|Mux_276_rtl_201~1 at LC_X10_Y8_N8
--operation mode is normal

L1L601 = L1L501 & (L1_stack_addrs_c[1][1] # !M1L33) # !L1L501 & L1_pc[1] & M1L33;


--A1L601 is rtl~2499 at LC_X10_Y8_N0
--operation mode is normal

A1L601 = M1L33 & (M1L63 & L1L5 # !M1L63 & L1_stack_addrs_c[0][1]) # !M1L33 & L1_stack_addrs_c[0][1];


--L1L301 is cpu:inst|cpu_iu:I1|Mux_275_rtl_204~0 at LC_X12_Y9_N5
--operation mode is normal

L1L301 = M1L33 & (L1_pc[2] # M1L63) # !M1L33 & L1L9 & !M1L63;


--L1_stack_addrs_c[1][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][2] at LC_X12_Y10_N2
--operation mode is normal

L1_stack_addrs_c[1][2]_lut_out = L1_stack_addrs_c[0][2] & (A1L711 # L1L88 $ M1L14) # !L1_stack_addrs_c[0][2] & A1L711 & (L1L88 $ !M1L14);
L1_stack_addrs_c[1][2] = DFFEA(L1_stack_addrs_c[1][2]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L401 is cpu:inst|cpu_iu:I1|Mux_275_rtl_204~1 at LC_X12_Y9_N0
--operation mode is normal

L1L401 = L1L301 & (L1_stack_addrs_c[1][2] # !M1L63) # !L1L301 & M1L63 & A1L54;


--A1L701 is rtl~2509 at LC_X12_Y9_N4
--operation mode is normal

A1L701 = M1L33 & (M1L63 & L1L9 # !M1L63 & L1_stack_addrs_c[0][2]) # !M1L33 & L1_stack_addrs_c[0][2];


--L1L101 is cpu:inst|cpu_iu:I1|Mux_274_rtl_207~0 at LC_X11_Y6_N0
--operation mode is normal

L1L101 = M1L63 & (A1L64 # M1L33) # !M1L63 & L1L31 & !M1L33;


--L1_stack_addrs_c[1][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][3] at LC_X10_Y6_N0
--operation mode is normal

L1_stack_addrs_c[1][3]_lut_out = L1_stack_addrs_c[0][3] & (A1L811 # L1L88 $ M1L14) # !L1_stack_addrs_c[0][3] & A1L811 & (L1L88 $ !M1L14);
L1_stack_addrs_c[1][3] = DFFEA(L1_stack_addrs_c[1][3]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L201 is cpu:inst|cpu_iu:I1|Mux_274_rtl_207~1 at LC_X11_Y6_N1
--operation mode is normal

L1L201 = L1L101 & (L1_stack_addrs_c[1][3] # !M1L33) # !L1L101 & M1L33 & L1_pc[3];


--A1L801 is rtl~2519 at LC_X11_Y6_N8
--operation mode is normal

A1L801 = M1L63 & (M1L33 & L1L31 # !M1L33 & L1_stack_addrs_c[0][3]) # !M1L63 & L1_stack_addrs_c[0][3];


--L1L99 is cpu:inst|cpu_iu:I1|Mux_273_rtl_210~0 at LC_X11_Y5_N2
--operation mode is normal

L1L99 = M1L33 & (L1_pc[4] # M1L63) # !M1L33 & L1L71 & !M1L63;


--L1_stack_addrs_c[1][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][4] at LC_X11_Y5_N1
--operation mode is normal

L1_stack_addrs_c[1][4]_lut_out = M1L14 & (L1L88 & A1L911 # !L1L88 & L1_stack_addrs_c[0][4]) # !M1L14 & (L1L88 & L1_stack_addrs_c[0][4] # !L1L88 & A1L911);
L1_stack_addrs_c[1][4] = DFFEA(L1_stack_addrs_c[1][4]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L001 is cpu:inst|cpu_iu:I1|Mux_273_rtl_210~1 at LC_X11_Y5_N3
--operation mode is normal

L1L001 = L1L99 & (L1_stack_addrs_c[1][4] # !M1L63) # !L1L99 & M1L63 & A1L74;


--A1L901 is rtl~2529 at LC_X11_Y5_N7
--operation mode is normal

A1L901 = M1L33 & (M1L63 & L1L71 # !M1L63 & L1_stack_addrs_c[0][4]) # !M1L33 & L1_stack_addrs_c[0][4];


--L1L79 is cpu:inst|cpu_iu:I1|Mux_272_rtl_213~0 at LC_X11_Y8_N6
--operation mode is normal

L1L79 = M1L63 & (M1L33 # A1L84) # !M1L63 & !M1L33 & L1L91;


--L1_stack_addrs_c[1][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][5] at LC_X10_Y8_N4
--operation mode is normal

L1_stack_addrs_c[1][5]_lut_out = L1_stack_addrs_c[0][5] & (A1L021 # M1L14 $ L1L88) # !L1_stack_addrs_c[0][5] & A1L021 & (M1L14 $ !L1L88);
L1_stack_addrs_c[1][5] = DFFEA(L1_stack_addrs_c[1][5]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L89 is cpu:inst|cpu_iu:I1|Mux_272_rtl_213~1 at LC_X11_Y8_N7
--operation mode is normal

L1L89 = L1L79 & (L1_stack_addrs_c[1][5] # !M1L33) # !L1L79 & L1_pc[5] & M1L33;


--A1L011 is rtl~2539 at LC_X11_Y8_N2
--operation mode is normal

A1L011 = M1L33 & (M1L63 & L1L91 # !M1L63 & L1_stack_addrs_c[0][5]) # !M1L33 & L1_stack_addrs_c[0][5];


--L1L59 is cpu:inst|cpu_iu:I1|Mux_271_rtl_216~0 at LC_X12_Y7_N3
--operation mode is normal

L1L59 = M1L33 & (L1_pc[6] # M1L63) # !M1L33 & L1L32 & !M1L63;


--L1_stack_addrs_c[1][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][6] at LC_X12_Y7_N4
--operation mode is normal

L1_stack_addrs_c[1][6]_lut_out = L1_stack_addrs_c[0][6] & (A1L121 # M1L14 $ L1L88) # !L1_stack_addrs_c[0][6] & A1L121 & (M1L14 $ !L1L88);
L1_stack_addrs_c[1][6] = DFFEA(L1_stack_addrs_c[1][6]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L69 is cpu:inst|cpu_iu:I1|Mux_271_rtl_216~1 at LC_X12_Y7_N0
--operation mode is normal

L1L69 = L1L59 & (L1_stack_addrs_c[1][6] # !M1L63) # !L1L59 & M1L63 & A1L94;


--A1L111 is rtl~2549 at LC_X12_Y7_N8
--operation mode is normal

A1L111 = M1L33 & (M1L63 & L1L32 # !M1L63 & L1_stack_addrs_c[0][6]) # !M1L33 & L1_stack_addrs_c[0][6];


--L1L39 is cpu:inst|cpu_iu:I1|Mux_270_rtl_219~0 at LC_X11_Y9_N5
--operation mode is normal

L1L39 = M1L63 & (M1L33 # A1L05) # !M1L63 & L1L72 & !M1L33;


--L1_stack_addrs_c[1][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][7] at LC_X11_Y9_N9
--operation mode is normal

L1_stack_addrs_c[1][7]_lut_out = L1_stack_addrs_c[0][7] & (A1L221 # L1L88 $ M1L14) # !L1_stack_addrs_c[0][7] & A1L221 & (L1L88 $ !M1L14);
L1_stack_addrs_c[1][7] = DFFEA(L1_stack_addrs_c[1][7]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L49 is cpu:inst|cpu_iu:I1|Mux_270_rtl_219~1 at LC_X11_Y9_N0
--operation mode is normal

L1L49 = L1L39 & (L1_stack_addrs_c[1][7] # !M1L33) # !L1L39 & L1_pc[7] & M1L33;


--A1L211 is rtl~2559 at LC_X11_Y9_N7
--operation mode is normal

A1L211 = M1L33 & (M1L63 & L1L72 # !M1L63 & L1_stack_addrs_c[0][7]) # !M1L33 & L1_stack_addrs_c[0][7];


--L1L19 is cpu:inst|cpu_iu:I1|Mux_269_rtl_222~0 at LC_X10_Y5_N0
--operation mode is normal

L1L19 = M1L33 & (L1_pc[8] # M1L63) # !M1L33 & L1L13 & !M1L63;


--L1_stack_addrs_c[1][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][8] at LC_X10_Y5_N5
--operation mode is normal

L1_stack_addrs_c[1][8]_lut_out = L1_stack_addrs_c[0][8] & (A1L321 # M1L14 $ L1L88) # !L1_stack_addrs_c[0][8] & A1L321 & (M1L14 $ !L1L88);
L1_stack_addrs_c[1][8] = DFFEA(L1_stack_addrs_c[1][8]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L29 is cpu:inst|cpu_iu:I1|Mux_269_rtl_222~1 at LC_X10_Y5_N1
--operation mode is normal

L1L29 = L1L19 & (L1_stack_addrs_c[1][8] # !M1L63) # !L1L19 & A1L15 & M1L63;


--A1L311 is rtl~2569 at LC_X10_Y5_N9
--operation mode is normal

A1L311 = M1L63 & (M1L33 & L1L13 # !M1L33 & L1_stack_addrs_c[0][8]) # !M1L63 & L1_stack_addrs_c[0][8];


--L1L98 is cpu:inst|cpu_iu:I1|Mux_268_rtl_225~0 at LC_X12_Y8_N2
--operation mode is normal

L1L98 = M1L63 & (M1L33 # A1L25) # !M1L63 & L1L53 & !M1L33;


--L1_stack_addrs_c[1][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][9] at LC_X10_Y9_N5
--operation mode is normal

L1_stack_addrs_c[1][9]_lut_out = L1_stack_addrs_c[0][9] & (A1L421 # L1L88 $ M1L14) # !L1_stack_addrs_c[0][9] & A1L421 & (L1L88 $ !M1L14);
L1_stack_addrs_c[1][9] = DFFEA(L1_stack_addrs_c[1][9]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--L1L09 is cpu:inst|cpu_iu:I1|Mux_268_rtl_225~1 at LC_X15_Y8_N0
--operation mode is normal

L1L09 = L1L98 & (L1_stack_addrs_c[1][9] # !M1L33) # !L1L98 & L1_pc[9] & M1L33;


--A1L411 is rtl~2579 at LC_X15_Y8_N7
--operation mode is normal

A1L411 = M1L33 & (M1L63 & L1L53 # !M1L63 & L1_stack_addrs_c[0][9]) # !M1L33 & L1_stack_addrs_c[0][9];


--J1_rx_uart_reg[6] is rx_uart:inst8|rx_uart_reg[6] at LC_X23_Y6_N8
--operation mode is normal

J1_rx_uart_reg[6]_lut_out = !RXD;
J1_rx_uart_reg[6] = DFFEA(J1_rx_uart_reg[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L77, , );


--P1L39 is cpu:inst|cpu_oa:I4|iinc_x[6]~5 at LC_X17_Y11_N8
--operation mode is normal

P1L39 = P1_iinc_we_c & N1_acc_c[0][6] # !P1_iinc_we_c & P1L511 & P1_iinc_c[6];

--P1_iinc_i[6] is cpu:inst|cpu_oa:I4|iinc_i[6] at LC_X17_Y11_N8
--operation mode is normal

P1_iinc_i[6] = DFFEA(P1L39, GLOBAL(UCLK), VCC, , P1L601, , );


--P1L11 is cpu:inst|cpu_oa:I4|add_104_rtl_648~98 at LC_X17_Y8_N3
--operation mode is normal

P1L11 = P1_reduce_nor_103 & P1_ireg_c[6] # !P1_reduce_nor_103 & (P1L611 & P1L14 # !P1L611 & P1_ireg_c[6]);


--P1L21 is cpu:inst|cpu_oa:I4|add_104_rtl_648~103 at LC_X17_Y8_N1
--operation mode is normal

P1L21 = P1_ireg_we_c & N1_acc_c[0][6] # !P1_ireg_we_c & P1L511 & P1L11;

--P1_ireg_i[6] is cpu:inst|cpu_oa:I4|ireg_i[6] at LC_X17_Y8_N1
--operation mode is normal

P1_ireg_i[6] = DFFEA(P1L21, GLOBAL(UCLK), VCC, , P1L601, , );


--D1L5 is timer:inst2|add_47_rtl_1_rtl_652~267 at LC_X21_Y7_N7
--operation mode is normal

D1L5 = !D1L07 & D1L05 & !D1L96 & D1L86;


--D1L91 is timer:inst2|add_47_rtl_1_rtl_652~393 at LC_X21_Y7_N8
--operation mode is normal

D1_tmr_count[6]_qfbk = D1_tmr_count[6];
D1L91 = D1_tmr_enable & (D1L5 # !D1L86 & D1_tmr_count[6]_qfbk);

--D1_tmr_count[6] is timer:inst2|tmr_count[6] at LC_X21_Y7_N8
--operation mode is normal

D1_tmr_count[6]_sload_eqn = P1L66;
D1_tmr_count[6] = DFFEA(D1_tmr_count[6]_sload_eqn, GLOBAL(UCLK), VCC, , D1L08, , );


--D1L4 is timer:inst2|add_47_rtl_1_rtl_652~258 at LC_X21_Y7_N1
--operation mode is normal

D1L4 = Q1L11 & D1_tmr_high[6] # !Q1L11 & (D1L56 & P1L66 # !D1L56 & D1_tmr_high[6]);


--J1_rx_uart_reg[0] is rx_uart:inst8|rx_uart_reg[0] at LC_X22_Y5_N0
--operation mode is normal

J1_rx_uart_reg[0]_lut_out = !RXD;
J1_rx_uart_reg[0] = DFFEA(J1_rx_uart_reg[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L56, , );


--P1L78 is cpu:inst|cpu_oa:I4|iinc_x[0]~23 at LC_X17_Y4_N5
--operation mode is normal

P1L78 = P1_iinc_we_c & N1_acc_c[0][0] # !P1_iinc_we_c & P1_iinc_c[0] & P1L511;

--P1_iinc_i[0] is cpu:inst|cpu_oa:I4|iinc_i[0] at LC_X17_Y4_N5
--operation mode is normal

P1_iinc_i[0] = DFFEA(P1L78, GLOBAL(UCLK), VCC, , P1L601, , );


--D1L71 is timer:inst2|add_47_rtl_1_rtl_652~375 at LC_X22_Y8_N5
--operation mode is normal

D1L71 = D1L86 & !D1L96 & D1L62 & !D1L07;


--D1L52 is timer:inst2|add_47_rtl_1_rtl_652~435 at LC_X20_Y7_N7
--operation mode is normal

D1_tmr_count[0]_qfbk = D1_tmr_count[0];
D1L52 = D1_tmr_enable & (D1L71 # !D1L86 & D1_tmr_count[0]_qfbk);

--D1_tmr_count[0] is timer:inst2|tmr_count[0] at LC_X20_Y7_N7
--operation mode is normal

D1_tmr_count[0]_sload_eqn = P1L06;
D1_tmr_count[0] = DFFEA(D1_tmr_count[0]_sload_eqn, GLOBAL(UCLK), VCC, , D1L08, , );


--D1L61 is timer:inst2|add_47_rtl_1_rtl_652~366 at LC_X20_Y7_N3
--operation mode is normal

D1L61 = Q1L11 & D1_tmr_high[0] # !Q1L11 & (D1L56 & P1L06 # !D1L56 & D1_tmr_high[0]);


--J1_rx_uart_reg[1] is rx_uart:inst8|rx_uart_reg[1] at LC_X19_Y7_N5
--operation mode is normal

J1_rx_uart_reg[1]_lut_out = !RXD;
J1_rx_uart_reg[1] = DFFEA(J1_rx_uart_reg[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L76, , );


--P1L88 is cpu:inst|cpu_oa:I4|iinc_x[1]~20 at LC_X16_Y7_N4
--operation mode is normal

P1L88 = P1_iinc_we_c & N1_acc_c[0][1] # !P1_iinc_we_c & P1_iinc_c[1] & P1L511;

--P1_iinc_i[1] is cpu:inst|cpu_oa:I4|iinc_i[1] at LC_X16_Y7_N4
--operation mode is normal

P1_iinc_i[1] = DFFEA(P1L88, GLOBAL(UCLK), VCC, , P1L601, , );


--P1L51 is cpu:inst|cpu_oa:I4|add_104_rtl_648~118 at LC_X16_Y7_N3
--operation mode is normal

P1L51 = P1_reduce_nor_103 & P1_ireg_c[1] # !P1_reduce_nor_103 & (P1L611 & P1L12 # !P1L611 & P1_ireg_c[1]);


--P1L61 is cpu:inst|cpu_oa:I4|add_104_rtl_648~123 at LC_X16_Y7_N8
--operation mode is normal

P1L61 = P1_ireg_we_c & N1_acc_c[0][1] # !P1_ireg_we_c & P1L511 & P1L51;

--P1_ireg_i[1] is cpu:inst|cpu_oa:I4|ireg_i[1] at LC_X16_Y7_N8
--operation mode is normal

P1_ireg_i[1] = DFFEA(P1L61, GLOBAL(UCLK), VCC, , P1L601, , );


--D1L51 is timer:inst2|add_47_rtl_1_rtl_652~357 at LC_X21_Y7_N9
--operation mode is normal

D1L51 = D1L86 & !D1L96 & D1L03 & !D1L07;


--D1L42 is timer:inst2|add_47_rtl_1_rtl_652~428 at LC_X20_Y7_N0
--operation mode is normal

D1_tmr_count[1]_qfbk = D1_tmr_count[1];
D1L42 = D1_tmr_enable & (D1L51 # !D1L86 & D1_tmr_count[1]_qfbk);

--D1_tmr_count[1] is timer:inst2|tmr_count[1] at LC_X20_Y7_N0
--operation mode is normal

D1_tmr_count[1]_sload_eqn = P1L16;
D1_tmr_count[1] = DFFEA(D1_tmr_count[1]_sload_eqn, GLOBAL(UCLK), VCC, , D1L08, , );


--D1L41 is timer:inst2|add_47_rtl_1_rtl_652~348 at LC_X20_Y7_N1
--operation mode is normal

D1L41 = Q1L11 & D1_tmr_high[1] # !Q1L11 & (D1L56 & P1L16 # !D1L56 & D1_tmr_high[1]);


--J1_rx_uart_reg[2] is rx_uart:inst8|rx_uart_reg[2] at LC_X23_Y6_N0
--operation mode is normal

J1_rx_uart_reg[2]_lut_out = !RXD;
J1_rx_uart_reg[2] = DFFEA(J1_rx_uart_reg[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L96, , );


--P1L98 is cpu:inst|cpu_oa:I4|iinc_x[2]~17 at LC_X17_Y11_N3
--operation mode is normal

P1L98 = P1_iinc_we_c & N1_acc_c[0][2] # !P1_iinc_we_c & P1_iinc_c[2] & P1L511;

--P1_iinc_i[2] is cpu:inst|cpu_oa:I4|iinc_i[2] at LC_X17_Y11_N3
--operation mode is normal

P1_iinc_i[2] = DFFEA(P1L98, GLOBAL(UCLK), VCC, , P1L601, , );


--D1L31 is timer:inst2|add_47_rtl_1_rtl_652~339 at LC_X22_Y7_N1
--operation mode is normal

D1L31 = !D1L07 & !D1L96 & D1L86 & D1L43;


--D1L32 is timer:inst2|add_47_rtl_1_rtl_652~421 at LC_X22_Y7_N0
--operation mode is normal

D1_tmr_count[2]_qfbk = D1_tmr_count[2];
D1L32 = D1_tmr_enable & (D1L31 # !D1L86 & D1_tmr_count[2]_qfbk);

--D1_tmr_count[2] is timer:inst2|tmr_count[2] at LC_X22_Y7_N0
--operation mode is normal

D1_tmr_count[2]_sload_eqn = P1L26;
D1_tmr_count[2] = DFFEA(D1_tmr_count[2]_sload_eqn, GLOBAL(UCLK), VCC, , D1L08, , );


--D1L21 is timer:inst2|add_47_rtl_1_rtl_652~330 at LC_X22_Y7_N4
--operation mode is normal

D1L21 = D1L56 & (Q1L11 & D1_tmr_high[2] # !Q1L11 & P1L26) # !D1L56 & D1_tmr_high[2];


--J1_rx_uart_reg[3] is rx_uart:inst8|rx_uart_reg[3] at LC_X23_Y7_N9
--operation mode is normal

J1_rx_uart_reg[3]_lut_out = !RXD;
J1_rx_uart_reg[3] = DFFEA(J1_rx_uart_reg[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L17, , );


--P1L09 is cpu:inst|cpu_oa:I4|iinc_x[3]~14 at LC_X18_Y8_N2
--operation mode is normal

P1L09 = P1_iinc_we_c & N1_acc_c[0][3] # !P1_iinc_we_c & P1_iinc_c[3] & P1L511;

--P1_iinc_i[3] is cpu:inst|cpu_oa:I4|iinc_i[3] at LC_X18_Y8_N2
--operation mode is normal

P1_iinc_i[3] = DFFEA(P1L09, GLOBAL(UCLK), VCC, , P1L601, , );


--D1L11 is timer:inst2|add_47_rtl_1_rtl_652~321 at LC_X22_Y8_N8
--operation mode is normal

D1L11 = D1L86 & !D1L96 & D1L83 & !D1L07;


--D1L22 is timer:inst2|add_47_rtl_1_rtl_652~414 at LC_X22_Y7_N8
--operation mode is normal

D1_tmr_count[3]_qfbk = D1_tmr_count[3];
D1L22 = D1_tmr_enable & (D1L11 # !D1L86 & D1_tmr_count[3]_qfbk);

--D1_tmr_count[3] is timer:inst2|tmr_count[3] at LC_X22_Y7_N8
--operation mode is normal

D1_tmr_count[3]_sload_eqn = P1L36;
D1_tmr_count[3] = DFFEA(D1_tmr_count[3]_sload_eqn, GLOBAL(UCLK), VCC, , D1L08, , );


--D1L01 is timer:inst2|add_47_rtl_1_rtl_652~312 at LC_X22_Y7_N6
--operation mode is normal

D1L01 = D1L56 & (Q1L11 & D1_tmr_high[3] # !Q1L11 & P1L36) # !D1L56 & D1_tmr_high[3];


--J1_rx_uart_reg[4] is rx_uart:inst8|rx_uart_reg[4] at LC_X24_Y8_N2
--operation mode is normal

J1_rx_uart_reg[4]_lut_out = !RXD;
J1_rx_uart_reg[4] = DFFEA(J1_rx_uart_reg[4]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L37, , );


--P1L19 is cpu:inst|cpu_oa:I4|iinc_x[4]~11 at LC_X15_Y6_N8
--operation mode is normal

P1L19 = P1_iinc_we_c & N1_acc_c[0][4] # !P1_iinc_we_c & P1_iinc_c[4] & P1L511;

--P1_iinc_i[4] is cpu:inst|cpu_oa:I4|iinc_i[4] at LC_X15_Y6_N8
--operation mode is normal

P1_iinc_i[4] = DFFEA(P1L19, GLOBAL(UCLK), VCC, , P1L601, , );


--D1L9 is timer:inst2|add_47_rtl_1_rtl_652~303 at LC_X22_Y7_N9
--operation mode is normal

D1L9 = !D1L07 & D1L24 & D1L86 & !D1L96;


--D1L12 is timer:inst2|add_47_rtl_1_rtl_652~407 at LC_X22_Y7_N3
--operation mode is normal

D1_tmr_count[4]_qfbk = D1_tmr_count[4];
D1L12 = D1_tmr_enable & (D1L9 # !D1L86 & D1_tmr_count[4]_qfbk);

--D1_tmr_count[4] is timer:inst2|tmr_count[4] at LC_X22_Y7_N3
--operation mode is normal

D1_tmr_count[4]_sload_eqn = P1L46;
D1_tmr_count[4] = DFFEA(D1_tmr_count[4]_sload_eqn, GLOBAL(UCLK), VCC, , D1L08, , );


--D1L8 is timer:inst2|add_47_rtl_1_rtl_652~294 at LC_X22_Y8_N4
--operation mode is normal

D1L8 = Q1L11 & D1_tmr_high[4] # !Q1L11 & (D1L56 & P1L46 # !D1L56 & D1_tmr_high[4]);


--J1_rx_uart_reg[5] is rx_uart:inst8|rx_uart_reg[5] at LC_X22_Y6_N3
--operation mode is normal

J1_rx_uart_reg[5]_lut_out = !RXD;
J1_rx_uart_reg[5] = DFFEA(J1_rx_uart_reg[5]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1L57, , );


--P1L29 is cpu:inst|cpu_oa:I4|iinc_x[5]~8 at LC_X17_Y11_N1
--operation mode is normal

P1L29 = P1_iinc_we_c & N1_acc_c[0][5] # !P1_iinc_we_c & P1L511 & P1_iinc_c[5];

--P1_iinc_i[5] is cpu:inst|cpu_oa:I4|iinc_i[5] at LC_X17_Y11_N1
--operation mode is normal

P1_iinc_i[5] = DFFEA(P1L29, GLOBAL(UCLK), VCC, , P1L601, , );


--P1L31 is cpu:inst|cpu_oa:I4|add_104_rtl_648~108 at LC_X16_Y4_N5
--operation mode is normal

P1L31 = P1L611 & (P1_reduce_nor_103 & P1_ireg_c[5] # !P1_reduce_nor_103 & P1L73) # !P1L611 & P1_ireg_c[5];


--P1L41 is cpu:inst|cpu_oa:I4|add_104_rtl_648~113 at LC_X16_Y4_N6
--operation mode is normal

P1L41 = P1_ireg_we_c & N1_acc_c[0][5] # !P1_ireg_we_c & P1L511 & P1L31;

--P1_ireg_i[5] is cpu:inst|cpu_oa:I4|ireg_i[5] at LC_X16_Y4_N6
--operation mode is normal

P1_ireg_i[5] = DFFEA(P1L41, GLOBAL(UCLK), VCC, , P1L601, , );


--D1L7 is timer:inst2|add_47_rtl_1_rtl_652~285 at LC_X22_Y8_N3
--operation mode is normal

D1L7 = !D1L07 & D1L64 & D1L86 & !D1L96;


--D1L02 is timer:inst2|add_47_rtl_1_rtl_652~400 at LC_X20_Y7_N9
--operation mode is normal

D1_tmr_count[5]_qfbk = D1_tmr_count[5];
D1L02 = D1_tmr_enable & (D1L7 # !D1L86 & D1_tmr_count[5]_qfbk);

--D1_tmr_count[5] is timer:inst2|tmr_count[5] at LC_X20_Y7_N9
--operation mode is normal

D1_tmr_count[5]_sload_eqn = P1L56;
D1_tmr_count[5] = DFFEA(D1_tmr_count[5]_sload_eqn, GLOBAL(UCLK), VCC, , D1L08, , );


--D1L6 is timer:inst2|add_47_rtl_1_rtl_652~276 at LC_X20_Y7_N5
--operation mode is normal

D1L6 = Q1L11 & D1_tmr_high[5] # !Q1L11 & (D1L56 & P1L56 # !D1L56 & D1_tmr_high[5]);


--P1L601 is cpu:inst|cpu_oa:I4|ireg_i[0]~6 at LC_X16_Y11_N6
--operation mode is normal

P1L601 = nRESET & M1_int_start_c;


--A1L702 is rtl~14851 at LC_X25_Y6_N4
--operation mode is normal

A1L702 = J1_rx_s[0] & !J1_rx_s[1];


--J1_rx_bit_count[0] is rx_uart:inst8|rx_bit_count[0] at LC_X24_Y6_N4
--operation mode is normal

J1_rx_bit_count[0]_lut_out = J1_rx_bit_count[0] & (A1L521 # !J1_rx_s[0]) # !J1_rx_bit_count[0] & A1L302;
J1_rx_bit_count[0] = DFFEA(J1_rx_bit_count[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_bit_count[1] is rx_uart:inst8|rx_bit_count[1] at LC_X24_Y6_N3
--operation mode is normal

J1_rx_bit_count[1]_lut_out = J1_rx_bit_count[1] & (A1L621 # !J1_rx_bit_count[0] & A1L302) # !J1_rx_bit_count[1] & J1_rx_bit_count[0] & A1L302;
J1_rx_bit_count[1] = DFFEA(J1_rx_bit_count[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_bit_count[2] is rx_uart:inst8|rx_bit_count[2] at LC_X24_Y6_N7
--operation mode is normal

J1_rx_bit_count[2]_lut_out = A1L97 # J1_rx_bit_count[2] & (A1L521 # !J1_rx_s[0]);
J1_rx_bit_count[2] = DFFEA(J1_rx_bit_count[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_bit_count[3] is rx_uart:inst8|rx_bit_count[3] at LC_X24_Y6_N2
--operation mode is normal

J1_rx_bit_count[3]_lut_out = A1L08 # J1_rx_bit_count[3] & (A1L521 # !J1_rx_s[0]);
J1_rx_bit_count[3] = DFFEA(J1_rx_bit_count[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1L41 is rx_uart:inst8|Decoder_28~23 at LC_X22_Y5_N1
--operation mode is normal

J1L41 = !J1_rx_bit_count[3] & J1_rx_bit_count[1] & J1_rx_bit_count[2] & J1_rx_bit_count[0];


--J1L02 is rx_uart:inst8|reduce_nor_7~35 at LC_X23_Y7_N7
--operation mode is normal

J1L02 = S9_safe_q[7] # S9_safe_q[6];


--J1_reduce_nor_7 is rx_uart:inst8|reduce_nor_7 at LC_X23_Y7_N8
--operation mode is normal

J1_reduce_nor_7 = !J1L91 & !S9_safe_q[5] & !S9_safe_q[4] & !J1L02;


--J1_rx_16_count[0] is rx_uart:inst8|rx_16_count[0] at LC_X25_Y6_N5
--operation mode is normal

J1_rx_16_count[0]_lut_out = J1_rx_16_count[0] & !J1_rx_s[0] # !J1_rx_16_count[0] & J1_rx_s[0] & !J1_rx_s[1];
J1_rx_16_count[0] = DFFEA(J1_rx_16_count[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_16_count[1] is rx_uart:inst8|rx_16_count[1] at LC_X25_Y5_N8
--operation mode is normal

J1_rx_16_count[1]_lut_out = A1L56 # A1L702 & J1_reduce_nor_27 & J1L4;
J1_rx_16_count[1] = DFFEA(J1_rx_16_count[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_16_count[2] is rx_uart:inst8|rx_16_count[2] at LC_X25_Y5_N6
--operation mode is normal

J1_rx_16_count[2]_lut_out = A1L46 # A1L702 & J1_reduce_nor_27 & J1L5;
J1_rx_16_count[2] = DFFEA(J1_rx_16_count[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_16_count[3] is rx_uart:inst8|rx_16_count[3] at LC_X25_Y6_N3
--operation mode is normal

J1_rx_16_count[3]_lut_out = J1_rx_s[0] & !J1_rx_s[1] & (J1_rx_16_count[3] $ J1L22) # !J1_rx_s[0] & J1_rx_16_count[3];
J1_rx_16_count[3] = DFFEA(J1_rx_16_count[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_reduce_nor_27 is rx_uart:inst8|reduce_nor_27 at LC_X25_Y5_N4
--operation mode is normal

J1_reduce_nor_27 = !J1_rx_16_count[0] # !J1_rx_16_count[3] # !J1_rx_16_count[1] # !J1_rx_16_count[2];


--J1L97 is rx_uart:inst8|rx_uart_reg[7]~1 at LC_X22_Y5_N9
--operation mode is normal

J1L97 = J1_reduce_nor_7 & !J1_reduce_nor_27 & A1L702 & J1L41;


--J1L61 is rx_uart:inst8|Mux_103~0 at LC_X25_Y6_N8
--operation mode is normal

J1L61 = J1_rx_s[0] $ J1_rx_s[1];


--J1_reduce_nor_68 is rx_uart:inst8|reduce_nor_68 at LC_X24_Y7_N1
--operation mode is normal

J1_reduce_nor_68 = !J1_rx_8_count[0] # !J1_rx_8_count[2] # !J1_rx_8_count[1];


--J1L22 is rx_uart:inst8|reduce_nor_27~4 at LC_X25_Y5_N9
--operation mode is normal

J1L22 = J1_rx_16_count[1] & J1_rx_16_count[0] & J1_rx_16_count[2];


--A1L012 is rtl~14863 at LC_X25_Y6_N2
--operation mode is normal

A1L012 = J1_rx_16_count[3] & J1L22 & J1_rx_bit_count[3];


--J1_rx_8z_count[0] is rx_uart:inst8|rx_8z_count[0] at LC_X25_Y6_N7
--operation mode is normal

J1_rx_8z_count[0]_lut_out = J1_rx_8z_count[0] & (J1_rx_s[0] $ J1_rx_s[1]) # !J1_rx_8z_count[0] & !J1_rx_s[0] & !RXD & !J1_rx_s[1];
J1_rx_8z_count[0] = DFFEA(J1_rx_8z_count[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_8z_count[1] is rx_uart:inst8|rx_8z_count[1] at LC_X25_Y7_N3
--operation mode is normal

J1_rx_8z_count[1]_lut_out = A1L76 # J1L1 & A1L032 & !A1L402;
J1_rx_8z_count[1] = DFFEA(J1_rx_8z_count[1]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--J1_rx_8z_count[2] is rx_uart:inst8|rx_8z_count[2] at LC_X25_Y7_N4
--operation mode is normal

J1_rx_8z_count[2]_lut_out = A1L66 # J1L2 & !A1L402 & A1L032;
J1_rx_8z_count[2] = DFFEA(J1_rx_8z_count[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--A1L112 is rtl~14867 at LC_X25_Y7_N8
--operation mode is normal

A1L112 = J1_rx_8z_count[2] & J1_rx_8z_count[0] & J1_rx_8z_count[1];


--J1_rx_8z_count[3] is rx_uart:inst8|rx_8z_count[3] at LC_X25_Y7_N7
--operation mode is normal

J1_rx_8z_count[3]_lut_out = J1_rx_8z_count[3] & (J1L61 # A1L032 & !A1L112);
J1_rx_8z_count[3] = DFFEA(J1_rx_8z_count[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , J1_reduce_nor_7, , );


--A1L581 is rtl~3354 at LC_X25_Y7_N9
--operation mode is normal

A1L581 = !J1_rx_8z_count[3] & !RXD & !J1_rx_s[0] & A1L112;


--J1L51 is rx_uart:inst8|Decoder_28~24 at LC_X22_Y6_N5
--operation mode is normal

J1L51 = J1_rx_bit_count[3] & !J1_rx_bit_count[2] & !J1_rx_bit_count[1] & !J1_rx_bit_count[0];


--J1L18 is rx_uart:inst8|rx_uart_reg[8]~0 at LC_X22_Y6_N0
--operation mode is normal

J1L18 = !J1_reduce_nor_27 & J1_reduce_nor_7 & A1L702 & J1L51;


--J1L6 is rx_uart:inst8|add_72~52 at LC_X24_Y7_N8
--operation mode is normal

J1L6 = J1_rx_8_count[1] & J1_rx_8_count[0];


--P1L721 is cpu:inst|cpu_oa:I4|reduce_nor_119~19 at LC_X15_Y7_N4
--operation mode is normal

P1L721 = T1_q_a[6] # T1_q_a[4] # !T1_q_a[5];


--D1_tmr_int_x is timer:inst2|tmr_int_x at LC_X21_Y4_N6
--operation mode is normal

D1_tmr_int_x_lut_out = D1_tmr_reset & (D1_tmr_enable & !D1L86 # !D1_tmr_enable & D1_tmr_int_x);
D1_tmr_int_x = DFFEA(D1_tmr_int_x_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_mask_c[7] is interrupt:inst3|int_mask_c[7] at LC_X20_Y3_N0
--operation mode is normal

E1_int_mask_c[7]_lut_out = P1L76;
E1_int_mask_c[7] = DFFEA(E1_int_mask_c[7]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L64, , );


--E1L74 is interrupt:inst3|i~121 at LC_X21_Y4_N0
--operation mode is normal

E1L74 = C1L7 & Q1L51 & Q1L11 & !F1L22;


--D1L36 is timer:inst2|i~142 at LC_X21_Y6_N0
--operation mode is normal

D1L36 = D1L56 & (P1L321 & Q1_daddr_c[0] # !P1L321 & P1L64);


--D1L95 is timer:inst2|i~77 at LC_X22_Y3_N1
--operation mode is normal

D1L95 = S8_safe_q[4] & (Q1L11 # !D1L56);


--D1L06 is timer:inst2|i~78 at LC_X22_Y3_N6
--operation mode is normal

D1L06 = S8_safe_q[5] & (Q1L11 # !D1L56);


--D1L16 is timer:inst2|i~79 at LC_X22_Y3_N8
--operation mode is normal

D1L16 = S8_safe_q[6] & (Q1L11 # !D1L56);


--D1L26 is timer:inst2|i~80 at LC_X22_Y3_N9
--operation mode is normal

D1L26 = S8_safe_q[7] & (Q1L11 # !D1L56);


--D1L55 is timer:inst2|i~73 at LC_X21_Y4_N3
--operation mode is normal

D1L55 = S8_safe_q[0] & (Q1L11 # !D1L56);


--D1L65 is timer:inst2|i~74 at LC_X22_Y4_N8
--operation mode is normal

D1L65 = S8_safe_q[1] & (Q1L11 # !D1L56);


--D1L75 is timer:inst2|i~75 at LC_X21_Y4_N8
--operation mode is normal

D1L75 = S8_safe_q[2] & (Q1L11 # !D1L56);


--D1L85 is timer:inst2|i~76 at LC_X22_Y3_N5
--operation mode is normal

D1L85 = S8_safe_q[3] & (Q1L11 # !D1L56);


--D1L08 is timer:inst2|tmr_count[7]~7 at LC_X20_Y7_N8
--operation mode is normal

D1L08 = !Q1L11 & nRESET & D1L56;


--J1_rx_uart_ovr_d is rx_uart:inst8|rx_uart_ovr_d at LC_X23_Y4_N6
--operation mode is normal

J1_rx_uart_ovr_d_lut_out = J1_rx_uart_ovr_s # J1_rx_uart_ovr_d & !J1_rx_uart_full_c;
J1_rx_uart_ovr_d = DFFEA(J1_rx_uart_ovr_d_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_mask_c[4] is interrupt:inst3|int_mask_c[4] at LC_X23_Y4_N0
--operation mode is normal

E1_int_mask_c[4]_sload_eqn = P1L46;
E1_int_mask_c[4] = DFFEA(E1_int_mask_c[4]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , E1L64, , );


--J1_rx_uart_full_c is rx_uart:inst8|rx_uart_full_c at LC_X21_Y9_N3
--operation mode is normal

J1_rx_uart_full_c_lut_out = !A1L132 & C1L9 & (Q1_ndwe_c # !Q1L11);
J1_rx_uart_full_c = DFFEA(J1_rx_uart_full_c_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--J1_rx_uart_full_d is rx_uart:inst8|rx_uart_full_d at LC_X23_Y5_N4
--operation mode is normal

J1_rx_uart_full_d_lut_out = J1_rx_uart_full_s # J1_rx_uart_full_d & !J1_rx_uart_full_c;
J1_rx_uart_full_d = DFFEA(J1_rx_uart_full_d_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--E1_int_mask_c[5] is interrupt:inst3|int_mask_c[5] at LC_X23_Y4_N5
--operation mode is normal

E1_int_mask_c[5]_sload_eqn = P1L56;
E1_int_mask_c[5] = DFFEA(E1_int_mask_c[5]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , E1L64, , );


--E1_int_mask_c[6] is interrupt:inst3|int_mask_c[6] at LC_X20_Y3_N7
--operation mode is normal

E1_int_mask_c[6]_lut_out = P1L66;
E1_int_mask_c[6] = DFFEA(E1_int_mask_c[6]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L64, , );


--E1_int_mask_c[0] is interrupt:inst3|int_mask_c[0] at LC_X20_Y3_N8
--operation mode is normal

E1_int_mask_c[0]_lut_out = P1L06;
E1_int_mask_c[0] = DFFEA(E1_int_mask_c[0]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L64, , );


--E1_int_mask_c[1] is interrupt:inst3|int_mask_c[1] at LC_X20_Y3_N9
--operation mode is normal

E1_int_mask_c[1]_sload_eqn = P1L16;
E1_int_mask_c[1] = DFFEA(E1_int_mask_c[1]_sload_eqn, GLOBAL(UCLK), GLOBAL(nRESET), , E1L64, , );


--E1_int_mask_c[2] is interrupt:inst3|int_mask_c[2] at LC_X20_Y3_N5
--operation mode is normal

E1_int_mask_c[2]_lut_out = P1L26;
E1_int_mask_c[2] = DFFEA(E1_int_mask_c[2]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L64, , );


--E1_int_mask_c[3] is interrupt:inst3|int_mask_c[3] at LC_X23_Y4_N9
--operation mode is normal

E1_int_mask_c[3]_lut_out = P1L36;
E1_int_mask_c[3] = DFFEA(E1_int_mask_c[3]_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , E1L64, , );


--L1L901 is cpu:inst|cpu_iu:I1|Mux_287~32 at LC_X11_Y8_N1
--operation mode is normal

L1L901 = nRESET & S1_safe_q[1] & M1L14 & M1L63;


--A1L34 is rtl~443 at LC_X10_Y6_N4
--operation mode is normal

A1L34 = LCELL(L1L901 & (M1L33 & A1L34 # !M1L33 & T1_q_a[4]) # !L1L901 & A1L34);


--L1_stack_addrs_c[2][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][0] at LC_X10_Y6_N8
--operation mode is normal

L1_stack_addrs_c[2][0]_lut_out = M1L14 & (L1L88 & A1L721 # !L1L88 & L1_stack_addrs_c[1][0]) # !M1L14 & (L1L88 & L1_stack_addrs_c[1][0] # !L1L88 & A1L721);
L1_stack_addrs_c[2][0] = DFFEA(L1_stack_addrs_c[2][0]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L511 is rtl~2605 at LC_X10_Y6_N2
--operation mode is normal

A1L511 = L1_stack_addrs_c[1][0] & (L1_stack_addrs_c[2][0] # !M1L14) # !L1_stack_addrs_c[1][0] & L1_stack_addrs_c[2][0] & M1L14;


--L1L88 is cpu:inst|cpu_iu:I1|Mux_197_rtl_141~0 at LC_X10_Y9_N3
--operation mode is normal

L1L88 = M1L33 & M1L63;


--A1L44 is rtl~444 at LC_X12_Y8_N9
--operation mode is normal

A1L44 = LCELL(M1L33 & A1L44 # !M1L33 & (L1L901 & T1_q_a[5] # !L1L901 & A1L44));


--L1_stack_addrs_c[2][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][1] at LC_X8_Y8_N8
--operation mode is normal

L1_stack_addrs_c[2][1]_lut_out = L1_stack_addrs_c[1][1] & (A1L821 # M1L14 $ L1L88) # !L1_stack_addrs_c[1][1] & A1L821 & (M1L14 $ !L1L88);
L1_stack_addrs_c[2][1] = DFFEA(L1_stack_addrs_c[2][1]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L611 is rtl~2615 at LC_X8_Y8_N6
--operation mode is normal

A1L611 = L1_stack_addrs_c[2][1] & (L1_stack_addrs_c[1][1] # M1L14) # !L1_stack_addrs_c[2][1] & L1_stack_addrs_c[1][1] & !M1L14;


--A1L54 is rtl~445 at LC_X12_Y8_N3
--operation mode is normal

A1L54 = LCELL(M1L33 & A1L54 # !M1L33 & (L1L901 & T1_q_a[6] # !L1L901 & A1L54));


--L1_stack_addrs_c[2][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][2] at LC_X12_Y10_N5
--operation mode is normal

L1_stack_addrs_c[2][2]_lut_out = L1_stack_addrs_c[1][2] & (A1L921 # M1L14 $ L1L88) # !L1_stack_addrs_c[1][2] & A1L921 & (M1L14 $ !L1L88);
L1_stack_addrs_c[2][2] = DFFEA(L1_stack_addrs_c[2][2]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L711 is rtl~2625 at LC_X12_Y10_N1
--operation mode is normal

A1L711 = L1_stack_addrs_c[2][2] & (L1_stack_addrs_c[1][2] # M1L14) # !L1_stack_addrs_c[2][2] & L1_stack_addrs_c[1][2] & !M1L14;


--A1L64 is rtl~446 at LC_X11_Y6_N7
--operation mode is normal

A1L64 = LCELL(L1L901 & (M1L33 & A1L64 # !M1L33 & T1_q_a[7]) # !L1L901 & A1L64);


--L1_stack_addrs_c[2][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][3] at LC_X9_Y6_N6
--operation mode is normal

L1_stack_addrs_c[2][3]_lut_out = M1L14 & (L1L88 & A1L031 # !L1L88 & L1_stack_addrs_c[1][3]) # !M1L14 & (L1L88 & L1_stack_addrs_c[1][3] # !L1L88 & A1L031);
L1_stack_addrs_c[2][3] = DFFEA(L1_stack_addrs_c[2][3]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L811 is rtl~2635 at LC_X9_Y6_N2
--operation mode is normal

A1L811 = L1_stack_addrs_c[2][3] & (L1_stack_addrs_c[1][3] # M1L14) # !L1_stack_addrs_c[2][3] & L1_stack_addrs_c[1][3] & !M1L14;


--A1L74 is rtl~447 at LC_X12_Y6_N8
--operation mode is normal

A1L74 = LCELL(L1L901 & (M1L33 & A1L74 # !M1L33 & T1_q_a[8]) # !L1L901 & A1L74);


--L1_stack_addrs_c[2][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][4] at LC_X11_Y5_N9
--operation mode is normal

L1_stack_addrs_c[2][4]_lut_out = L1_stack_addrs_c[1][4] & (A1L131 # M1L14 $ L1L88) # !L1_stack_addrs_c[1][4] & A1L131 & (M1L14 $ !L1L88);
L1_stack_addrs_c[2][4] = DFFEA(L1_stack_addrs_c[2][4]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L911 is rtl~2645 at LC_X11_Y5_N0
--operation mode is normal

A1L911 = L1_stack_addrs_c[1][4] & (L1_stack_addrs_c[2][4] # !M1L14) # !L1_stack_addrs_c[1][4] & L1_stack_addrs_c[2][4] & M1L14;


--A1L84 is rtl~448 at LC_X12_Y8_N4
--operation mode is normal

A1L84 = LCELL(M1L33 & A1L84 # !M1L33 & (L1L901 & T1_q_a[9] # !L1L901 & A1L84));


--L1_stack_addrs_c[2][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][5] at LC_X9_Y8_N0
--operation mode is normal

L1_stack_addrs_c[2][5]_lut_out = L1_stack_addrs_c[1][5] & (A1L231 # M1L14 $ L1L88) # !L1_stack_addrs_c[1][5] & A1L231 & (M1L14 $ !L1L88);
L1_stack_addrs_c[2][5] = DFFEA(L1_stack_addrs_c[2][5]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L021 is rtl~2655 at LC_X9_Y8_N1
--operation mode is normal

A1L021 = L1_stack_addrs_c[2][5] & (L1_stack_addrs_c[1][5] # M1L14) # !L1_stack_addrs_c[2][5] & L1_stack_addrs_c[1][5] & !M1L14;


--A1L94 is rtl~449 at LC_X12_Y6_N2
--operation mode is normal

A1L94 = LCELL(L1L901 & (M1L33 & A1L94 # !M1L33 & T1_q_a[10]) # !L1L901 & A1L94);


--L1_stack_addrs_c[2][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][6] at LC_X10_Y10_N4
--operation mode is normal

L1_stack_addrs_c[2][6]_lut_out = A1L331 & (L1_stack_addrs_c[1][6] # M1L14 $ !L1L88) # !A1L331 & L1_stack_addrs_c[1][6] & (M1L14 $ L1L88);
L1_stack_addrs_c[2][6] = DFFEA(L1_stack_addrs_c[2][6]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L121 is rtl~2665 at LC_X10_Y10_N9
--operation mode is normal

A1L121 = L1_stack_addrs_c[2][6] & (L1_stack_addrs_c[1][6] # M1L14) # !L1_stack_addrs_c[2][6] & L1_stack_addrs_c[1][6] & !M1L14;


--A1L05 is rtl~450 at LC_X12_Y8_N6
--operation mode is normal

A1L05 = LCELL(M1L33 & A1L05 # !M1L33 & (L1L901 & T1_q_a[11] # !L1L901 & A1L05));


--L1_stack_addrs_c[2][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][7] at LC_X10_Y9_N6
--operation mode is normal

L1_stack_addrs_c[2][7]_lut_out = M1L14 & (L1L88 & A1L431 # !L1L88 & L1_stack_addrs_c[1][7]) # !M1L14 & (L1L88 & L1_stack_addrs_c[1][7] # !L1L88 & A1L431);
L1_stack_addrs_c[2][7] = DFFEA(L1_stack_addrs_c[2][7]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L221 is rtl~2675 at LC_X10_Y9_N7
--operation mode is normal

A1L221 = L1_stack_addrs_c[2][7] & (L1_stack_addrs_c[1][7] # M1L14) # !L1_stack_addrs_c[2][7] & L1_stack_addrs_c[1][7] & !M1L14;


--A1L15 is rtl~451 at LC_X12_Y6_N5
--operation mode is normal

A1L15 = LCELL(L1L901 & (M1L33 & A1L15 # !M1L33 & T1_q_a[12]) # !L1L901 & A1L15);


--L1_stack_addrs_c[2][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][8] at LC_X9_Y5_N9
--operation mode is normal

L1_stack_addrs_c[2][8]_lut_out = L1_stack_addrs_c[1][8] & (A1L531 # M1L14 $ L1L88) # !L1_stack_addrs_c[1][8] & A1L531 & (M1L14 $ !L1L88);
L1_stack_addrs_c[2][8] = DFFEA(L1_stack_addrs_c[2][8]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L321 is rtl~2685 at LC_X10_Y5_N4
--operation mode is normal

A1L321 = L1_stack_addrs_c[1][8] & (L1_stack_addrs_c[2][8] # !M1L14) # !L1_stack_addrs_c[1][8] & L1_stack_addrs_c[2][8] & M1L14;


--A1L25 is rtl~452 at LC_X12_Y8_N1
--operation mode is normal

A1L25 = LCELL(M1L33 & A1L25 # !M1L33 & (L1L901 & T1_q_a[13] # !L1L901 & A1L25));


--L1_stack_addrs_c[2][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][9] at LC_X9_Y9_N9
--operation mode is normal

L1_stack_addrs_c[2][9]_lut_out = M1L14 & (L1L88 & A1L631 # !L1L88 & L1_stack_addrs_c[1][9]) # !M1L14 & (L1L88 & L1_stack_addrs_c[1][9] # !L1L88 & A1L631);
L1_stack_addrs_c[2][9] = DFFEA(L1_stack_addrs_c[2][9]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L421 is rtl~2695 at LC_X9_Y9_N7
--operation mode is normal

A1L421 = L1_stack_addrs_c[1][9] & (L1_stack_addrs_c[2][9] # !M1L14) # !L1_stack_addrs_c[1][9] & L1_stack_addrs_c[2][9] & M1L14;


--J1L31 is rx_uart:inst8|Decoder_28~22 at LC_X23_Y6_N5
--operation mode is normal

J1L31 = !J1_rx_bit_count[3] & !J1_rx_bit_count[0] & J1_rx_bit_count[2] & J1_rx_bit_count[1];


--J1L77 is rx_uart:inst8|rx_uart_reg[6]~2 at LC_X23_Y6_N6
--operation mode is normal

J1L77 = J1_reduce_nor_7 & A1L702 & !J1_reduce_nor_27 & J1L31;


--J1L7 is rx_uart:inst8|Decoder_28~16 at LC_X22_Y5_N3
--operation mode is normal

J1L7 = !J1_rx_bit_count[3] & !J1_rx_bit_count[1] & !J1_rx_bit_count[2] & !J1_rx_bit_count[0];


--J1L56 is rx_uart:inst8|rx_uart_reg[0]~8 at LC_X22_Y5_N6
--operation mode is normal

J1L56 = J1_reduce_nor_7 & !J1_reduce_nor_27 & A1L702 & J1L7;


--J1L8 is rx_uart:inst8|Decoder_28~17 at LC_X23_Y6_N2
--operation mode is normal

J1L8 = !J1_rx_bit_count[3] & J1_rx_bit_count[0] & !J1_rx_bit_count[2] & !J1_rx_bit_count[1];


--J1L76 is rx_uart:inst8|rx_uart_reg[1]~7 at LC_X23_Y6_N3
--operation mode is normal

J1L76 = J1_reduce_nor_7 & A1L702 & !J1_reduce_nor_27 & J1L8;


--J1L9 is rx_uart:inst8|Decoder_28~18 at LC_X23_Y6_N7
--operation mode is normal

J1L9 = !J1_rx_bit_count[3] & !J1_rx_bit_count[0] & !J1_rx_bit_count[2] & J1_rx_bit_count[1];


--J1L96 is rx_uart:inst8|rx_uart_reg[2]~6 at LC_X23_Y6_N9
--operation mode is normal

J1L96 = !J1_reduce_nor_27 & A1L702 & J1L9 & J1_reduce_nor_7;


--J1L01 is rx_uart:inst8|Decoder_28~19 at LC_X22_Y6_N6
--operation mode is normal

J1L01 = !J1_rx_bit_count[3] & !J1_rx_bit_count[2] & J1_rx_bit_count[1] & J1_rx_bit_count[0];


--J1L17 is rx_uart:inst8|rx_uart_reg[3]~5 at LC_X22_Y6_N7
--operation mode is normal

J1L17 = !J1_reduce_nor_27 & A1L702 & J1_reduce_nor_7 & J1L01;


--J1L11 is rx_uart:inst8|Decoder_28~20 at LC_X22_Y6_N1
--operation mode is normal

J1L11 = !J1_rx_bit_count[3] & J1_rx_bit_count[2] & !J1_rx_bit_count[1] & !J1_rx_bit_count[0];


--J1L37 is rx_uart:inst8|rx_uart_reg[4]~4 at LC_X22_Y6_N2
--operation mode is normal

J1L37 = !J1_reduce_nor_27 & A1L702 & J1_reduce_nor_7 & J1L11;


--J1L21 is rx_uart:inst8|Decoder_28~21 at LC_X22_Y6_N8
--operation mode is normal

J1L21 = !J1_rx_bit_count[3] & J1_rx_bit_count[2] & !J1_rx_bit_count[1] & J1_rx_bit_count[0];


--J1L57 is rx_uart:inst8|rx_uart_reg[5]~3 at LC_X22_Y6_N9
--operation mode is normal

J1L57 = !J1_reduce_nor_27 & A1L702 & J1_reduce_nor_7 & J1L21;


--A1L521 is rtl~2707 at LC_X25_Y6_N6
--operation mode is normal

A1L521 = !J1_rx_s[1] & (!J1L22 # !J1_rx_16_count[3]);


--A1L302 is rtl~14840 at LC_X25_Y6_N0
--operation mode is normal

A1L302 = J1_rx_16_count[3] & A1L702 & J1L22 & !J1_rx_bit_count[3];


--A1L621 is rtl~2715 at LC_X25_Y6_N1
--operation mode is normal

A1L621 = !J1_rx_s[1] & (!J1L22 # !J1_rx_16_count[3]) # !J1_rx_s[0];


--J1L3 is rx_uart:inst8|add_39~10 at LC_X24_Y5_N2
--operation mode is normal

J1L3 = J1_rx_bit_count[2] $ (J1_rx_bit_count[1] & J1_rx_bit_count[0]);


--A1L97 is rtl~2058 at LC_X24_Y6_N6
--operation mode is normal

A1L97 = !J1_rx_bit_count[3] & A1L702 & !J1_reduce_nor_27 & J1L3;


--A1L922 is rtl~15502 at LC_X24_Y6_N5
--operation mode is normal

A1L922 = J1_rx_bit_count[2] & J1_rx_bit_count[0] & J1_rx_bit_count[1];


--A1L08 is rtl~2060 at LC_X24_Y6_N1
--operation mode is normal

A1L08 = !J1_rx_bit_count[3] & A1L922 & !J1_reduce_nor_27 & A1L702;


--A1L56 is rtl~1015 at LC_X25_Y5_N2
--operation mode is normal

A1L56 = J1_rx_16_count[1] & !J1_rx_s[0];


--J1L4 is rx_uart:inst8|add_45~5 at LC_X25_Y5_N7
--operation mode is normal

J1L4 = J1_rx_16_count[1] $ J1_rx_16_count[0];


--A1L46 is rtl~1012 at LC_X25_Y5_N3
--operation mode is normal

A1L46 = !J1_rx_s[0] & J1_rx_16_count[2];


--J1L5 is rx_uart:inst8|add_45~10 at LC_X25_Y5_N5
--operation mode is normal

J1L5 = J1_rx_16_count[2] $ (J1_rx_16_count[1] & J1_rx_16_count[0]);


--A1L76 is rtl~1038 at LC_X25_Y7_N6
--operation mode is normal

A1L76 = J1_rx_8z_count[1] & (J1_rx_s[1] $ J1_rx_s[0]);


--A1L032 is rtl~15506 at LC_X25_Y6_N9
--operation mode is normal

A1L032 = !RXD & !J1_rx_s[0] & !J1_rx_s[1];


--J1L1 is rx_uart:inst8|add_13~5 at LC_X25_Y7_N5
--operation mode is normal

J1L1 = J1_rx_8z_count[0] $ J1_rx_8z_count[1];


--A1L402 is rtl~14845 at LC_X25_Y7_N0
--operation mode is normal

A1L402 = !J1_rx_8z_count[3] & J1_rx_8z_count[2] & J1_rx_8z_count[0] & J1_rx_8z_count[1];


--A1L66 is rtl~1035 at LC_X25_Y7_N1
--operation mode is normal

A1L66 = J1_rx_8z_count[2] & (J1_rx_s[0] $ J1_rx_s[1]);


--J1L2 is rx_uart:inst8|add_13~10 at LC_X25_Y7_N2
--operation mode is normal

J1L2 = J1_rx_8z_count[2] $ (J1_rx_8z_count[0] & J1_rx_8z_count[1]);


--E1L64 is interrupt:inst3|i~1 at LC_X20_Y4_N0
--operation mode is normal

E1L64 = C1L7 & !Q1L11 & !F1L22 & Q1L51;


--J1_rx_uart_ovr_s is rx_uart:inst8|rx_uart_ovr_s at LC_X23_Y5_N2
--operation mode is normal

J1_rx_uart_ovr_s_lut_out = J1L65 & J1L55 & J1_rx_uart_full_d & J1_reduce_nor_7;
J1_rx_uart_ovr_s = DFFEA(J1_rx_uart_ovr_s_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--A1L132 is rtl~15549 at LC_X21_Y9_N2
--operation mode is normal

A1L132 = !Q1_daddr_c[0] & P1L321 # !nRESET;


--J1_rx_uart_full_s is rx_uart:inst8|rx_uart_full_s at LC_X24_Y7_N4
--operation mode is normal

J1_rx_uart_full_s_lut_out = J1L75 & (!J1_rx_8_count[2] # !J1_rx_8_count[1] # !J1_rx_8_count[0]);
J1_rx_uart_full_s = DFFEA(J1_rx_uart_full_s_lut_out, GLOBAL(UCLK), GLOBAL(nRESET), , , , );


--L1_stack_addrs_c[3][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][0] at LC_X10_Y6_N7
--operation mode is normal

L1_stack_addrs_c[3][0]_lut_out = M1L14 & (L1L88 & A1L731 # !L1L88 & L1_stack_addrs_c[2][0]) # !M1L14 & (L1L88 & L1_stack_addrs_c[2][0] # !L1L88 & A1L731);
L1_stack_addrs_c[3][0] = DFFEA(L1_stack_addrs_c[3][0]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L721 is rtl~2745 at LC_X10_Y6_N9
--operation mode is normal

A1L721 = L1_stack_addrs_c[3][0] & (L1_stack_addrs_c[2][0] # M1L14) # !L1_stack_addrs_c[3][0] & L1_stack_addrs_c[2][0] & !M1L14;


--L1_stack_addrs_c[3][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][1] at LC_X8_Y8_N2
--operation mode is normal

L1_stack_addrs_c[3][1]_lut_out = M1L14 & (L1L88 & A1L831 # !L1L88 & L1_stack_addrs_c[2][1]) # !M1L14 & (L1L88 & L1_stack_addrs_c[2][1] # !L1L88 & A1L831);
L1_stack_addrs_c[3][1] = DFFEA(L1_stack_addrs_c[3][1]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L821 is rtl~2755 at LC_X8_Y8_N7
--operation mode is normal

A1L821 = L1_stack_addrs_c[2][1] & (L1_stack_addrs_c[3][1] # !M1L14) # !L1_stack_addrs_c[2][1] & L1_stack_addrs_c[3][1] & M1L14;


--L1_stack_addrs_c[3][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][2] at LC_X11_Y10_N2
--operation mode is normal

L1_stack_addrs_c[3][2]_lut_out = M1L14 & (L1L88 & A1L931 # !L1L88 & L1_stack_addrs_c[2][2]) # !M1L14 & (L1L88 & L1_stack_addrs_c[2][2] # !L1L88 & A1L931);
L1_stack_addrs_c[3][2] = DFFEA(L1_stack_addrs_c[3][2]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L921 is rtl~2765 at LC_X11_Y10_N3
--operation mode is normal

A1L921 = L1_stack_addrs_c[3][2] & (L1_stack_addrs_c[2][2] # M1L14) # !L1_stack_addrs_c[3][2] & L1_stack_addrs_c[2][2] & !M1L14;


--L1_stack_addrs_c[3][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][3] at LC_X8_Y7_N9
--operation mode is normal

L1_stack_addrs_c[3][3]_lut_out = L1_stack_addrs_c[2][3] & (A1L041 # M1L14 $ L1L88) # !L1_stack_addrs_c[2][3] & A1L041 & (M1L14 $ !L1L88);
L1_stack_addrs_c[3][3] = DFFEA(L1_stack_addrs_c[3][3]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L031 is rtl~2775 at LC_X8_Y7_N1
--operation mode is normal

A1L031 = L1_stack_addrs_c[2][3] & (L1_stack_addrs_c[3][3] # !M1L14) # !L1_stack_addrs_c[2][3] & L1_stack_addrs_c[3][3] & M1L14;


--L1_stack_addrs_c[3][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][4] at LC_X9_Y5_N1
--operation mode is normal

L1_stack_addrs_c[3][4]_lut_out = L1_stack_addrs_c[2][4] & (A1L141 # M1L14 $ L1L88) # !L1_stack_addrs_c[2][4] & A1L141 & (M1L14 $ !L1L88);
L1_stack_addrs_c[3][4] = DFFEA(L1_stack_addrs_c[3][4]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L131 is rtl~2785 at LC_X11_Y5_N8
--operation mode is normal

A1L131 = L1_stack_addrs_c[2][4] & (L1_stack_addrs_c[3][4] # !M1L14) # !L1_stack_addrs_c[2][4] & L1_stack_addrs_c[3][4] & M1L14;


--L1_stack_addrs_c[3][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][5] at LC_X9_Y8_N7
--operation mode is normal

L1_stack_addrs_c[3][5]_lut_out = L1L88 & (M1L14 & A1L241 # !M1L14 & L1_stack_addrs_c[2][5]) # !L1L88 & (M1L14 & L1_stack_addrs_c[2][5] # !M1L14 & A1L241);
L1_stack_addrs_c[3][5] = DFFEA(L1_stack_addrs_c[3][5]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L231 is rtl~2795 at LC_X9_Y8_N8
--operation mode is normal

A1L231 = L1_stack_addrs_c[2][5] & (L1_stack_addrs_c[3][5] # !M1L14) # !L1_stack_addrs_c[2][5] & L1_stack_addrs_c[3][5] & M1L14;


--L1_stack_addrs_c[3][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][6] at LC_X9_Y10_N5
--operation mode is normal

L1_stack_addrs_c[3][6]_lut_out = M1L14 & (L1L88 & A1L341 # !L1L88 & L1_stack_addrs_c[2][6]) # !M1L14 & (L1L88 & L1_stack_addrs_c[2][6] # !L1L88 & A1L341);
L1_stack_addrs_c[3][6] = DFFEA(L1_stack_addrs_c[3][6]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L331 is rtl~2805 at LC_X9_Y10_N3
--operation mode is normal

A1L331 = L1_stack_addrs_c[2][6] & (L1_stack_addrs_c[3][6] # !M1L14) # !L1_stack_addrs_c[2][6] & L1_stack_addrs_c[3][6] & M1L14;


--L1_stack_addrs_c[3][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][7] at LC_X10_Y10_N6
--operation mode is normal

L1_stack_addrs_c[3][7]_lut_out = L1_stack_addrs_c[2][7] & (A1L441 # M1L14 $ L1L88) # !L1_stack_addrs_c[2][7] & A1L441 & (M1L14 $ !L1L88);
L1_stack_addrs_c[3][7] = DFFEA(L1_stack_addrs_c[3][7]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L431 is rtl~2815 at LC_X10_Y10_N8
--operation mode is normal

A1L431 = L1_stack_addrs_c[3][7] & (L1_stack_addrs_c[2][7] # M1L14) # !L1_stack_addrs_c[3][7] & L1_stack_addrs_c[2][7] & !M1L14;


--L1_stack_addrs_c[3][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][8] at LC_X8_Y5_N9
--operation mode is normal

L1_stack_addrs_c[3][8]_lut_out = M1L14 & (L1L88 & A1L541 # !L1L88 & L1_stack_addrs_c[2][8]) # !M1L14 & (L1L88 & L1_stack_addrs_c[2][8] # !L1L88 & A1L541);
L1_stack_addrs_c[3][8] = DFFEA(L1_stack_addrs_c[3][8]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L531 is rtl~2825 at LC_X8_Y5_N2
--operation mode is normal

A1L531 = L1_stack_addrs_c[2][8] & (L1_stack_addrs_c[3][8] # !M1L14) # !L1_stack_addrs_c[2][8] & L1_stack_addrs_c[3][8] & M1L14;


--L1_stack_addrs_c[3][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][9] at LC_X8_Y9_N1
--operation mode is normal

L1_stack_addrs_c[3][9]_lut_out = M1L14 & (L1L88 & A1L641 # !L1L88 & L1_stack_addrs_c[2][9]) # !M1L14 & (L1L88 & L1_stack_addrs_c[2][9] # !L1L88 & A1L641);
L1_stack_addrs_c[3][9] = DFFEA(L1_stack_addrs_c[3][9]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L631 is rtl~2835 at LC_X8_Y9_N0
--operation mode is normal

A1L631 = L1_stack_addrs_c[3][9] & (M1L14 # L1_stack_addrs_c[2][9]) # !L1_stack_addrs_c[3][9] & !M1L14 & L1_stack_addrs_c[2][9];


--L1_stack_addrs_c[4][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][0] at LC_X9_Y6_N3
--operation mode is normal

L1_stack_addrs_c[4][0]_lut_out = L1_stack_addrs_c[3][0] & (A1L741 # M1L14 $ L1L88) # !L1_stack_addrs_c[3][0] & A1L741 & (M1L14 $ !L1L88);
L1_stack_addrs_c[4][0] = DFFEA(L1_stack_addrs_c[4][0]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L731 is rtl~2845 at LC_X9_Y6_N8
--operation mode is normal

A1L731 = L1_stack_addrs_c[4][0] & (L1_stack_addrs_c[3][0] # M1L14) # !L1_stack_addrs_c[4][0] & L1_stack_addrs_c[3][0] & !M1L14;


--L1_stack_addrs_c[4][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][1] at LC_X8_Y8_N0
--operation mode is normal

L1_stack_addrs_c[4][1]_lut_out = L1_stack_addrs_c[3][1] & (A1L841 # M1L14 $ L1L88) # !L1_stack_addrs_c[3][1] & A1L841 & (M1L14 $ !L1L88);
L1_stack_addrs_c[4][1] = DFFEA(L1_stack_addrs_c[4][1]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L831 is rtl~2855 at LC_X8_Y8_N1
--operation mode is normal

A1L831 = L1_stack_addrs_c[4][1] & (L1_stack_addrs_c[3][1] # M1L14) # !L1_stack_addrs_c[4][1] & L1_stack_addrs_c[3][1] & !M1L14;


--L1_stack_addrs_c[4][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][2] at LC_X11_Y10_N0
--operation mode is normal

L1_stack_addrs_c[4][2]_lut_out = L1_stack_addrs_c[3][2] & (A1L941 # M1L14 $ L1L88) # !L1_stack_addrs_c[3][2] & A1L941 & (M1L14 $ !L1L88);
L1_stack_addrs_c[4][2] = DFFEA(L1_stack_addrs_c[4][2]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L931 is rtl~2865 at LC_X11_Y10_N4
--operation mode is normal

A1L931 = L1_stack_addrs_c[3][2] & (L1_stack_addrs_c[4][2] # !M1L14) # !L1_stack_addrs_c[3][2] & M1L14 & L1_stack_addrs_c[4][2];


--L1_stack_addrs_c[4][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][3] at LC_X8_Y7_N3
--operation mode is normal

L1_stack_addrs_c[4][3]_lut_out = L1_stack_addrs_c[3][3] & (A1L051 # M1L14 $ L1L88) # !L1_stack_addrs_c[3][3] & A1L051 & (M1L14 $ !L1L88);
L1_stack_addrs_c[4][3] = DFFEA(L1_stack_addrs_c[4][3]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L041 is rtl~2875 at LC_X8_Y7_N2
--operation mode is normal

A1L041 = L1_stack_addrs_c[4][3] & (L1_stack_addrs_c[3][3] # M1L14) # !L1_stack_addrs_c[4][3] & L1_stack_addrs_c[3][3] & !M1L14;


--L1_stack_addrs_c[4][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][4] at LC_X9_Y5_N2
--operation mode is normal

L1_stack_addrs_c[4][4]_lut_out = M1L14 & (L1L88 & A1L151 # !L1L88 & L1_stack_addrs_c[3][4]) # !M1L14 & (L1L88 & L1_stack_addrs_c[3][4] # !L1L88 & A1L151);
L1_stack_addrs_c[4][4] = DFFEA(L1_stack_addrs_c[4][4]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L141 is rtl~2885 at LC_X9_Y5_N3
--operation mode is normal

A1L141 = L1_stack_addrs_c[4][4] & (L1_stack_addrs_c[3][4] # M1L14) # !L1_stack_addrs_c[4][4] & L1_stack_addrs_c[3][4] & !M1L14;


--L1_stack_addrs_c[4][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][5] at LC_X9_Y8_N5
--operation mode is normal

L1_stack_addrs_c[4][5]_lut_out = L1_stack_addrs_c[3][5] & (A1L251 # M1L14 $ L1L88) # !L1_stack_addrs_c[3][5] & A1L251 & (M1L14 $ !L1L88);
L1_stack_addrs_c[4][5] = DFFEA(L1_stack_addrs_c[4][5]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L241 is rtl~2895 at LC_X9_Y8_N6
--operation mode is normal

A1L241 = L1_stack_addrs_c[4][5] & (L1_stack_addrs_c[3][5] # M1L14) # !L1_stack_addrs_c[4][5] & L1_stack_addrs_c[3][5] & !M1L14;


--L1_stack_addrs_c[4][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][6] at LC_X9_Y10_N6
--operation mode is normal

L1_stack_addrs_c[4][6]_lut_out = L1_stack_addrs_c[3][6] & (A1L351 # M1L14 $ L1L88) # !L1_stack_addrs_c[3][6] & A1L351 & (M1L14 $ !L1L88);
L1_stack_addrs_c[4][6] = DFFEA(L1_stack_addrs_c[4][6]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L341 is rtl~2905 at LC_X9_Y10_N2
--operation mode is normal

A1L341 = L1_stack_addrs_c[4][6] & (L1_stack_addrs_c[3][6] # M1L14) # !L1_stack_addrs_c[4][6] & L1_stack_addrs_c[3][6] & !M1L14;


--L1_stack_addrs_c[4][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][7] at LC_X10_Y10_N2
--operation mode is normal

L1_stack_addrs_c[4][7]_lut_out = L1_stack_addrs_c[3][7] & (A1L451 # M1L14 $ L1L88) # !L1_stack_addrs_c[3][7] & A1L451 & (M1L14 $ !L1L88);
L1_stack_addrs_c[4][7] = DFFEA(L1_stack_addrs_c[4][7]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L441 is rtl~2915 at LC_X10_Y10_N5
--operation mode is normal

A1L441 = L1_stack_addrs_c[3][7] & (L1_stack_addrs_c[4][7] # !M1L14) # !L1_stack_addrs_c[3][7] & L1_stack_addrs_c[4][7] & M1L14;


--L1_stack_addrs_c[4][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][8] at LC_X8_Y5_N7
--operation mode is normal

L1_stack_addrs_c[4][8]_lut_out = L1_stack_addrs_c[3][8] & (A1L551 # L1L88 $ M1L14) # !L1_stack_addrs_c[3][8] & A1L551 & (L1L88 $ !M1L14);
L1_stack_addrs_c[4][8] = DFFEA(L1_stack_addrs_c[4][8]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L541 is rtl~2925 at LC_X8_Y5_N8
--operation mode is normal

A1L541 = L1_stack_addrs_c[4][8] & (L1_stack_addrs_c[3][8] # M1L14) # !L1_stack_addrs_c[4][8] & L1_stack_addrs_c[3][8] & !M1L14;


--L1_stack_addrs_c[4][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][9] at LC_X8_Y9_N9
--operation mode is normal

L1_stack_addrs_c[4][9]_lut_out = L1_stack_addrs_c[3][9] & (A1L651 # M1L14 $ L1L88) # !L1_stack_addrs_c[3][9] & A1L651 & (M1L14 $ !L1L88);
L1_stack_addrs_c[4][9] = DFFEA(L1_stack_addrs_c[4][9]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L641 is rtl~2935 at LC_X8_Y9_N7
--operation mode is normal

A1L641 = L1_stack_addrs_c[3][9] & (L1_stack_addrs_c[4][9] # !M1L14) # !L1_stack_addrs_c[3][9] & L1_stack_addrs_c[4][9] & M1L14;


--L1_stack_addrs_c[5][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][0] at LC_X9_Y6_N5
--operation mode is normal

L1_stack_addrs_c[5][0]_lut_out = M1L14 & (L1L88 & A1L751 # !L1L88 & L1_stack_addrs_c[4][0]) # !M1L14 & (L1L88 & L1_stack_addrs_c[4][0] # !L1L88 & A1L751);
L1_stack_addrs_c[5][0] = DFFEA(L1_stack_addrs_c[5][0]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L741 is rtl~2945 at LC_X9_Y6_N7
--operation mode is normal

A1L741 = L1_stack_addrs_c[4][0] & (L1_stack_addrs_c[5][0] # !M1L14) # !L1_stack_addrs_c[4][0] & L1_stack_addrs_c[5][0] & M1L14;


--L1_stack_addrs_c[5][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][1] at LC_X8_Y8_N4
--operation mode is normal

L1_stack_addrs_c[5][1]_lut_out = M1L14 & (L1L88 & A1L851 # !L1L88 & L1_stack_addrs_c[4][1]) # !M1L14 & (L1L88 & L1_stack_addrs_c[4][1] # !L1L88 & A1L851);
L1_stack_addrs_c[5][1] = DFFEA(L1_stack_addrs_c[5][1]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L841 is rtl~2955 at LC_X8_Y8_N5
--operation mode is normal

A1L841 = L1_stack_addrs_c[4][1] & (L1_stack_addrs_c[5][1] # !M1L14) # !L1_stack_addrs_c[4][1] & L1_stack_addrs_c[5][1] & M1L14;


--L1_stack_addrs_c[5][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][2] at LC_X11_Y10_N1
--operation mode is normal

L1_stack_addrs_c[5][2]_lut_out = M1L14 & (L1L88 & A1L951 # !L1L88 & L1_stack_addrs_c[4][2]) # !M1L14 & (L1L88 & L1_stack_addrs_c[4][2] # !L1L88 & A1L951);
L1_stack_addrs_c[5][2] = DFFEA(L1_stack_addrs_c[5][2]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L941 is rtl~2965 at LC_X11_Y10_N8
--operation mode is normal

A1L941 = L1_stack_addrs_c[4][2] & (L1_stack_addrs_c[5][2] # !M1L14) # !L1_stack_addrs_c[4][2] & L1_stack_addrs_c[5][2] & M1L14;


--L1_stack_addrs_c[5][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][3] at LC_X8_Y7_N8
--operation mode is normal

L1_stack_addrs_c[5][3]_lut_out = L1_stack_addrs_c[4][3] & (A1L061 # M1L14 $ L1L88) # !L1_stack_addrs_c[4][3] & A1L061 & (M1L14 $ !L1L88);
L1_stack_addrs_c[5][3] = DFFEA(L1_stack_addrs_c[5][3]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L051 is rtl~2975 at LC_X8_Y7_N0
--operation mode is normal

A1L051 = L1_stack_addrs_c[4][3] & (L1_stack_addrs_c[5][3] # !M1L14) # !L1_stack_addrs_c[4][3] & L1_stack_addrs_c[5][3] & M1L14;


--L1_stack_addrs_c[5][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][4] at LC_X9_Y5_N6
--operation mode is normal

L1_stack_addrs_c[5][4]_lut_out = L1_stack_addrs_c[4][4] & (A1L161 # L1L88 $ M1L14) # !L1_stack_addrs_c[4][4] & A1L161 & (L1L88 $ !M1L14);
L1_stack_addrs_c[5][4] = DFFEA(L1_stack_addrs_c[5][4]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L151 is rtl~2985 at LC_X9_Y5_N4
--operation mode is normal

A1L151 = L1_stack_addrs_c[5][4] & (L1_stack_addrs_c[4][4] # M1L14) # !L1_stack_addrs_c[5][4] & L1_stack_addrs_c[4][4] & !M1L14;


--L1_stack_addrs_c[5][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][5] at LC_X9_Y8_N3
--operation mode is normal

L1_stack_addrs_c[5][5]_lut_out = M1L14 & (L1L88 & A1L261 # !L1L88 & L1_stack_addrs_c[4][5]) # !M1L14 & (L1L88 & L1_stack_addrs_c[4][5] # !L1L88 & A1L261);
L1_stack_addrs_c[5][5] = DFFEA(L1_stack_addrs_c[5][5]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L251 is rtl~2995 at LC_X9_Y8_N4
--operation mode is normal

A1L251 = L1_stack_addrs_c[4][5] & (L1_stack_addrs_c[5][5] # !M1L14) # !L1_stack_addrs_c[4][5] & L1_stack_addrs_c[5][5] & M1L14;


--L1_stack_addrs_c[5][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][6] at LC_X9_Y10_N0
--operation mode is normal

L1_stack_addrs_c[5][6]_lut_out = L1_stack_addrs_c[4][6] & (A1L361 # M1L14 $ L1L88) # !L1_stack_addrs_c[4][6] & A1L361 & (M1L14 $ !L1L88);
L1_stack_addrs_c[5][6] = DFFEA(L1_stack_addrs_c[5][6]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L351 is rtl~3005 at LC_X9_Y10_N4
--operation mode is normal

A1L351 = L1_stack_addrs_c[4][6] & (L1_stack_addrs_c[5][6] # !M1L14) # !L1_stack_addrs_c[4][6] & L1_stack_addrs_c[5][6] & M1L14;


--L1_stack_addrs_c[5][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][7] at LC_X10_Y10_N3
--operation mode is normal

L1_stack_addrs_c[5][7]_lut_out = L1_stack_addrs_c[4][7] & (A1L461 # M1L14 $ L1L88) # !L1_stack_addrs_c[4][7] & A1L461 & (M1L14 $ !L1L88);
L1_stack_addrs_c[5][7] = DFFEA(L1_stack_addrs_c[5][7]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L451 is rtl~3015 at LC_X10_Y10_N1
--operation mode is normal

A1L451 = L1_stack_addrs_c[5][7] & (L1_stack_addrs_c[4][7] # M1L14) # !L1_stack_addrs_c[5][7] & L1_stack_addrs_c[4][7] & !M1L14;


--L1_stack_addrs_c[5][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][8] at LC_X8_Y5_N5
--operation mode is normal

L1_stack_addrs_c[5][8]_lut_out = L1_stack_addrs_c[4][8] & (A1L561 # L1L88 $ M1L14) # !L1_stack_addrs_c[4][8] & A1L561 & (L1L88 $ !M1L14);
L1_stack_addrs_c[5][8] = DFFEA(L1_stack_addrs_c[5][8]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L551 is rtl~3025 at LC_X8_Y5_N6
--operation mode is normal

A1L551 = L1_stack_addrs_c[5][8] & (L1_stack_addrs_c[4][8] # M1L14) # !L1_stack_addrs_c[5][8] & L1_stack_addrs_c[4][8] & !M1L14;


--L1_stack_addrs_c[5][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][9] at LC_X8_Y9_N5
--operation mode is normal

L1_stack_addrs_c[5][9]_lut_out = L1_stack_addrs_c[4][9] & (A1L661 # M1L14 $ L1L88) # !L1_stack_addrs_c[4][9] & A1L661 & (M1L14 $ !L1L88);
L1_stack_addrs_c[5][9] = DFFEA(L1_stack_addrs_c[5][9]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L651 is rtl~3035 at LC_X8_Y9_N8
--operation mode is normal

A1L651 = L1_stack_addrs_c[4][9] & (L1_stack_addrs_c[5][9] # !M1L14) # !L1_stack_addrs_c[4][9] & M1L14 & L1_stack_addrs_c[5][9];


--L1_stack_addrs_c[6][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][0] at LC_X9_Y6_N1
--operation mode is normal

L1_stack_addrs_c[6][0]_lut_out = L1L88 & (M1L14 & A1L761 # !M1L14 & L1_stack_addrs_c[5][0]) # !L1L88 & (M1L14 & L1_stack_addrs_c[5][0] # !M1L14 & A1L761);
L1_stack_addrs_c[6][0] = DFFEA(L1_stack_addrs_c[6][0]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L751 is rtl~3045 at LC_X9_Y6_N9
--operation mode is normal

A1L751 = L1_stack_addrs_c[6][0] & (L1_stack_addrs_c[5][0] # M1L14) # !L1_stack_addrs_c[6][0] & L1_stack_addrs_c[5][0] & !M1L14;


--L1_stack_addrs_c[6][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][1] at LC_X8_Y8_N9
--operation mode is normal

L1_stack_addrs_c[6][1]_lut_out = M1L14 & (L1L88 & A1L861 # !L1L88 & L1_stack_addrs_c[5][1]) # !M1L14 & (L1L88 & L1_stack_addrs_c[5][1] # !L1L88 & A1L861);
L1_stack_addrs_c[6][1] = DFFEA(L1_stack_addrs_c[6][1]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L851 is rtl~3055 at LC_X8_Y8_N3
--operation mode is normal

A1L851 = L1_stack_addrs_c[5][1] & (L1_stack_addrs_c[6][1] # !M1L14) # !L1_stack_addrs_c[5][1] & L1_stack_addrs_c[6][1] & M1L14;


--L1_stack_addrs_c[6][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][2] at LC_X11_Y10_N6
--operation mode is normal

L1_stack_addrs_c[6][2]_lut_out = L1_stack_addrs_c[5][2] & (A1L961 # L1L88 $ M1L14) # !L1_stack_addrs_c[5][2] & A1L961 & (L1L88 $ !M1L14);
L1_stack_addrs_c[6][2] = DFFEA(L1_stack_addrs_c[6][2]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L951 is rtl~3065 at LC_X11_Y10_N9
--operation mode is normal

A1L951 = L1_stack_addrs_c[6][2] & (L1_stack_addrs_c[5][2] # M1L14) # !L1_stack_addrs_c[6][2] & L1_stack_addrs_c[5][2] & !M1L14;


--L1_stack_addrs_c[6][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][3] at LC_X8_Y7_N5
--operation mode is normal

L1_stack_addrs_c[6][3]_lut_out = L1_stack_addrs_c[5][3] & (A1L071 # M1L14 $ L1L88) # !L1_stack_addrs_c[5][3] & A1L071 & (M1L14 $ !L1L88);
L1_stack_addrs_c[6][3] = DFFEA(L1_stack_addrs_c[6][3]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L061 is rtl~3075 at LC_X8_Y7_N7
--operation mode is normal

A1L061 = L1_stack_addrs_c[6][3] & (L1_stack_addrs_c[5][3] # M1L14) # !L1_stack_addrs_c[6][3] & L1_stack_addrs_c[5][3] & !M1L14;


--L1_stack_addrs_c[6][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][4] at LC_X9_Y5_N8
--operation mode is normal

L1_stack_addrs_c[6][4]_lut_out = L1_stack_addrs_c[5][4] & (A1L171 # L1L88 $ M1L14) # !L1_stack_addrs_c[5][4] & A1L171 & (L1L88 $ !M1L14);
L1_stack_addrs_c[6][4] = DFFEA(L1_stack_addrs_c[6][4]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L161 is rtl~3085 at LC_X9_Y5_N5
--operation mode is normal

A1L161 = L1_stack_addrs_c[5][4] & (L1_stack_addrs_c[6][4] # !M1L14) # !L1_stack_addrs_c[5][4] & L1_stack_addrs_c[6][4] & M1L14;


--L1_stack_addrs_c[6][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][5] at LC_X9_Y9_N2
--operation mode is normal

L1_stack_addrs_c[6][5]_lut_out = L1_stack_addrs_c[5][5] & (A1L271 # M1L14 $ L1L88) # !L1_stack_addrs_c[5][5] & A1L271 & (M1L14 $ !L1L88);
L1_stack_addrs_c[6][5] = DFFEA(L1_stack_addrs_c[6][5]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L261 is rtl~3095 at LC_X9_Y9_N0
--operation mode is normal

A1L261 = L1_stack_addrs_c[6][5] & (L1_stack_addrs_c[5][5] # M1L14) # !L1_stack_addrs_c[6][5] & L1_stack_addrs_c[5][5] & !M1L14;


--L1_stack_addrs_c[6][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][6] at LC_X9_Y10_N1
--operation mode is normal

L1_stack_addrs_c[6][6]_lut_out = M1L14 & (L1L88 & A1L371 # !L1L88 & L1_stack_addrs_c[5][6]) # !M1L14 & (L1L88 & L1_stack_addrs_c[5][6] # !L1L88 & A1L371);
L1_stack_addrs_c[6][6] = DFFEA(L1_stack_addrs_c[6][6]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L361 is rtl~3105 at LC_X9_Y10_N8
--operation mode is normal

A1L361 = L1_stack_addrs_c[6][6] & (L1_stack_addrs_c[5][6] # M1L14) # !L1_stack_addrs_c[6][6] & L1_stack_addrs_c[5][6] & !M1L14;


--L1_stack_addrs_c[6][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][7] at LC_X10_Y9_N4
--operation mode is normal

L1_stack_addrs_c[6][7]_lut_out = M1L14 & (L1L88 & A1L471 # !L1L88 & L1_stack_addrs_c[5][7]) # !M1L14 & (L1L88 & L1_stack_addrs_c[5][7] # !L1L88 & A1L471);
L1_stack_addrs_c[6][7] = DFFEA(L1_stack_addrs_c[6][7]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L461 is rtl~3115 at LC_X10_Y10_N7
--operation mode is normal

A1L461 = L1_stack_addrs_c[6][7] & (L1_stack_addrs_c[5][7] # M1L14) # !L1_stack_addrs_c[6][7] & L1_stack_addrs_c[5][7] & !M1L14;


--L1_stack_addrs_c[6][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][8] at LC_X8_Y5_N1
--operation mode is normal

L1_stack_addrs_c[6][8]_lut_out = M1L14 & (L1L88 & A1L571 # !L1L88 & L1_stack_addrs_c[5][8]) # !M1L14 & (L1L88 & L1_stack_addrs_c[5][8] # !L1L88 & A1L571);
L1_stack_addrs_c[6][8] = DFFEA(L1_stack_addrs_c[6][8]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L561 is rtl~3125 at LC_X8_Y5_N4
--operation mode is normal

A1L561 = L1_stack_addrs_c[6][8] & (L1_stack_addrs_c[5][8] # M1L14) # !L1_stack_addrs_c[6][8] & L1_stack_addrs_c[5][8] & !M1L14;


--L1_stack_addrs_c[6][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][9] at LC_X8_Y9_N3
--operation mode is normal

L1_stack_addrs_c[6][9]_lut_out = M1L14 & (L1L88 & A1L671 # !L1L88 & L1_stack_addrs_c[5][9]) # !M1L14 & (L1L88 & L1_stack_addrs_c[5][9] # !L1L88 & A1L671);
L1_stack_addrs_c[6][9] = DFFEA(L1_stack_addrs_c[6][9]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L661 is rtl~3135 at LC_X8_Y9_N4
--operation mode is normal

A1L661 = L1_stack_addrs_c[6][9] & (M1L14 # L1_stack_addrs_c[5][9]) # !L1_stack_addrs_c[6][9] & !M1L14 & L1_stack_addrs_c[5][9];


--L1_stack_addrs_c[7][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][0] at LC_X9_Y6_N4
--operation mode is normal

L1_stack_addrs_c[7][0]_lut_out = M1L14 & L1_stack_addrs_c[6][0] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][0] # !L1L88 & L1_stack_addrs_c[7][0]);
L1_stack_addrs_c[7][0] = DFFEA(L1_stack_addrs_c[7][0]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L761 is rtl~3145 at LC_X9_Y6_N0
--operation mode is normal

A1L761 = L1_stack_addrs_c[6][0] & (L1_stack_addrs_c[7][0] # !M1L14) # !L1_stack_addrs_c[6][0] & L1_stack_addrs_c[7][0] & M1L14;


--L1_stack_addrs_c[7][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][1] at LC_X9_Y8_N9
--operation mode is normal

L1_stack_addrs_c[7][1]_lut_out = M1L14 & L1_stack_addrs_c[6][1] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][1] # !L1L88 & L1_stack_addrs_c[7][1]);
L1_stack_addrs_c[7][1] = DFFEA(L1_stack_addrs_c[7][1]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L861 is rtl~3155 at LC_X9_Y8_N2
--operation mode is normal

A1L861 = L1_stack_addrs_c[6][1] & (L1_stack_addrs_c[7][1] # !M1L14) # !L1_stack_addrs_c[6][1] & L1_stack_addrs_c[7][1] & M1L14;


--L1_stack_addrs_c[7][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][2] at LC_X11_Y10_N7
--operation mode is normal

L1_stack_addrs_c[7][2]_lut_out = M1L14 & L1_stack_addrs_c[6][2] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][2] # !L1L88 & L1_stack_addrs_c[7][2]);
L1_stack_addrs_c[7][2] = DFFEA(L1_stack_addrs_c[7][2]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L961 is rtl~3165 at LC_X11_Y10_N5
--operation mode is normal

A1L961 = L1_stack_addrs_c[6][2] & (L1_stack_addrs_c[7][2] # !M1L14) # !L1_stack_addrs_c[6][2] & L1_stack_addrs_c[7][2] & M1L14;


--L1_stack_addrs_c[7][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][3] at LC_X8_Y7_N6
--operation mode is normal

L1_stack_addrs_c[7][3]_lut_out = M1L14 & L1_stack_addrs_c[6][3] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][3] # !L1L88 & L1_stack_addrs_c[7][3]);
L1_stack_addrs_c[7][3] = DFFEA(L1_stack_addrs_c[7][3]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L071 is rtl~3175 at LC_X8_Y7_N4
--operation mode is normal

A1L071 = L1_stack_addrs_c[7][3] & (L1_stack_addrs_c[6][3] # M1L14) # !L1_stack_addrs_c[7][3] & L1_stack_addrs_c[6][3] & !M1L14;


--L1_stack_addrs_c[7][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][4] at LC_X9_Y5_N0
--operation mode is normal

L1_stack_addrs_c[7][4]_lut_out = M1L14 & L1_stack_addrs_c[6][4] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][4] # !L1L88 & L1_stack_addrs_c[7][4]);
L1_stack_addrs_c[7][4] = DFFEA(L1_stack_addrs_c[7][4]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L171 is rtl~3185 at LC_X9_Y5_N7
--operation mode is normal

A1L171 = L1_stack_addrs_c[7][4] & (L1_stack_addrs_c[6][4] # M1L14) # !L1_stack_addrs_c[7][4] & L1_stack_addrs_c[6][4] & !M1L14;


--L1_stack_addrs_c[7][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][5] at LC_X9_Y9_N5
--operation mode is normal

L1_stack_addrs_c[7][5]_lut_out = M1L14 & L1_stack_addrs_c[6][5] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][5] # !L1L88 & L1_stack_addrs_c[7][5]);
L1_stack_addrs_c[7][5] = DFFEA(L1_stack_addrs_c[7][5]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L271 is rtl~3195 at LC_X9_Y9_N4
--operation mode is normal

A1L271 = L1_stack_addrs_c[7][5] & (L1_stack_addrs_c[6][5] # M1L14) # !L1_stack_addrs_c[7][5] & L1_stack_addrs_c[6][5] & !M1L14;


--L1_stack_addrs_c[7][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][6] at LC_X9_Y10_N7
--operation mode is normal

L1_stack_addrs_c[7][6]_lut_out = M1L14 & L1_stack_addrs_c[6][6] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][6] # !L1L88 & L1_stack_addrs_c[7][6]);
L1_stack_addrs_c[7][6] = DFFEA(L1_stack_addrs_c[7][6]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L371 is rtl~3205 at LC_X9_Y10_N9
--operation mode is normal

A1L371 = L1_stack_addrs_c[6][6] & (L1_stack_addrs_c[7][6] # !M1L14) # !L1_stack_addrs_c[6][6] & L1_stack_addrs_c[7][6] & M1L14;


--L1_stack_addrs_c[7][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][7] at LC_X9_Y9_N8
--operation mode is normal

L1_stack_addrs_c[7][7]_lut_out = M1L14 & L1_stack_addrs_c[6][7] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][7] # !L1L88 & L1_stack_addrs_c[7][7]);
L1_stack_addrs_c[7][7] = DFFEA(L1_stack_addrs_c[7][7]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L471 is rtl~3215 at LC_X9_Y9_N3
--operation mode is normal

A1L471 = L1_stack_addrs_c[6][7] & (L1_stack_addrs_c[7][7] # !M1L14) # !L1_stack_addrs_c[6][7] & L1_stack_addrs_c[7][7] & M1L14;


--L1_stack_addrs_c[7][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][8] at LC_X8_Y5_N3
--operation mode is normal

L1_stack_addrs_c[7][8]_lut_out = L1L88 & L1_stack_addrs_c[6][8] & !M1L14 # !L1L88 & (M1L14 & L1_stack_addrs_c[6][8] # !M1L14 & L1_stack_addrs_c[7][8]);
L1_stack_addrs_c[7][8] = DFFEA(L1_stack_addrs_c[7][8]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L571 is rtl~3225 at LC_X8_Y5_N0
--operation mode is normal

A1L571 = L1_stack_addrs_c[6][8] & (L1_stack_addrs_c[7][8] # !M1L14) # !L1_stack_addrs_c[6][8] & L1_stack_addrs_c[7][8] & M1L14;


--L1_stack_addrs_c[7][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][9] at LC_X8_Y9_N6
--operation mode is normal

L1_stack_addrs_c[7][9]_lut_out = M1L14 & L1_stack_addrs_c[6][9] & !L1L88 # !M1L14 & (L1L88 & L1_stack_addrs_c[6][9] # !L1L88 & L1_stack_addrs_c[7][9]);
L1_stack_addrs_c[7][9] = DFFEA(L1_stack_addrs_c[7][9]_lut_out, GLOBAL(UCLK), VCC, , L1L68, , );


--A1L671 is rtl~3235 at LC_X8_Y9_N2
--operation mode is normal

A1L671 = L1_stack_addrs_c[7][9] & (L1_stack_addrs_c[6][9] # M1L14) # !L1_stack_addrs_c[7][9] & L1_stack_addrs_c[6][9] & !M1L14;


--UCLK is UCLK at Pin_10
--operation mode is input

UCLK = INPUT();


--nRESET is nRESET at Pin_66
--operation mode is input

nRESET = INPUT();


--PORTA_IN[7] is PORTA_IN[7] at Pin_48
--operation mode is input

PORTA_IN[7] = INPUT();


--PORTB_IN[7] is PORTB_IN[7] at Pin_49
--operation mode is input

PORTB_IN[7] = INPUT();


--PORTA_IN[6] is PORTA_IN[6] at Pin_54
--operation mode is input

PORTA_IN[6] = INPUT();


--PORTB_IN[6] is PORTB_IN[6] at Pin_56
--operation mode is input

PORTB_IN[6] = INPUT();


--PORTA_IN[0] is PORTA_IN[0] at Pin_39
--operation mode is input

PORTA_IN[0] = INPUT();


--PORTB_IN[0] is PORTB_IN[0] at Pin_42
--operation mode is input

PORTB_IN[0] = INPUT();


--PORTA_IN[1] is PORTA_IN[1] at Pin_89
--operation mode is input

PORTA_IN[1] = INPUT();


--PORTB_IN[1] is PORTB_IN[1] at Pin_88
--operation mode is input

PORTB_IN[1] = INPUT();


--PORTA_IN[2] is PORTA_IN[2] at Pin_37
--operation mode is input

PORTA_IN[2] = INPUT();


--PORTB_IN[2] is PORTB_IN[2] at Pin_87
--operation mode is input

PORTB_IN[2] = INPUT();


--PORTA_IN[3] is PORTA_IN[3] at Pin_68
--operation mode is input

PORTA_IN[3] = INPUT();


--PORTB_IN[3] is PORTB_IN[3] at Pin_86
--operation mode is input

PORTB_IN[3] = INPUT();


--PORTA_IN[4] is PORTA_IN[4] at Pin_50
--operation mode is input

PORTA_IN[4] = INPUT();


--PORTB_IN[4] is PORTB_IN[4] at Pin_41
--operation mode is input

PORTB_IN[4] = INPUT();


--PORTA_IN[5] is PORTA_IN[5] at Pin_36
--operation mode is input

PORTA_IN[5] = INPUT();


--PORTB_IN[5] is PORTB_IN[5] at Pin_38
--operation mode is input

PORTB_IN[5] = INPUT();


--RXD is RXD at Pin_65
--operation mode is input

RXD = INPUT();


--IN_INT[0] is IN_INT[0] at Pin_21
--operation mode is input

IN_INT[0] = INPUT();


--IN_INT[1] is IN_INT[1] at Pin_40
--operation mode is input

IN_INT[1] = INPUT();


--IN_INT[2] is IN_INT[2] at Pin_47
--operation mode is input

IN_INT[2] = INPUT();


--IN_INT[3] is IN_INT[3] at Pin_57
--operation mode is input

IN_INT[3] = INPUT();


--TXD is TXD at Pin_78
--operation mode is output

TXD = OUTPUT(!C1L55Q);


--PORTA_OUT[7] is PORTA_OUT[7] at Pin_84
--operation mode is output

PORTA_OUT[7] = OUTPUT(K1L31Q);


--PORTA_OUT[6] is PORTA_OUT[6] at Pin_79
--operation mode is output

PORTA_OUT[6] = OUTPUT(K1L21Q);


--PORTA_OUT[5] is PORTA_OUT[5] at Pin_74
--operation mode is output

PORTA_OUT[5] = OUTPUT(K1L11Q);


--PORTA_OUT[4] is PORTA_OUT[4] at Pin_73
--operation mode is output

PORTA_OUT[4] = OUTPUT(K1L01Q);


--PORTA_OUT[3] is PORTA_OUT[3] at Pin_76
--operation mode is output

PORTA_OUT[3] = OUTPUT(K1L9Q);


--PORTA_OUT[2] is PORTA_OUT[2] at Pin_71
--operation mode is output

PORTA_OUT[2] = OUTPUT(K1L8Q);


--PORTA_OUT[1] is PORTA_OUT[1] at Pin_90
--operation mode is output

PORTA_OUT[1] = OUTPUT(K1L7Q);


--PORTA_OUT[0] is PORTA_OUT[0] at Pin_85
--operation mode is output

PORTA_OUT[0] = OUTPUT(K1L6Q);


--PORTB_OUT[7] is PORTB_OUT[7] at Pin_70
--operation mode is output

PORTB_OUT[7] = OUTPUT(K1L12Q);


--PORTB_OUT[6] is PORTB_OUT[6] at Pin_55
--operation mode is output

PORTB_OUT[6] = OUTPUT(K1L02Q);


--PORTB_OUT[5] is PORTB_OUT[5] at Pin_72
--operation mode is output

PORTB_OUT[5] = OUTPUT(K1L91Q);


--PORTB_OUT[4] is PORTB_OUT[4] at Pin_75
--operation mode is output

PORTB_OUT[4] = OUTPUT(K1L81Q);


--PORTB_OUT[3] is PORTB_OUT[3] at Pin_69
--operation mode is output

PORTB_OUT[3] = OUTPUT(K1L71Q);


--PORTB_OUT[2] is PORTB_OUT[2] at Pin_77
--operation mode is output

PORTB_OUT[2] = OUTPUT(K1L61Q);


--PORTB_OUT[1] is PORTB_OUT[1] at Pin_53
--operation mode is output

PORTB_OUT[1] = OUTPUT(K1L51Q);


--PORTB_OUT[0] is PORTB_OUT[0] at Pin_51
--operation mode is output

PORTB_OUT[0] = OUTPUT(K1L41Q);


