# [doc = "Register `PDMCLKCTRL` reader"] pub type R = crate :: R < PdmclkctrlSpec > ; # [doc = "Register `PDMCLKCTRL` writer"] pub type W = crate :: W < PdmclkctrlSpec > ; # [doc = "PDM_CLK frequency configuration.\n\nValue on reset: 138412032"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u32)] pub enum Freq { # [doc = "134217728: PDM_CLK = 32 MHz / 32 = 1.000 MHz"] _1000k = 134217728 , # [doc = "138412032: PDM_CLK = 32 MHz / 31 = 1.032 MHz. Nominal clock for RATIO=Ratio64."] Default = 138412032 , # [doc = "142606336: PDM_CLK = 32 MHz / 30 = 1.067 MHz"] _1067k = 142606336 , # [doc = "159383552: PDM_CLK = 32 MHz / 26 = 1.231 MHz"] _1231k = 159383552 , # [doc = "167772160: PDM_CLK = 32 MHz / 25 = 1.280 MHz. Nominal clock for RATIO=Ratio80."] _1280k = 167772160 , # [doc = "176160768: PDM_CLK = 32 MHz / 24 = 1.333 MHz"] _1333k = 176160768 , } impl From < Freq > for u32 { # [inline (always)] fn from (variant : Freq) -> Self { variant as _ } } impl crate :: FieldSpec for Freq { type Ux = u32 ; } impl crate :: IsEnum for Freq { } # [doc = "Field `FREQ` reader - PDM_CLK frequency configuration."] pub type FreqR = crate :: FieldReader < Freq > ; impl FreqR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Option < Freq > { match self . bits { 134217728 => Some (Freq :: _1000k) , 138412032 => Some (Freq :: Default) , 142606336 => Some (Freq :: _1067k) , 159383552 => Some (Freq :: _1231k) , 167772160 => Some (Freq :: _1280k) , 176160768 => Some (Freq :: _1333k) , _ => None , } } # [doc = "PDM_CLK = 32 MHz / 32 = 1.000 MHz"] # [inline (always)] pub fn is_1000k (& self) -> bool { * self == Freq :: _1000k } # [doc = "PDM_CLK = 32 MHz / 31 = 1.032 MHz. Nominal clock for RATIO=Ratio64."] # [inline (always)] pub fn is_default (& self) -> bool { * self == Freq :: Default } # [doc = "PDM_CLK = 32 MHz / 30 = 1.067 MHz"] # [inline (always)] pub fn is_1067k (& self) -> bool { * self == Freq :: _1067k } # [doc = "PDM_CLK = 32 MHz / 26 = 1.231 MHz"] # [inline (always)] pub fn is_1231k (& self) -> bool { * self == Freq :: _1231k } # [doc = "PDM_CLK = 32 MHz / 25 = 1.280 MHz. Nominal clock for RATIO=Ratio80."] # [inline (always)] pub fn is_1280k (& self) -> bool { * self == Freq :: _1280k } # [doc = "PDM_CLK = 32 MHz / 24 = 1.333 MHz"] # [inline (always)] pub fn is_1333k (& self) -> bool { * self == Freq :: _1333k } } # [doc = "Field `FREQ` writer - PDM_CLK frequency configuration."] pub type FreqW < 'a , REG > = crate :: FieldWriter < 'a , REG , 32 , Freq > ; impl < 'a , REG > FreqW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u32 > { # [doc = "PDM_CLK = 32 MHz / 32 = 1.000 MHz"] # [inline (always)] pub fn _1000k (self) -> & 'a mut crate :: W < REG > { self . variant (Freq :: _1000k) } # [doc = "PDM_CLK = 32 MHz / 31 = 1.032 MHz. Nominal clock for RATIO=Ratio64."] # [inline (always)] pub fn default (self) -> & 'a mut crate :: W < REG > { self . variant (Freq :: Default) } # [doc = "PDM_CLK = 32 MHz / 30 = 1.067 MHz"] # [inline (always)] pub fn _1067k (self) -> & 'a mut crate :: W < REG > { self . variant (Freq :: _1067k) } # [doc = "PDM_CLK = 32 MHz / 26 = 1.231 MHz"] # [inline (always)] pub fn _1231k (self) -> & 'a mut crate :: W < REG > { self . variant (Freq :: _1231k) } # [doc = "PDM_CLK = 32 MHz / 25 = 1.280 MHz. Nominal clock for RATIO=Ratio80."] # [inline (always)] pub fn _1280k (self) -> & 'a mut crate :: W < REG > { self . variant (Freq :: _1280k) } # [doc = "PDM_CLK = 32 MHz / 24 = 1.333 MHz"] # [inline (always)] pub fn _1333k (self) -> & 'a mut crate :: W < REG > { self . variant (Freq :: _1333k) } } impl R { # [doc = "Bits 0:31 - PDM_CLK frequency configuration."] # [inline (always)] pub fn freq (& self) -> FreqR { FreqR :: new (self . bits) } } impl W { # [doc = "Bits 0:31 - PDM_CLK frequency configuration."] # [inline (always)] # [must_use] pub fn freq (& mut self) -> FreqW < PdmclkctrlSpec > { FreqW :: new (self , 0) } } # [doc = "PDM clock generator control\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pdmclkctrl::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pdmclkctrl::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct PdmclkctrlSpec ; impl crate :: RegisterSpec for PdmclkctrlSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`pdmclkctrl::R`](R) reader structure"] impl crate :: Readable for PdmclkctrlSpec { } # [doc = "`write(|w| ..)` method takes [`pdmclkctrl::W`](W) writer structure"] impl crate :: Writable for PdmclkctrlSpec { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; } # [doc = "`reset()` method sets PDMCLKCTRL to value 0x0840_0000"] impl crate :: Resettable for PdmclkctrlSpec { const RESET_VALUE : u32 = 0x0840_0000 ; }