Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Jun 18 00:39:27 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_control_sets -verbose -file top_level_circuit_control_sets_placed.rpt
| Design       : top_level_circuit
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   133 |
|    Minimum number of control sets                        |   133 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   449 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   133 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   108 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             154 |           63 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |            2159 |         1051 |
| Yes          | No                    | Yes                    |              49 |           16 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------+-------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |             Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                  | uart_controller/rx_data[0]_i_1_n_0    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | uart_controller/rx_data[1]_i_1_n_0    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | uart_controller/rx_data[2]_i_1_n_0    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | uart_controller/rx_data[3]_i_1_n_0    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | uart_controller/rx_data[4]_i_1_n_0    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | uart_controller/rx_data[5]_i_1_n_0    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | uart_controller/rx_data[6]_i_1_n_0    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | uart_controller/rx_dv                 |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | uart_controller/tx_i_1_n_0            |                               |                1 |              1 |         1.00 |
|  proc_clk_BUFG                                  |                                       |                               |                1 |              1 |         1.00 |
|  processor/memory/read2_reg[1]_i_2_0[0]         |                                       |                               |                1 |              2 |         2.00 |
|  processor/memory/ja_OBUF[7]_inst_i_6_2[0]      |                                       |                               |                2 |              2 |         1.00 |
|  processor/memory/reg_RegWrite                  |                                       |                               |                1 |              2 |         2.00 |
|  processor/memory/internal_reg1_reg[1]_i_1_0[0] |                                       |                               |                1 |              2 |         2.00 |
|  processor/memory/internal_reg2_reg[1]_i_1_0[0] |                                       |                               |                1 |              2 |         2.00 |
|  processor/memory/read1_reg[1]_i_7_0[0]         |                                       |                               |                1 |              2 |         2.00 |
|  processor/memory/ja_OBUF[7]_inst_i_6_1[0]      |                                       |                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                  |                                       | uart_controller/tx_bit_index0 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                  |                                       | uart_controller/rx_bit_index0 |                2 |              6 |         3.00 |
|  processor/memory/ja_OBUF[7]_inst_i_2_0[0]      |                                       |                               |                3 |              7 |         2.33 |
|  processor/memory/read2_reg[1]_i_2_1[0]         |                                       |                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                  | io_cont/tx_dv_reg[0]                  |                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | uart_controller/rx_data_reg[7]_0      | pl/tx_data[7]_i_1_n_0         |                2 |              8 |         4.00 |
|  io_cont/E[0]                                   |                                       |                               |                2 |              8 |         4.00 |
|  proc_clk_BUFG                                  |                                       | io_cont/reset                 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_67[0]  |                               |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_99[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_98[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_96[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_97[0]  |                               |               17 |             21 |         1.24 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_94[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_93[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_92[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_95[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_71[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_70[0]  |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_7[0]   |                               |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_69[0]  |                               |               15 |             21 |         1.40 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_68[0]  |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_73[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_12[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_13[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_14[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_15[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_10[0]  |                               |               13 |             21 |         1.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_100[0] |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_101[0] |                               |               17 |             21 |         1.24 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_11[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/E[0]              |                               |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                                  | pl/write_data                         |                               |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_63[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_84[0]  |                               |                7 |             21 |         3.00 |
|  processor/id/read1_reg[1]_0[0]                 |                                       |                               |               11 |             21 |         1.91 |
|  processor/id/read2_reg[1]_0[0]                 |                                       |                               |               11 |             21 |         1.91 |
|  proc_clk_BUFG                                  | processor/id/E[0]                     | io_cont/reset                 |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | uart_controller/temp                  |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_72[0]  |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_90[0]  |                               |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_9[0]   |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_89[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_91[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_88[0]  |                               |               11 |             21 |         1.91 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_86[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_87[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_74[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_83[0]  |                               |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_82[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_85[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_81[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_8[0]   |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_80[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_78[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_77[0]  |                               |               13 |             21 |         1.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_76[0]  |                               |               13 |             21 |         1.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_79[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_75[0]  |                               |                4 |             21 |         5.25 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_66[0]  |                               |               11 |             21 |         1.91 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_51[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_4[0]   |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_65[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_41[0]  |                               |               15 |             21 |         1.40 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_42[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_43[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_44[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_45[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_46[0]  |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_47[0]  |                               |               11 |             21 |         1.91 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_48[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_49[0]  |                               |               16 |             21 |         1.31 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_5[0]   |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_50[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_40[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_52[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_53[0]  |                               |               18 |             21 |         1.17 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_54[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_55[0]  |                               |               13 |             21 |         1.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_56[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_57[0]  |                               |               13 |             21 |         1.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_58[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_59[0]  |                               |               11 |             21 |         1.91 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_6[0]   |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_60[0]  |                               |               15 |             21 |         1.40 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_61[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_62[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_26[0]  |                               |                4 |             21 |         5.25 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_64[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_16[0]  |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_17[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_18[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_19[0]  |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_20[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_21[0]  |                               |               11 |             21 |         1.91 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_22[0]  |                               |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_23[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_24[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_25[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_39[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_27[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_28[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_29[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_3[0]   |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_30[0]  |                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_31[0]  |                               |               15 |             21 |         1.40 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_32[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_33[0]  |                               |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_34[0]  |                               |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_35[0]  |                               |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_36[0]  |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_37[0]  |                               |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                  | processor/registers/freeze_reg_38[0]  |                               |               11 |             21 |         1.91 |
|  proc_clk_BUFG                                  | processor/id/write_reg_reg[1]_0[0]    | io_cont/reset                 |                9 |             28 |         3.11 |
| ~io_cont/io_cont_chip_select[1]                 |                                       |                               |                9 |             29 |         3.22 |
|  clk_IBUF_BUFG                                  |                                       |                               |               16 |             44 |         2.75 |
+-------------------------------------------------+---------------------------------------+-------------------------------+------------------+----------------+--------------+


