;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	JMN -1, @-20
	ADD @130, 9
	ADD @130, 9
	SUB <0, @2
	SUB @-127, 100
	CMP 210, 0
	SUB -297, <-120
	SUB 0, @0
	CMP -297, <-120
	ADD 210, 30
	SPL 0, <-22
	SUB 0, 402
	CMP -7, <-120
	CMP -7, <-120
	ADD 210, 30
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 30
	ADD 210, 30
	ADD 3, @31
	ADD 3, @31
	ADD -130, 9
	MOV -1, <-20
	SUB <0, @2
	SLT 121, 0
	MOV -1, <-20
	SLT 210, 30
	MOV -1, <-20
	CMP @-127, 100
	CMP <0, @2
	SLT 30, 1
	JMN <30, 9
	ADD -1, <-920
	SUB -7, <-20
	DJN -130, 9
	ADD #270, 0
	ADD #270, 0
	CMP @-127, 100
	CMP <20, @2
	SLT 0, 402
	SLT 210, 30
	JMN -1, @-20
	CMP -7, <-20
	ADD #210, 31
	SUB 300, 90
	CMP -207, <-120
