VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob127_lemmings1_test.sv:73: $finish called at 1146 (1ps)
Hint: Output 'walk_left' has no mismatches.
Hint: Output 'walk_right' has no mismatches.
Hint: Total mismatched samples is 0 out of 229 samples

Simulation finished at 1146 ps
Mismatches: 0 in 229 samples
