Analysis & Synthesis report for part3
Wed Jun 09 00:03:38 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 11. State Machine - |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram
 17. Source assignments for mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram
 18. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 19. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 20. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 21. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 22. Parameter Settings for User Entity Instance: encrypt:rc4_en_l
 23. Parameter Settings for User Entity Instance: encrypt:rc4_en_r
 24. Parameter Settings for User Entity Instance: BPSK:modulator_l
 25. Parameter Settings for User Entity Instance: BPSK:modulator_r
 26. Parameter Settings for User Entity Instance: mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component
 27. Parameter Settings for User Entity Instance: mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component
 28. Parameter Settings for User Entity Instance: mycircuit:circuit|awgn:noisel
 29. Parameter Settings for User Entity Instance: mycircuit:circuit|awgn:noiser
 30. Parameter Settings for User Entity Instance: BPSK:demodulator_l
 31. Parameter Settings for User Entity Instance: BPSK:demodulator_r
 32. Parameter Settings for User Entity Instance: decrypt:rc4_de_l
 33. Parameter Settings for User Entity Instance: decrypt:rc4_de_r
 34. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 35. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 36. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 37. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 38. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 39. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 40. Parameter Settings for User Entity Instance: audio_codec:codec
 41. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 42. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 43. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 44. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 45. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 46. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 47. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 48. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 49. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 51. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 52. Parameter Settings for Inferred Entity Instance: mycircuit:circuit|awgn:noiser|lpm_divide:Mod2
 53. Parameter Settings for Inferred Entity Instance: mycircuit:circuit|awgn:noiser|lpm_divide:Mod1
 54. Parameter Settings for Inferred Entity Instance: mycircuit:circuit|awgn:noiser|lpm_divide:Mod0
 55. scfifo Parameter Settings by Entity Instance
 56. altpll Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 58. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 59. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 60. Port Connectivity Checks: "decrypt:rc4_de_r"
 61. Port Connectivity Checks: "decrypt:rc4_de_l|rc4:device"
 62. Port Connectivity Checks: "decrypt:rc4_de_l"
 63. Port Connectivity Checks: "BPSK:demodulator_r"
 64. Port Connectivity Checks: "BPSK:demodulator_l"
 65. Port Connectivity Checks: "mycircuit:circuit|awgn:noiser"
 66. Port Connectivity Checks: "mycircuit:circuit|awgn:noisel"
 67. Port Connectivity Checks: "mycircuit:circuit|ram2:rfifo"
 68. Port Connectivity Checks: "mycircuit:circuit|ram2:lfifo"
 69. Port Connectivity Checks: "mycircuit:circuit|noise_generator:ng"
 70. Port Connectivity Checks: "BPSK:modulator_r"
 71. Port Connectivity Checks: "BPSK:modulator_l"
 72. Port Connectivity Checks: "encrypt:rc4_en_r"
 73. Port Connectivity Checks: "encrypt:rc4_en_l|rc4:device"
 74. Port Connectivity Checks: "encrypt:rc4_en_l"
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 09 00:03:37 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; part3                                       ;
; Top-level Entity Name           ; part3                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 911                                         ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,576                                      ;
; Total DSP Blocks                ; 58                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part3              ; part3              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; awgn.v                             ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v                                 ;         ;
; noise_generator.v                  ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/noise_generator.v                      ;         ;
; mycircuit.v                        ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v                            ;         ;
; ram2.v                             ; yes             ; User Wizard-Generated File   ; C:/School/CPEN391/FPGA_ASSIGN/Part3/ram2.v                                 ;         ;
; part3.v                            ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v                                ;         ;
; clock_generator.v                  ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/clock_generator.v                      ;         ;
; audio_codec.v                      ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_codec.v                          ;         ;
; audio_and_video_config.v           ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_and_video_config.v               ;         ;
; Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_SYNC_FIFO.v                  ;         ;
; Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Slow_Clock_Generator.v       ;         ;
; Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_I2C_AV_Auto_Initialize.v     ;         ;
; Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_I2C.v                        ;         ;
; Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Clock_Edge.v                 ;         ;
; Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Audio_Out_Serializer.v       ;         ;
; Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Audio_In_Deserializer.v      ;         ;
; Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File        ; C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Audio_Bit_Counter.v          ;         ;
; encrypt.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/encrypt.v                              ;         ;
; rc4.v                              ; yes             ; Auto-Found Verilog HDL File  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v                                  ;         ;
; bpsk.v                             ; yes             ; Auto-Found Verilog HDL File  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/bpsk.v                                 ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf          ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc       ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc        ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc        ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc        ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc        ;         ;
; aglobal191.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc      ;         ;
; db/scfifo_nrd1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/scfifo_nrd1.tdf                     ;         ;
; db/a_dpfifo_p4c1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_p4c1.tdf                   ;         ;
; db/a_fefifo_18e.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_fefifo_18e.tdf                    ;         ;
; db/cntr_1h7.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_1h7.tdf                        ;         ;
; db/altsyncram_dru1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/altsyncram_dru1.tdf                 ;         ;
; db/cntr_lgb.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_lgb.tdf                        ;         ;
; decrypt.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/decrypt.v                              ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/altpll_1uu1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/altpll_1uu1.tdf                     ;         ;
; db/scfifo_8ba1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/scfifo_8ba1.tdf                     ;         ;
; db/a_dpfifo_r2a1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_r2a1.tdf                   ;         ;
; db/altsyncram_p3i1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/altsyncram_p3i1.tdf                 ;         ;
; db/cmpr_6l8.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cmpr_6l8.tdf                        ;         ;
; db/cntr_h2b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_h2b.tdf                        ;         ;
; db/cntr_u27.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_u27.tdf                        ;         ;
; db/cntr_i2b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_i2b.tdf                        ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_fho.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_divide_fho.tdf                  ;         ;
; db/abs_divider_lbg.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/abs_divider_lbg.tdf                 ;         ;
; db/alt_u_div_qve.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/alt_u_div_qve.tdf                   ;         ;
; db/lpm_abs_ln9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_abs_ln9.tdf                     ;         ;
; db/lpm_abs_4p9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_abs_4p9.tdf                     ;         ;
; db/lpm_divide_dho.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_divide_dho.tdf                  ;         ;
; db/abs_divider_jbg.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/abs_divider_jbg.tdf                 ;         ;
; db/alt_u_div_mve.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/alt_u_div_mve.tdf                   ;         ;
; db/lpm_abs_jn9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_abs_jn9.tdf                     ;         ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1533           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2752           ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 277            ;
;     -- 5 input functions                    ; 244            ;
;     -- 4 input functions                    ; 453            ;
;     -- <=3 input functions                  ; 1773           ;
;                                             ;                ;
; Dedicated logic registers                   ; 911            ;
;                                             ;                ;
; I/O pins                                    ; 11             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 24576          ;
;                                             ;                ;
; Total DSP Blocks                            ; 58             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1055           ;
; Total fan-out                               ; 15030          ;
; Average fan-out                             ; 3.86           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                     ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |part3                                                        ; 2752 (0)            ; 911 (0)                   ; 24576             ; 58         ; 11   ; 0            ; |part3                                                                                                                                                                                                                  ; part3                            ; work         ;
;    |BPSK:demodulator_l|                                       ; 24 (24)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|BPSK:demodulator_l                                                                                                                                                                                               ; BPSK                             ; work         ;
;    |BPSK:demodulator_r|                                       ; 24 (24)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|BPSK:demodulator_r                                                                                                                                                                                               ; BPSK                             ; work         ;
;    |BPSK:modulator_l|                                         ; 19 (19)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|BPSK:modulator_l                                                                                                                                                                                                 ; BPSK                             ; work         ;
;    |BPSK:modulator_r|                                         ; 19 (19)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|BPSK:modulator_r                                                                                                                                                                                                 ; BPSK                             ; work         ;
;    |audio_and_video_config:cfg|                               ; 98 (2)              ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_and_video_config:cfg                                                                                                                                                                                       ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                          ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 62 (62)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                      ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                 ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:codec|                                        ; 269 (12)            ; 228 (2)                   ; 12288             ; 0          ; 0    ; 0            ; |part3|audio_codec:codec                                                                                                                                                                                                ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 145 (49)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                           ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram   ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|clock_generator:my_clock_gen                                                                                                                                                                                     ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                     ; altpll                           ; work         ;
;          |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                          ; altpll_1uu1                      ; work         ;
;    |decrypt:rc4_de_l|                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|decrypt:rc4_de_l                                                                                                                                                                                                 ; decrypt                          ; work         ;
;    |decrypt:rc4_de_r|                                         ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|decrypt:rc4_de_r                                                                                                                                                                                                 ; decrypt                          ; work         ;
;    |encrypt:rc4_en_l|                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|encrypt:rc4_en_l                                                                                                                                                                                                 ; encrypt                          ; work         ;
;    |encrypt:rc4_en_r|                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|encrypt:rc4_en_r                                                                                                                                                                                                 ; encrypt                          ; work         ;
;    |mycircuit:circuit|                                        ; 2279 (147)          ; 521 (130)                 ; 12288             ; 58         ; 0    ; 0            ; |part3|mycircuit:circuit                                                                                                                                                                                                ; mycircuit                        ; work         ;
;       |awgn:noisel|                                           ; 428 (428)           ; 243 (243)                 ; 0                 ; 29         ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noisel                                                                                                                                                                                    ; awgn                             ; work         ;
;       |awgn:noiser|                                           ; 1638 (328)          ; 96 (96)                   ; 0                 ; 29         ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser                                                                                                                                                                                    ; awgn                             ; work         ;
;          |lpm_divide:Mod0|                                    ; 476 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod0                                                                                                                                                                    ; lpm_divide                       ; work         ;
;             |lpm_divide_fho:auto_generated|                   ; 476 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod0|lpm_divide_fho:auto_generated                                                                                                                                      ; lpm_divide_fho                   ; work         ;
;                |abs_divider_lbg:divider|                      ; 476 (6)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod0|lpm_divide_fho:auto_generated|abs_divider_lbg:divider                                                                                                              ; abs_divider_lbg                  ; work         ;
;                   |alt_u_div_qve:divider|                     ; 438 (438)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod0|lpm_divide_fho:auto_generated|abs_divider_lbg:divider|alt_u_div_qve:divider                                                                                        ; alt_u_div_qve                    ; work         ;
;                   |lpm_abs_4p9:my_abs_num|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod0|lpm_divide_fho:auto_generated|abs_divider_lbg:divider|lpm_abs_4p9:my_abs_num                                                                                       ; lpm_abs_4p9                      ; work         ;
;          |lpm_divide:Mod1|                                    ; 358 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod1                                                                                                                                                                    ; lpm_divide                       ; work         ;
;             |lpm_divide_dho:auto_generated|                   ; 358 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod1|lpm_divide_dho:auto_generated                                                                                                                                      ; lpm_divide_dho                   ; work         ;
;                |abs_divider_jbg:divider|                      ; 358 (4)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod1|lpm_divide_dho:auto_generated|abs_divider_jbg:divider                                                                                                              ; abs_divider_jbg                  ; work         ;
;                   |alt_u_div_mve:divider|                     ; 322 (322)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod1|lpm_divide_dho:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider                                                                                        ; alt_u_div_mve                    ; work         ;
;                   |lpm_abs_4p9:my_abs_num|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod1|lpm_divide_dho:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num                                                                                       ; lpm_abs_4p9                      ; work         ;
;          |lpm_divide:Mod2|                                    ; 476 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod2                                                                                                                                                                    ; lpm_divide                       ; work         ;
;             |lpm_divide_fho:auto_generated|                   ; 476 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod2|lpm_divide_fho:auto_generated                                                                                                                                      ; lpm_divide_fho                   ; work         ;
;                |abs_divider_lbg:divider|                      ; 476 (6)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod2|lpm_divide_fho:auto_generated|abs_divider_lbg:divider                                                                                                              ; abs_divider_lbg                  ; work         ;
;                   |alt_u_div_qve:divider|                     ; 438 (438)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod2|lpm_divide_fho:auto_generated|abs_divider_lbg:divider|alt_u_div_qve:divider                                                                                        ; alt_u_div_qve                    ; work         ;
;                   |lpm_abs_4p9:my_abs_num|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|awgn:noiser|lpm_divide:Mod2|lpm_divide_fho:auto_generated|abs_divider_lbg:divider|lpm_abs_4p9:my_abs_num                                                                                       ; lpm_abs_4p9                      ; work         ;
;       |ram2:lfifo|                                            ; 33 (0)              ; 26 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo                                                                                                                                                                                     ; ram2                             ; work         ;
;          |scfifo:scfifo_component|                            ; 33 (0)              ; 26 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component                                                                                                                                                             ; scfifo                           ; work         ;
;             |scfifo_nrd1:auto_generated|                      ; 33 (0)              ; 26 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated                                                                                                                                  ; scfifo_nrd1                      ; work         ;
;                |a_dpfifo_p4c1:dpfifo|                         ; 33 (1)              ; 26 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo                                                                                                             ; a_dpfifo_p4c1                    ; work         ;
;                   |a_fefifo_18e:fifo_state|                   ; 16 (8)              ; 10 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state                                                                                     ; a_fefifo_18e                     ; work         ;
;                      |cntr_1h7:count_usedw|                   ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state|cntr_1h7:count_usedw                                                                ; cntr_1h7                         ; work         ;
;                   |altsyncram_dru1:FIFOram|                   ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram                                                                                     ; altsyncram_dru1                  ; work         ;
;                   |cntr_lgb:rd_ptr_count|                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:rd_ptr_count                                                                                       ; cntr_lgb                         ; work         ;
;                   |cntr_lgb:wr_ptr|                           ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:wr_ptr                                                                                             ; cntr_lgb                         ; work         ;
;       |ram2:rfifo|                                            ; 33 (0)              ; 26 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo                                                                                                                                                                                     ; ram2                             ; work         ;
;          |scfifo:scfifo_component|                            ; 33 (0)              ; 26 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component                                                                                                                                                             ; scfifo                           ; work         ;
;             |scfifo_nrd1:auto_generated|                      ; 33 (0)              ; 26 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated                                                                                                                                  ; scfifo_nrd1                      ; work         ;
;                |a_dpfifo_p4c1:dpfifo|                         ; 33 (0)              ; 26 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo                                                                                                             ; a_dpfifo_p4c1                    ; work         ;
;                   |a_fefifo_18e:fifo_state|                   ; 17 (9)              ; 10 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state                                                                                     ; a_fefifo_18e                     ; work         ;
;                      |cntr_1h7:count_usedw|                   ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state|cntr_1h7:count_usedw                                                                ; cntr_1h7                         ; work         ;
;                   |altsyncram_dru1:FIFOram|                   ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram                                                                                     ; altsyncram_dru1                  ; work         ;
;                   |cntr_lgb:rd_ptr_count|                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:rd_ptr_count                                                                                       ; cntr_lgb                         ; work         ;
;                   |cntr_lgb:wr_ptr|                           ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:wr_ptr                                                                                             ; cntr_lgb                         ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                        ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram|ALTSYNCRAM                                                                                     ; M10K block ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None ;
; mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram|ALTSYNCRAM                                                                                     ; M10K block ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 18          ;
; Two Independent 18x18             ; 26          ;
; Independent 18x18 plus 36         ; 2           ;
; Sum of two 18x18                  ; 12          ;
; Total number of DSP blocks        ; 58          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 68          ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                              ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; decrypt:rc4_de_r|temp_K[0,2,3,5,8,9,11..23]                                                   ; Stuck at GND due to stuck port data_in                          ;
; decrypt:rc4_de_l|temp_K[0,2,3,5,8,9,11..23]                                                   ; Stuck at GND due to stuck port data_in                          ;
; encrypt:rc4_en_r|temp_K[0,2,3,5,8,9,11..23]                                                   ; Stuck at GND due to stuck port data_in                          ;
; encrypt:rc4_en_l|temp_K[0,2,3,5,8,9,11..23]                                                   ; Stuck at GND due to stuck port data_in                          ;
; encrypt:rc4_en_l|temp_K[1]                                                                    ; Merged with encrypt:rc4_en_l|temp_K[4]                          ;
; encrypt:rc4_en_l|temp_K[4]                                                                    ; Merged with encrypt:rc4_en_l|temp_K[6]                          ;
; encrypt:rc4_en_l|temp_K[6]                                                                    ; Merged with encrypt:rc4_en_l|temp_K[7]                          ;
; encrypt:rc4_en_l|temp_K[7]                                                                    ; Merged with encrypt:rc4_en_l|temp_K[10]                         ;
; encrypt:rc4_en_l|temp_K[10]                                                                   ; Merged with encrypt:rc4_en_r|temp_K[1]                          ;
; encrypt:rc4_en_r|temp_K[1]                                                                    ; Merged with encrypt:rc4_en_r|temp_K[4]                          ;
; encrypt:rc4_en_r|temp_K[4]                                                                    ; Merged with encrypt:rc4_en_r|temp_K[6]                          ;
; encrypt:rc4_en_r|temp_K[6]                                                                    ; Merged with encrypt:rc4_en_r|temp_K[7]                          ;
; encrypt:rc4_en_r|temp_K[7]                                                                    ; Merged with encrypt:rc4_en_r|temp_K[10]                         ;
; encrypt:rc4_en_r|temp_K[10]                                                                   ; Merged with decrypt:rc4_de_l|temp_K[1]                          ;
; decrypt:rc4_de_l|temp_K[1]                                                                    ; Merged with decrypt:rc4_de_l|temp_K[4]                          ;
; decrypt:rc4_de_l|temp_K[4]                                                                    ; Merged with decrypt:rc4_de_l|temp_K[6]                          ;
; decrypt:rc4_de_l|temp_K[6]                                                                    ; Merged with decrypt:rc4_de_l|temp_K[7]                          ;
; decrypt:rc4_de_l|temp_K[7]                                                                    ; Merged with decrypt:rc4_de_l|temp_K[10]                         ;
; decrypt:rc4_de_l|temp_K[10]                                                                   ; Merged with decrypt:rc4_de_r|temp_K[1]                          ;
; decrypt:rc4_de_r|temp_K[1]                                                                    ; Merged with decrypt:rc4_de_r|temp_K[4]                          ;
; decrypt:rc4_de_r|temp_K[4]                                                                    ; Merged with decrypt:rc4_de_r|temp_K[6]                          ;
; decrypt:rc4_de_r|temp_K[6]                                                                    ; Merged with decrypt:rc4_de_r|temp_K[7]                          ;
; decrypt:rc4_de_r|temp_K[7]                                                                    ; Merged with decrypt:rc4_de_r|temp_K[10]                         ;
; mycircuit:circuit|lwren                                                                       ; Merged with mycircuit:circuit|rwren                             ;
; mycircuit:circuit|lren                                                                        ; Merged with mycircuit:circuit|rren                              ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                          ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0]  ;
; mycircuit:circuit|awgn:noiser|i[31]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[31]                 ;
; mycircuit:circuit|awgn:noiser|i[30]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[30]                 ;
; mycircuit:circuit|awgn:noiser|i[29]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[29]                 ;
; mycircuit:circuit|awgn:noiser|i[28]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[28]                 ;
; mycircuit:circuit|awgn:noiser|i[27]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[27]                 ;
; mycircuit:circuit|awgn:noiser|i[26]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[26]                 ;
; mycircuit:circuit|awgn:noiser|i[25]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[25]                 ;
; mycircuit:circuit|awgn:noiser|i[24]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[24]                 ;
; mycircuit:circuit|awgn:noiser|i[23]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[23]                 ;
; mycircuit:circuit|awgn:noiser|i[22]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[22]                 ;
; mycircuit:circuit|awgn:noiser|i[21]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[21]                 ;
; mycircuit:circuit|awgn:noiser|i[20]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[20]                 ;
; mycircuit:circuit|awgn:noiser|i[19]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[19]                 ;
; mycircuit:circuit|awgn:noiser|i[18]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[18]                 ;
; mycircuit:circuit|awgn:noiser|i[17]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[17]                 ;
; mycircuit:circuit|awgn:noiser|i[16]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[16]                 ;
; mycircuit:circuit|awgn:noiser|i[15]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[15]                 ;
; mycircuit:circuit|awgn:noiser|i[14]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[14]                 ;
; mycircuit:circuit|awgn:noiser|i[13]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[13]                 ;
; mycircuit:circuit|awgn:noiser|i[12]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[12]                 ;
; mycircuit:circuit|awgn:noiser|i[11]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[11]                 ;
; mycircuit:circuit|awgn:noiser|i[10]                                                           ; Merged with mycircuit:circuit|awgn:noisel|i[10]                 ;
; mycircuit:circuit|awgn:noiser|i[9]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[9]                  ;
; mycircuit:circuit|awgn:noiser|i[8]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[8]                  ;
; mycircuit:circuit|awgn:noiser|i[7]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[7]                  ;
; mycircuit:circuit|awgn:noiser|i[6]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[6]                  ;
; mycircuit:circuit|awgn:noiser|i[5]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[5]                  ;
; mycircuit:circuit|awgn:noiser|i[4]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[4]                  ;
; mycircuit:circuit|awgn:noiser|i[3]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[3]                  ;
; mycircuit:circuit|awgn:noiser|i[2]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[2]                  ;
; mycircuit:circuit|awgn:noiser|i[1]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[1]                  ;
; mycircuit:circuit|awgn:noiser|i[0]                                                            ; Merged with mycircuit:circuit|awgn:noisel|i[0]                  ;
; mycircuit:circuit|awgn:noiser|j[31]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[31]                 ;
; mycircuit:circuit|awgn:noiser|j[30]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[30]                 ;
; mycircuit:circuit|awgn:noiser|j[29]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[29]                 ;
; mycircuit:circuit|awgn:noiser|j[28]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[28]                 ;
; mycircuit:circuit|awgn:noiser|j[27]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[27]                 ;
; mycircuit:circuit|awgn:noiser|j[26]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[26]                 ;
; mycircuit:circuit|awgn:noiser|j[25]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[25]                 ;
; mycircuit:circuit|awgn:noiser|j[24]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[24]                 ;
; mycircuit:circuit|awgn:noiser|j[23]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[23]                 ;
; mycircuit:circuit|awgn:noiser|j[22]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[22]                 ;
; mycircuit:circuit|awgn:noiser|j[21]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[21]                 ;
; mycircuit:circuit|awgn:noiser|j[20]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[20]                 ;
; mycircuit:circuit|awgn:noiser|j[19]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[19]                 ;
; mycircuit:circuit|awgn:noiser|j[18]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[18]                 ;
; mycircuit:circuit|awgn:noiser|j[17]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[17]                 ;
; mycircuit:circuit|awgn:noiser|j[16]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[16]                 ;
; mycircuit:circuit|awgn:noiser|j[15]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[15]                 ;
; mycircuit:circuit|awgn:noiser|j[14]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[14]                 ;
; mycircuit:circuit|awgn:noiser|j[13]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[13]                 ;
; mycircuit:circuit|awgn:noiser|j[12]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[12]                 ;
; mycircuit:circuit|awgn:noiser|j[11]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[11]                 ;
; mycircuit:circuit|awgn:noiser|j[10]                                                           ; Merged with mycircuit:circuit|awgn:noisel|j[10]                 ;
; mycircuit:circuit|awgn:noiser|j[9]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[9]                  ;
; mycircuit:circuit|awgn:noiser|j[8]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[8]                  ;
; mycircuit:circuit|awgn:noiser|j[7]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[7]                  ;
; mycircuit:circuit|awgn:noiser|j[6]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[6]                  ;
; mycircuit:circuit|awgn:noiser|j[5]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[5]                  ;
; mycircuit:circuit|awgn:noiser|j[4]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[4]                  ;
; mycircuit:circuit|awgn:noiser|j[3]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[3]                  ;
; mycircuit:circuit|awgn:noiser|j[2]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[2]                  ;
; mycircuit:circuit|awgn:noiser|j[1]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[1]                  ;
; mycircuit:circuit|awgn:noiser|j[0]                                                            ; Merged with mycircuit:circuit|awgn:noisel|j[0]                  ;
; mycircuit:circuit|awgn:noiser|busy                                                            ; Merged with mycircuit:circuit|awgn:noisel|busy                  ;
; mycircuit:circuit|rdata_in[16..23]                                                            ; Merged with mycircuit:circuit|rdata_in[15]                      ;
; mycircuit:circuit|ldata_in[16..23]                                                            ; Merged with mycircuit:circuit|ldata_in[15]                      ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[0]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[0]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[3]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[3]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[4]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[4]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[5]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[5]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[6]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[6]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[7]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[7]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[8]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[8]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[0]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[0]      ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[5]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[5]      ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[6]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[6]      ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[7]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[7]      ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[8]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[8]      ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[0]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[0] ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step[0]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step[0]     ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step[4]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step[4]     ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step[5]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step[5]     ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step[6]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step[6]     ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step[7]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step[7]     ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[1]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[1] ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[2]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[2] ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[3]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[3] ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[4]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[4] ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[5]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[5] ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[6]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[6] ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[7]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[7] ;
; mycircuit:circuit|awgn:noisel|f_x1_high_step_out[9]                                           ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[8] ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step_out[8,9]                                         ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step_out[8] ;
; mycircuit:circuit|awgn:noiser|f_x1_step3_out[9]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3_out[9]     ;
; mycircuit:circuit|awgn:noiser|f_x1_step4_out[9]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4_out[9]     ;
; mycircuit:circuit|awgn:noiser|f_x1_step5_out[9]                                               ; Merged with mycircuit:circuit|awgn:noiser|f_x1_step5_out[8]     ;
; mycircuit:circuit|awgn:noiser|f_x1_step6_out[9]                                               ; Merged with mycircuit:circuit|awgn:noiser|f_x1_step6_out[8]     ;
; mycircuit:circuit|awgn:noiser|f_x1_step1[2]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step1[2]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step1[3]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step1[3]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step1[4]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step1[4]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step1[5]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step1[5]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step1[6]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step1[6]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step1[7]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step1[7]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step2[0]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step2[0]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step2[4]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step2[4]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step2[5]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step2[5]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step2[6]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step2[6]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step2[7]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step2[7]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step3[0]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3[0]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step3[4]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3[4]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step3[5]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3[5]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step3[6]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3[6]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step3[7]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3[7]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step4[0]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4[0]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step4[4]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4[4]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step4[5]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4[5]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step4[6]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4[6]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step4[7]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4[7]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step5[0]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5[0]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step5[4]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5[4]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step5[5]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5[5]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step5[6]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5[6]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step5[7]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5[7]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step6[0]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6[0]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step6[4]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6[4]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step6[5]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6[5]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step6[6]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6[6]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step6[7]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6[7]         ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[2]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[2]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[4]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[4]      ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step[3]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step[3]     ;
; mycircuit:circuit|awgn:noisel|f_x1_step5_out[9]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5_out[8]     ;
; mycircuit:circuit|awgn:noisel|f_x1_step6_out[9]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6_out[8]     ;
; mycircuit:circuit|awgn:noiser|f_x1_step1[1]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step1[1]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step2[3]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step2[3]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step3[3]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3[3]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step4[3]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4[3]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step5[3]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5[3]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step6[3]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6[3]         ;
; mycircuit:circuit|awgn:noiser|g_x2_cos[1]                                                     ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos[1]           ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[3]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[3]      ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step[2]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step[2]     ;
; mycircuit:circuit|awgn:noiser|f_x1_step1[0]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step1[0]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step2[2]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step2[2]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step3[2]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3[2]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step4[2]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4[2]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step5[2]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5[2]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step6[2]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6[2]         ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[2]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[2]      ;
; mycircuit:circuit|awgn:noiser|f_x1_high_step[1]                                               ; Merged with mycircuit:circuit|awgn:noisel|f_x1_high_step[1]     ;
; mycircuit:circuit|awgn:noiser|f_x1_step2[1]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step2[1]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step3[1]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step3[1]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step4[1]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step4[1]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step5[1]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step5[1]         ;
; mycircuit:circuit|awgn:noiser|f_x1_step6[1]                                                   ; Merged with mycircuit:circuit|awgn:noisel|f_x1_step6[1]         ;
; mycircuit:circuit|awgn:noiser|g_x2_cos_step[1]                                                ; Merged with mycircuit:circuit|awgn:noisel|g_x2_cos_step[1]      ;
; mycircuit:circuit|awgn:noisel|f_x1_high_step_out[8]                                           ; Stuck at GND due to stuck port data_in                          ;
; mycircuit:circuit|awgn:noisel|f_x1_step3_out[9]                                               ; Stuck at VCC due to stuck port data_in                          ;
; mycircuit:circuit|awgn:noisel|f_x1_step4_out[9]                                               ; Stuck at VCC due to stuck port data_in                          ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                   ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                   ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                   ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2 ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3 ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4 ; Lost fanout                                                     ;
; Total Number of Removed Registers = 280                                                       ;                                                                 ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 911   ;
; Number of registers using Synchronous Clear  ; 319   ;
; Number of registers using Synchronous Load   ; 103   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 689   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; mycircuit:circuit|awgn:noisel|j[0]     ; 19      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |part3|mycircuit:circuit|awgn:noisel|f_x1_step1[6]                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |part3|mycircuit:circuit|awgn:noisel|g_x2_cos_step[0]                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part3|mycircuit:circuit|awgn:noisel|f_x1_high_step[1]                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part3|mycircuit:circuit|awgn:noisel|f_x1_step2[1]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part3|mycircuit:circuit|awgn:noisel|f_x1_step3[0]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part3|mycircuit:circuit|awgn:noisel|f_x1_step4[3]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part3|mycircuit:circuit|awgn:noisel|f_x1_step5[5]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part3|mycircuit:circuit|awgn:noisel|f_x1_step6[5]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |part3|audio_and_video_config:cfg|data_to_transfer[0]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                          ;
; 3:1                ; 96 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |part3|mycircuit:circuit|rsum2[0]                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                  ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part3|mycircuit:circuit|awgn:noiser|g_x2_cos_out                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part3|mycircuit:circuit|awgn:noisel|g_x2_cos_out                                                                                               ;
; 7:1                ; 40 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |part3|mycircuit:circuit|awgn:noiser|sum_real_n                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: encrypt:rc4_en_l ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 24    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: encrypt:rc4_en_r ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 24    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BPSK:modulator_l ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 24    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BPSK:modulator_r ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 24    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                      ;
+-------------------------+-------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                            ;
; lpm_width               ; 24          ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                            ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                   ;
; CBXI_PARAMETER          ; scfifo_nrd1 ; Untyped                                                   ;
+-------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                      ;
+-------------------------+-------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                            ;
; lpm_width               ; 24          ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                            ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                   ;
; CBXI_PARAMETER          ; scfifo_nrd1 ; Untyped                                                   ;
+-------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mycircuit:circuit|awgn:noisel ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; step1          ; 424   ; Signed Integer                                    ;
; step2          ; 600   ; Signed Integer                                    ;
; step3          ; 735   ; Signed Integer                                    ;
; step4          ; 849   ; Signed Integer                                    ;
; step5          ; 949   ; Signed Integer                                    ;
; high_step      ; 62    ; Signed Integer                                    ;
; g_x2_step_high ; 242   ; Signed Integer                                    ;
; g_x2_step_low  ; -242  ; Signed Integer                                    ;
; sqrt_2         ; 360   ; Signed Integer                                    ;
; sigma_0dB      ; 180   ; Signed Integer                                    ;
; sigma_1dB      ; 161   ; Signed Integer                                    ;
; sigma_2dB      ; 143   ; Signed Integer                                    ;
; sigma_3dB      ; 128   ; Signed Integer                                    ;
; sigma_4dB      ; 114   ; Signed Integer                                    ;
; sigma_5dB      ; 102   ; Signed Integer                                    ;
; sigma_6dB      ; 90    ; Signed Integer                                    ;
; sigma_7dB      ; 81    ; Signed Integer                                    ;
; sigma_8dB      ; 72    ; Signed Integer                                    ;
; sigma_9dB      ; 64    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mycircuit:circuit|awgn:noiser ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; step1          ; 424   ; Signed Integer                                    ;
; step2          ; 600   ; Signed Integer                                    ;
; step3          ; 735   ; Signed Integer                                    ;
; step4          ; 849   ; Signed Integer                                    ;
; step5          ; 949   ; Signed Integer                                    ;
; high_step      ; 62    ; Signed Integer                                    ;
; g_x2_step_high ; 242   ; Signed Integer                                    ;
; g_x2_step_low  ; -242  ; Signed Integer                                    ;
; sqrt_2         ; 360   ; Signed Integer                                    ;
; sigma_0dB      ; 180   ; Signed Integer                                    ;
; sigma_1dB      ; 161   ; Signed Integer                                    ;
; sigma_2dB      ; 143   ; Signed Integer                                    ;
; sigma_3dB      ; 128   ; Signed Integer                                    ;
; sigma_4dB      ; 114   ; Signed Integer                                    ;
; sigma_5dB      ; 102   ; Signed Integer                                    ;
; sigma_6dB      ; 90    ; Signed Integer                                    ;
; sigma_7dB      ; 81    ; Signed Integer                                    ;
; sigma_8dB      ; 72    ; Signed Integer                                    ;
; sigma_9dB      ; 64    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BPSK:demodulator_l ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 24    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BPSK:demodulator_r ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 24    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decrypt:rc4_de_l ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 24    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decrypt:rc4_de_r ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 24    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mycircuit:circuit|awgn:noiser|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 6              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_fho ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mycircuit:circuit|awgn:noiser|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_dho ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mycircuit:circuit|awgn:noiser|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 6              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_fho ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                        ;
; Entity Instance            ; mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decrypt:rc4_de_r"                                                                                                                                                                             ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; password         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; password[7..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[23..11] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[10]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decrypt:rc4_de_l|rc4:device"                                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; output_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; password_input ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (8 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; K              ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
; K[7..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decrypt:rc4_de_l"                                                                                                                                                                             ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; password         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; password[7..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[23..11] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[10]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BPSK:demodulator_r"                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flag     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Flag[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BPSK:demodulator_l"                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flag     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Flag[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mycircuit:circuit|awgn:noiser"                                                                                                                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_in_imag             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; X_in_imag[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Y_out_imag            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sum_real_n_truncation ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum_real_n_truncation[11..1]" have no fanouts                                         ;
; sum_real_n_truncation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mycircuit:circuit|awgn:noisel"                                                                                                                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_in_imag             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; X_in_imag[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; busy                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; Y_out_imag            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sum_real_n_truncation ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum_real_n_truncation[11..1]" have no fanouts                                         ;
; sum_real_n_truncation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mycircuit:circuit|ram2:rfifo"                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mycircuit:circuit|ram2:lfifo"                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mycircuit:circuit|noise_generator:ng"                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Q          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BPSK:modulator_r"                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flag     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Flag[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BPSK:modulator_l"                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flag     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Flag[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encrypt:rc4_en_r"                                                                                                                                                                              ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; password         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; password[7..6]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[23..11] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[9..8]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[3..2]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[5]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[4]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; init_done        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encrypt:rc4_en_l|rc4:device"                                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; output_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; password_input ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (8 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; K              ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
; K[7..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encrypt:rc4_en_l"                                                                                                                                                                              ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; password         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; password[7..6]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[23..11] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[9..8]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[3..2]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[5]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; password[4]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; password[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; init_done        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 911                         ;
;     ENA               ; 330                         ;
;     ENA SCLR          ; 256                         ;
;     ENA SLD           ; 103                         ;
;     SCLR              ; 63                          ;
;     plain             ; 159                         ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 2752                        ;
;     arith             ; 1361                        ;
;         0 data inputs ; 101                         ;
;         1 data inputs ; 502                         ;
;         2 data inputs ; 392                         ;
;         3 data inputs ; 98                          ;
;         4 data inputs ; 268                         ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1310                        ;
;         1 data inputs ; 95                          ;
;         2 data inputs ; 446                         ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 185                         ;
;         5 data inputs ; 244                         ;
;         6 data inputs ; 277                         ;
;     shared            ; 76                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 56                          ;
; arriav_mac            ; 58                          ;
; boundary_port         ; 11                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 83.80                       ;
; Average LUT depth     ; 29.98                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Jun 09 00:03:11 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file awgn.v
    Info (12023): Found entity 1: awgn File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file noise_generator.v
    Info (12023): Found entity 1: noise_generator File: C:/School/CPEN391/FPGA_ASSIGN/Part3/noise_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mycircuit.v
    Info (12023): Found entity 1: mycircuit File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/ram2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file part3.v
    Info (12023): Found entity 1: part3 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/School/CPEN391/FPGA_ASSIGN/Part3/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file fifo8.v
    Info (12023): Found entity 1: fifo8 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/fifo8.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at mycircuit.v(47): created implicit net for "sum_real_n_truncation_l" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at mycircuit.v(48): created implicit net for "sum_real_n_truncation_r" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 48
Warning (10037): Verilog HDL or VHDL warning at awgn.v(327): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 327
Warning (10037): Verilog HDL or VHDL warning at awgn.v(334): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 334
Warning (10037): Verilog HDL or VHDL warning at awgn.v(341): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 341
Warning (10037): Verilog HDL or VHDL warning at awgn.v(348): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 348
Warning (10037): Verilog HDL or VHDL warning at awgn.v(355): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 355
Warning (10037): Verilog HDL or VHDL warning at awgn.v(362): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 362
Warning (10037): Verilog HDL or VHDL warning at awgn.v(369): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 369
Warning (10037): Verilog HDL or VHDL warning at awgn.v(376): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 376
Warning (10037): Verilog HDL or VHDL warning at awgn.v(383): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 383
Warning (10037): Verilog HDL or VHDL warning at awgn.v(390): conditional expression evaluates to a constant File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 390
Info (12127): Elaborating entity "part3" for the top level hierarchy
Warning (12125): Using design file encrypt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: encrypt File: C:/School/CPEN391/FPGA_ASSIGN/Part3/encrypt.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at encrypt.v(20): created implicit net for "valid" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/encrypt.v Line: 20
Info (12128): Elaborating entity "encrypt" for hierarchy "encrypt:rc4_en_l" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at encrypt.v(8): object "data_out_temp" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/encrypt.v Line: 8
Warning (10036): Verilog HDL or VHDL warning at encrypt.v(17): object "out_valid" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/encrypt.v Line: 17
Warning (12125): Using design file rc4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rc4 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 2
Info (12128): Elaborating entity "rc4" for hierarchy "encrypt:rc4_en_l|rc4:device" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/encrypt.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at rc4.v(25): object "discardCount" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at rc4.v(43): object "temp_K" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 43
Critical Warning (10237): Verilog HDL warning at rc4.v(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 48
Warning (10230): Verilog HDL assignment warning at rc4.v(74): truncated value with size 32 to match size of target (8) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 74
Warning (10027): Verilog HDL or VHDL warning at the rc4.v(88): index expression is not wide enough to address all of the elements in the array File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 88
Warning (10027): Verilog HDL or VHDL warning at the rc4.v(96): index expression is not wide enough to address all of the elements in the array File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 96
Warning (10027): Verilog HDL or VHDL warning at the rc4.v(97): index expression is not wide enough to address all of the elements in the array File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 97
Warning (10230): Verilog HDL assignment warning at rc4.v(110): truncated value with size 32 to match size of target (8) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 110
Warning (10027): Verilog HDL or VHDL warning at the rc4.v(139): index expression is not wide enough to address all of the elements in the array File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 139
Warning (10027): Verilog HDL or VHDL warning at the rc4.v(140): index expression is not wide enough to address all of the elements in the array File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 140
Warning (10027): Verilog HDL or VHDL warning at the rc4.v(141): index expression is not wide enough to address all of the elements in the array File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 141
Warning (10027): Verilog HDL or VHDL warning at the rc4.v(151): index expression is not wide enough to address all of the elements in the array File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 151
Warning (10230): Verilog HDL assignment warning at rc4.v(154): truncated value with size 32 to match size of target (8) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 154
Warning (10027): Verilog HDL or VHDL warning at the rc4.v(157): index expression is not wide enough to address all of the elements in the array File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 157
Warning (10240): Verilog HDL Always Construct warning at rc4.v(47): inferring latch(es) for variable "KSState", which holds its previous value in one or more paths through the always construct File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at rc4.v(47): inferring latch(es) for variable "key", which holds its previous value in one or more paths through the always construct File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at rc4.v(47): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at rc4.v(47): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at rc4.v(47): inferring latch(es) for variable "output_ready", which holds its previous value in one or more paths through the always construct File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at rc4.v(47): inferring latch(es) for variable "tmp", which holds its previous value in one or more paths through the always construct File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Warning (10030): Net "S[256]" at rc4.v(24) has no driver or initial value, using a default initial value '0' File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 24
Info (10041): Inferred latch for "tmp[0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "tmp[1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "tmp[2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "tmp[3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "tmp[4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "tmp[5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "tmp[6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "tmp[7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "output_ready" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "j[0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "j[1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "j[2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "j[3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "j[4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "j[5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "j[6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "j[7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "i[0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "i[1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "i[2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "i[3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "i[4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "i[5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "i[6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "i[7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[255][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[255][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[255][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[255][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[255][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[255][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[255][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[255][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[254][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[254][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[254][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[254][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[254][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[254][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[254][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[254][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[253][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[253][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[253][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[253][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[253][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[253][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[253][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[253][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[252][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[252][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[252][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[252][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[252][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[252][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[252][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[252][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[251][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[251][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[251][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[251][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[251][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[251][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[251][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[251][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[250][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[250][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[250][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[250][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[250][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[250][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[250][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[250][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[249][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[249][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[249][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[249][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[249][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[249][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[249][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[249][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[248][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[248][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[248][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[248][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[248][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[248][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[248][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[248][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[247][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[247][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[247][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[247][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[247][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[247][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[247][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[247][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[246][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[246][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[246][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[246][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[246][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[246][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[246][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[246][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[245][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[245][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[245][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[245][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[245][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[245][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[245][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[245][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[244][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[244][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[244][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[244][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[244][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[244][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[244][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[244][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[243][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[243][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[243][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[243][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[243][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[243][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[243][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[243][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[242][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[242][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[242][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[242][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[242][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[242][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[242][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[242][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[241][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[241][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[241][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[241][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[241][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[241][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[241][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[241][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[240][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[240][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[240][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[240][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[240][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[240][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[240][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[240][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[239][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[239][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[239][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[239][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[239][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[239][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[239][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[239][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[238][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[238][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[238][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[238][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[238][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[238][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[238][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[238][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[237][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[237][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[237][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[237][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[237][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[237][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[237][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[237][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[236][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[236][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[236][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[236][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[236][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[236][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[236][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[236][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[235][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[235][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[235][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[235][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[235][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[235][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[235][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[235][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[234][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[234][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[234][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[234][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[234][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[234][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[234][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[234][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[233][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[233][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[233][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[233][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[233][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[233][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[233][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[233][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[232][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[232][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[232][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[232][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[232][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[232][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[232][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[232][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[231][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[231][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[231][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[231][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[231][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[231][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[231][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[231][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[230][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[230][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[230][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[230][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[230][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[230][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[230][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[230][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[229][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[229][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[229][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[229][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[229][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[229][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[229][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[229][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[228][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[228][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[228][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[228][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[228][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[228][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[228][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[228][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[227][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[227][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[227][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[227][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[227][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[227][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[227][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[227][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[226][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[226][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[226][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[226][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[226][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[226][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[226][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[226][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[225][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[225][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[225][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[225][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[225][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[225][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[225][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[225][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[224][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[224][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[224][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[224][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[224][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[224][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[224][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[224][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[223][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[223][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[223][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[223][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[223][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[223][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[223][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[223][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[222][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[222][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[222][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[222][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[222][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[222][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[222][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[222][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[221][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[221][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[221][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[221][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[221][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[221][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[221][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[221][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[220][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[220][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[220][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[220][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[220][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[220][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[220][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[220][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[219][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[219][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[219][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[219][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[219][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[219][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[219][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[219][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[218][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[218][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[218][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[218][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[218][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[218][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[218][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[218][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[217][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[217][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[217][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[217][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[217][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[217][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[217][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[217][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[216][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[216][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[216][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[216][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[216][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[216][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[216][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[216][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[215][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[215][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[215][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[215][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[215][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[215][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[215][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[215][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[214][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[214][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[214][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[214][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[214][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[214][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[214][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[214][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[213][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[213][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[213][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[213][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[213][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[213][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[213][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[213][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[212][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[212][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[212][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[212][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[212][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[212][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[212][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[212][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[211][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[211][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[211][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[211][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[211][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[211][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[211][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[211][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[210][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[210][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[210][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[210][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[210][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[210][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[210][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[210][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[209][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[209][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[209][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[209][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[209][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[209][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[209][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[209][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[208][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[208][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[208][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[208][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[208][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[208][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[208][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[208][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[207][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[207][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[207][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[207][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[207][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[207][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[207][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[207][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[206][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[206][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[206][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[206][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[206][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[206][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[206][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[206][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[205][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[205][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[205][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[205][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[205][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[205][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[205][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[205][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[204][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[204][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[204][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[204][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[204][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[204][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[204][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[204][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[203][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[203][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[203][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[203][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[203][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[203][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[203][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[203][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[202][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[202][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[202][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[202][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[202][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[202][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[202][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[202][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[201][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[201][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[201][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[201][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[201][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[201][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[201][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[201][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[200][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[200][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[200][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[200][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[200][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[200][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[200][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[200][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[199][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[199][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[199][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[199][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[199][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[199][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[199][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[199][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[198][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[198][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[198][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[198][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[198][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[198][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[198][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[198][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[197][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[197][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[197][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[197][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[197][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[197][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[197][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[197][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[196][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[196][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[196][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[196][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[196][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[196][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[196][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[196][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[195][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[195][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[195][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[195][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[195][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[195][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[195][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[195][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[194][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[194][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[194][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[194][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[194][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[194][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[194][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[194][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[193][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[193][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[193][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[193][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[193][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[193][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[193][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[193][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[192][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[192][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[192][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[192][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[192][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[192][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[192][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[192][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[191][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[191][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[191][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[191][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[191][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[191][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[191][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[191][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[190][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[190][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[190][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[190][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[190][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[190][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[190][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[190][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[189][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[189][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[189][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[189][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[189][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[189][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[189][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[189][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[188][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[188][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[188][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[188][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[188][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[188][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[188][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[188][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[187][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[187][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[187][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[187][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[187][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[187][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[187][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[187][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[186][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[186][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[186][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[186][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[186][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[186][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[186][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[186][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[185][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[185][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[185][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[185][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[185][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[185][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[185][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[185][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[184][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[184][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[184][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[184][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[184][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[184][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[184][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[184][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[183][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[183][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[183][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[183][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[183][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[183][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[183][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[183][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[182][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[182][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[182][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[182][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[182][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[182][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[182][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[182][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[181][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[181][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[181][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[181][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[181][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[181][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[181][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[181][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[180][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[180][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[180][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[180][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[180][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[180][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[180][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[180][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[179][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[179][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[179][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[179][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[179][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[179][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[179][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[179][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[178][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[178][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[178][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[178][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[178][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[178][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[178][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[178][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[177][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[177][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[177][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[177][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[177][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[177][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[177][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[177][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[176][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[176][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[176][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[176][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[176][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[176][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[176][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[176][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[175][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[175][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[175][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[175][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[175][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[175][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[175][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[175][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[174][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[174][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[174][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[174][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[174][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[174][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[174][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[174][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[173][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[173][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[173][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[173][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[173][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[173][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[173][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[173][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[172][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[172][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[172][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[172][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[172][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[172][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[172][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[172][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[171][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[171][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[171][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[171][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[171][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[171][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[171][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[171][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[170][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[170][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[170][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[170][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[170][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[170][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[170][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[170][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[169][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[169][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[169][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[169][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[169][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[169][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[169][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[169][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[168][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[168][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[168][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[168][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[168][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[168][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[168][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[168][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[167][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[167][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[167][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[167][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[167][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[167][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[167][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[167][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[166][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[166][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[166][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[166][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[166][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[166][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[166][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[166][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[165][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[165][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[165][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[165][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[165][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[165][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[165][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[165][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[164][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[164][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[164][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[164][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[164][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[164][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[164][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[164][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[163][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[163][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[163][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[163][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[163][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[163][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[163][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[163][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[162][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[162][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[162][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[162][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[162][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[162][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[162][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[162][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[161][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[161][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[161][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[161][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[161][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[161][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[161][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[161][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[160][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[160][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[160][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[160][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[160][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[160][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[160][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[160][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[159][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[159][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[159][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[159][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[159][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[159][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[159][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[159][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[158][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[158][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[158][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[158][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[158][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[158][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[158][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[158][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[157][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[157][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[157][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[157][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[157][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[157][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[157][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[157][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[156][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[156][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[156][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[156][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[156][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[156][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[156][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[156][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[155][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[155][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[155][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[155][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[155][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[155][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[155][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[155][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[154][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[154][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[154][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[154][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[154][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[154][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[154][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[154][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[153][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[153][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[153][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[153][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[153][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[153][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[153][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[153][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[152][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[152][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[152][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[152][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[152][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[152][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[152][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[152][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[151][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[151][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[151][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[151][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[151][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[151][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[151][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[151][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[150][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[150][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[150][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[150][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[150][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[150][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[150][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[150][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[149][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[149][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[149][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[149][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[149][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[149][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[149][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[149][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[148][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[148][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[148][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[148][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[148][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[148][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[148][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[148][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[147][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[147][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[147][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[147][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[147][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[147][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[147][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[147][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[146][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[146][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[146][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[146][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[146][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[146][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[146][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[146][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[145][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[145][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[145][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[145][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[145][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[145][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[145][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[145][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[144][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[144][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[144][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[144][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[144][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[144][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[144][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[144][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[143][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[143][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[143][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[143][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[143][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[143][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[143][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[143][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[142][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[142][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[142][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[142][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[142][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[142][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[142][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[142][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[141][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[141][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[141][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[141][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[141][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[141][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[141][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[141][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[140][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[140][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[140][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[140][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[140][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[140][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[140][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[140][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[139][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[139][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[139][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[139][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[139][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[139][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[139][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[139][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[138][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[138][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[138][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[138][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[138][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[138][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[138][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[138][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[137][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[137][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[137][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[137][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[137][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[137][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[137][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[137][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[136][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[136][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[136][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[136][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[136][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[136][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[136][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[136][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[135][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[135][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[135][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[135][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[135][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[135][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[135][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[135][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[134][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[134][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[134][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[134][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[134][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[134][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[134][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[134][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[133][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[133][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[133][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[133][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[133][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[133][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[133][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[133][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[132][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[132][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[132][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[132][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[132][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[132][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[132][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[132][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[131][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[131][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[131][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[131][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[131][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[131][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[131][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[131][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[130][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[130][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[130][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[130][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[130][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[130][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[130][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[130][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[129][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[129][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[129][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[129][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[129][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[129][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[129][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[129][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[128][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[128][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[128][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[128][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[128][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[128][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[128][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[128][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[127][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[127][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[127][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[127][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[127][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[127][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[127][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[127][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[126][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[126][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[126][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[126][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[126][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[126][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[126][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[126][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[125][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[125][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[125][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[125][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[125][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[125][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[125][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[125][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[124][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[124][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[124][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[124][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[124][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[124][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[124][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[124][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[123][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[123][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[123][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[123][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[123][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[123][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[123][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[123][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[122][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[122][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[122][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[122][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[122][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[122][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[122][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[122][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[121][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[121][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[121][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[121][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[121][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[121][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[121][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[121][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[120][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[120][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[120][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[120][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[120][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[120][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[120][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[120][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[119][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[119][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[119][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[119][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[119][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[119][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[119][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[119][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[118][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[118][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[118][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[118][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[118][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[118][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[118][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[118][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[117][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[117][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[117][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[117][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[117][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[117][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[117][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[117][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[116][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[116][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[116][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[116][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[116][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[116][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[116][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[116][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[115][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[115][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[115][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[115][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[115][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[115][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[115][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[115][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[114][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[114][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[114][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[114][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[114][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[114][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[114][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[114][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[113][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[113][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[113][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[113][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[113][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[113][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[113][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[113][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[112][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[112][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[112][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[112][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[112][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[112][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[112][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[112][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[111][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[111][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[111][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[111][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[111][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[111][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[111][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[111][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[110][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[110][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[110][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[110][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[110][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[110][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[110][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[110][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[109][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[109][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[109][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[109][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[109][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[109][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[109][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[109][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[108][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[108][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[108][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[108][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[108][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[108][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[108][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[108][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[107][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[107][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[107][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[107][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[107][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[107][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[107][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[107][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[106][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[106][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[106][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[106][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[106][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[106][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[106][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[106][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[105][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[105][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[105][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[105][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[105][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[105][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[105][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[105][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[104][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[104][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[104][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[104][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[104][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[104][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[104][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[104][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[103][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[103][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[103][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[103][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[103][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[103][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[103][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[103][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[102][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[102][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[102][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[102][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[102][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[102][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[102][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[102][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[101][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[101][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[101][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[101][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[101][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[101][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[101][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[101][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[100][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[100][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[100][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[100][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[100][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[100][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[100][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[100][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[99][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[99][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[99][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[99][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[99][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[99][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[99][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[99][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[98][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[98][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[98][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[98][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[98][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[98][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[98][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[98][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[97][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[97][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[97][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[97][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[97][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[97][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[97][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[97][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[96][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[96][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[96][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[96][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[96][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[96][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[96][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[96][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[95][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[95][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[95][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[95][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[95][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[95][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[95][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[95][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[94][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[94][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[94][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[94][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[94][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[94][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[94][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[94][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[93][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[93][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[93][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[93][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[93][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[93][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[93][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[93][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[92][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[92][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[92][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[92][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[92][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[92][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[92][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[92][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[91][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[91][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[91][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[91][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[91][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[91][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[91][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[91][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[90][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[90][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[90][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[90][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[90][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[90][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[90][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[90][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[89][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[89][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[89][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[89][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[89][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[89][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[89][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[89][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[88][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[88][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[88][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[88][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[88][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[88][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[88][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[88][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[87][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[87][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[87][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[87][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[87][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[87][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[87][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[87][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[86][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[86][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[86][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[86][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[86][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[86][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[86][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[86][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[85][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[85][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[85][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[85][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[85][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[85][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[85][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[85][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[84][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[84][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[84][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[84][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[84][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[84][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[84][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[84][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[83][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[83][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[83][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[83][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[83][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[83][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[83][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[83][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[82][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[82][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[82][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[82][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[82][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[82][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[82][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[82][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[81][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[81][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[81][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[81][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[81][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[81][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[81][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[81][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[80][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[80][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[80][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[80][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[80][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[80][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[80][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[80][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[79][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[79][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[79][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[79][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[79][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[79][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[79][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[79][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[78][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[78][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[78][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[78][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[78][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[78][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[78][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[78][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[77][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[77][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[77][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[77][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[77][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[77][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[77][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[77][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[76][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[76][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[76][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[76][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[76][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[76][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[76][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[76][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[75][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[75][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[75][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[75][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[75][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[75][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[75][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[75][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[74][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[74][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[74][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[74][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[74][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[74][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[74][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[74][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[73][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[73][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[73][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[73][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[73][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[73][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[73][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[73][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[72][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[72][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[72][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[72][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[72][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[72][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[72][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[72][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[71][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[71][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[71][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[71][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[71][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[71][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[71][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[71][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[70][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[70][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[70][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[70][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[70][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[70][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[70][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[70][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[69][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[69][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[69][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[69][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[69][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[69][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[69][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[69][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[68][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[68][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[68][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[68][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[68][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[68][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[68][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[68][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[67][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[67][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[67][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[67][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[67][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[67][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[67][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[67][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[66][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[66][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[66][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[66][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[66][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[66][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[66][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[66][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[65][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[65][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[65][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[65][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[65][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[65][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[65][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[65][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[64][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[64][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[64][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[64][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[64][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[64][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[64][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[64][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[63][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[63][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[63][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[63][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[63][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[63][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[63][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[63][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[62][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[62][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[62][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[62][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[62][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[62][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[62][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[62][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[61][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[61][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[61][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[61][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[61][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[61][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[61][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[61][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[60][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[60][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[60][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[60][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[60][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[60][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[60][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[60][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[59][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[59][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[59][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[59][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[59][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[59][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[59][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[59][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[58][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[58][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[58][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[58][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[58][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[58][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[58][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[58][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[57][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[57][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[57][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[57][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[57][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[57][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[57][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[57][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[56][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[56][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[56][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[56][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[56][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[56][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[56][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[56][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[55][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[55][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[55][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[55][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[55][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[55][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[55][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[55][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[54][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[54][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[54][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[54][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[54][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[54][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[54][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[54][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[53][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[53][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[53][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[53][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[53][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[53][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[53][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[53][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[52][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[52][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[52][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[52][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[52][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[52][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[52][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[52][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[51][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[51][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[51][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[51][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[51][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[51][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[51][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[51][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[50][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[50][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[50][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[50][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[50][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[50][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[50][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[50][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[49][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[49][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[49][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[49][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[49][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[49][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[49][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[49][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[48][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[48][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[48][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[48][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[48][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[48][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[48][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[48][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[47][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[47][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[47][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[47][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[47][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[47][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[47][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[47][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[46][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[46][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[46][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[46][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[46][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[46][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[46][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[46][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[45][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[45][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[45][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[45][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[45][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[45][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[45][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[45][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[44][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[44][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[44][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[44][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[44][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[44][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[44][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[44][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[43][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[43][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[43][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[43][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[43][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[43][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[43][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[43][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[42][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[42][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[42][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[42][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[42][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[42][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[42][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[42][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[41][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[41][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[41][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[41][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[41][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[41][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[41][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[41][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[40][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[40][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[40][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[40][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[40][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[40][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[40][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[40][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[39][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[39][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[39][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[39][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[39][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[39][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[39][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[39][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[38][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[38][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[38][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[38][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[38][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[38][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[38][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[38][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[37][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[37][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[37][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[37][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[37][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[37][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[37][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[37][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[36][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[36][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[36][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[36][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[36][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[36][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[36][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[36][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[35][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[35][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[35][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[35][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[35][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[35][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[35][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[35][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[34][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[34][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[34][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[34][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[34][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[34][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[34][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[34][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[33][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[33][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[33][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[33][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[33][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[33][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[33][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[33][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[32][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[32][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[32][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[32][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[32][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[32][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[32][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[32][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[31][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[31][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[31][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[31][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[31][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[31][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[31][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[31][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[30][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[30][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[30][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[30][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[30][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[30][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[30][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[30][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[29][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[29][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[29][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[29][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[29][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[29][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[29][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[29][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[28][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[28][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[28][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[28][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[28][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[28][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[28][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[28][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[27][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[27][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[27][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[27][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[27][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[27][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[27][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[27][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[26][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[26][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[26][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[26][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[26][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[26][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[26][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[26][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[25][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[25][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[25][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[25][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[25][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[25][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[25][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[25][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[24][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[24][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[24][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[24][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[24][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[24][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[24][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[24][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[23][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[23][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[23][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[23][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[23][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[23][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[23][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[23][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[22][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[22][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[22][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[22][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[22][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[22][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[22][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[22][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[21][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[21][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[21][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[21][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[21][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[21][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[21][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[21][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[20][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[20][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[20][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[20][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[20][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[20][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[20][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[20][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[19][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[19][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[19][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[19][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[19][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[19][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[19][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[19][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[18][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[18][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[18][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[18][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[18][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[18][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[18][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[18][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[17][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[17][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[17][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[17][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[17][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[17][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[17][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[17][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[16][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[16][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[16][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[16][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[16][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[16][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[16][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[16][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[15][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[15][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[15][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[15][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[15][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[15][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[15][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[15][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[14][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[14][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[14][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[14][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[14][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[14][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[14][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[14][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[13][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[13][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[13][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[13][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[13][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[13][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[13][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[13][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[12][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[12][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[12][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[12][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[12][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[12][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[12][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[12][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[11][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[11][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[11][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[11][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[11][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[11][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[11][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[11][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[10][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[10][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[10][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[10][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[10][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[10][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[10][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[10][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[9][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[9][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[9][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[9][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[9][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[9][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[9][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[9][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[8][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[8][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[8][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[8][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[8][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[8][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[8][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[8][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[7][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[7][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[7][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[7][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[7][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[7][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[7][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[7][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[6][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[6][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[6][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[6][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[6][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[6][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[6][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[6][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[5][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[5][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[5][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[5][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[5][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[5][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[5][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[5][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[4][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[4][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[4][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[4][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[4][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[4][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[4][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[4][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[3][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[3][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[3][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[3][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[3][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[3][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[3][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[3][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[2][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[2][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[2][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[2][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[2][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[2][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[2][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[2][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[1][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[1][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[1][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[1][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[1][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[1][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[1][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[1][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[0][0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[0][1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[0][2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[0][3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[0][4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[0][5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[0][6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "S[0][7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "key[0]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "key[1]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "key[2]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "key[3]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "key[4]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "key[5]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "key[6]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "key[7]" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "KSState.0111" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "KSState.0110" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "KSState.0101" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "KSState.0100" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "KSState.0011" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "KSState.0010" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "KSState.0001" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Info (10041): Inferred latch for "KSState.0000" at rc4.v(47) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/rc4.v Line: 47
Warning (12125): Using design file bpsk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BPSK File: C:/School/CPEN391/FPGA_ASSIGN/Part3/bpsk.v Line: 1
Info (12128): Elaborating entity "BPSK" for hierarchy "BPSK:modulator_l" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v Line: 34
Info (12128): Elaborating entity "mycircuit" for hierarchy "mycircuit:circuit" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at mycircuit.v(38): object "Y_out_real_l_temp" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at mycircuit.v(39): object "Y_out_real_r_temp" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 39
Warning (10230): Verilog HDL assignment warning at mycircuit.v(89): truncated value with size 32 to match size of target (24) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 89
Warning (10230): Verilog HDL assignment warning at mycircuit.v(90): truncated value with size 32 to match size of target (24) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 90
Warning (10230): Verilog HDL assignment warning at mycircuit.v(114): truncated value with size 32 to match size of target (1) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 114
Warning (10230): Verilog HDL assignment warning at mycircuit.v(115): truncated value with size 32 to match size of target (1) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 115
Info (12128): Elaborating entity "noise_generator" for hierarchy "mycircuit:circuit|noise_generator:ng" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 4
Info (12128): Elaborating entity "ram2" for hierarchy "mycircuit:circuit|ram2:lfifo" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 35
Info (12128): Elaborating entity "scfifo" for hierarchy "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/ram2.v Line: 77
Info (12130): Elaborated megafunction instantiation "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/ram2.v Line: 77
Info (12133): Instantiated megafunction "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component" with the following parameter: File: C:/School/CPEN391/FPGA_ASSIGN/Part3/ram2.v Line: 77
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_nrd1.tdf
    Info (12023): Found entity 1: scfifo_nrd1 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/scfifo_nrd1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_nrd1" for hierarchy "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_p4c1.tdf
    Info (12023): Found entity 1: a_dpfifo_p4c1 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_p4c1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_p4c1" for hierarchy "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/scfifo_nrd1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf
    Info (12023): Found entity 1: a_fefifo_18e File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_fefifo_18e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_18e" for hierarchy "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_p4c1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf
    Info (12023): Found entity 1: cntr_1h7 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_1h7.tdf Line: 26
Info (12128): Elaborating entity "cntr_1h7" for hierarchy "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state|cntr_1h7:count_usedw" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_fefifo_18e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dru1.tdf
    Info (12023): Found entity 1: altsyncram_dru1 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/altsyncram_dru1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dru1" for hierarchy "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_p4c1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_lgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:rd_ptr_count" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_p4c1.tdf Line: 43
Info (12128): Elaborating entity "awgn" for hierarchy "mycircuit:circuit|awgn:noisel" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/mycircuit.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at awgn.v(73): object "temp_X_in_imag" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 73
Warning (10230): Verilog HDL assignment warning at awgn.v(190): truncated value with size 32 to match size of target (17) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 190
Warning (10230): Verilog HDL assignment warning at awgn.v(198): truncated value with size 32 to match size of target (10) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 198
Warning (10230): Verilog HDL assignment warning at awgn.v(205): truncated value with size 32 to match size of target (16) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 205
Warning (10230): Verilog HDL assignment warning at awgn.v(214): truncated value with size 32 to match size of target (10) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 214
Warning (10230): Verilog HDL assignment warning at awgn.v(222): truncated value with size 32 to match size of target (10) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 222
Warning (10230): Verilog HDL assignment warning at awgn.v(230): truncated value with size 32 to match size of target (11) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 230
Warning (10230): Verilog HDL assignment warning at awgn.v(238): truncated value with size 32 to match size of target (11) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 238
Warning (10230): Verilog HDL assignment warning at awgn.v(245): truncated value with size 32 to match size of target (17) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 245
Warning (10230): Verilog HDL assignment warning at awgn.v(256): truncated value with size 32 to match size of target (9) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 256
Warning (10230): Verilog HDL assignment warning at awgn.v(260): truncated value with size 32 to match size of target (9) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 260
Warning (10230): Verilog HDL assignment warning at awgn.v(271): truncated value with size 32 to match size of target (28) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 271
Warning (10230): Verilog HDL assignment warning at awgn.v(279): truncated value with size 32 to match size of target (28) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 279
Warning (10230): Verilog HDL assignment warning at awgn.v(287): truncated value with size 32 to match size of target (28) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 287
Warning (10230): Verilog HDL assignment warning at awgn.v(295): truncated value with size 32 to match size of target (28) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 295
Warning (10230): Verilog HDL assignment warning at awgn.v(303): truncated value with size 32 to match size of target (28) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 303
Warning (10230): Verilog HDL assignment warning at awgn.v(311): truncated value with size 32 to match size of target (28) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 311
Warning (10230): Verilog HDL assignment warning at awgn.v(319): truncated value with size 32 to match size of target (28) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 319
Warning (10230): Verilog HDL assignment warning at awgn.v(385): truncated value with size 32 to match size of target (28) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 385
Warning (10230): Verilog HDL assignment warning at awgn.v(388): truncated value with size 32 to match size of target (24) File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 388
Warning (12125): Using design file decrypt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decrypt File: C:/School/CPEN391/FPGA_ASSIGN/Part3/decrypt.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at decrypt.v(29): created implicit net for "valid" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/decrypt.v Line: 29
Info (12128): Elaborating entity "decrypt" for hierarchy "decrypt:rc4_de_l" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at decrypt.v(11): object "data_out_temp" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/decrypt.v Line: 11
Warning (10036): Verilog HDL or VHDL warning at decrypt.v(16): object "temp_K2" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/decrypt.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at decrypt.v(26): object "out_valid" assigned a value but never read File: C:/School/CPEN391/FPGA_ASSIGN/Part3/decrypt.v Line: 26
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v Line: 70
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/School/CPEN391/FPGA_ASSIGN/Part3/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v Line: 80
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/part3.v Line: 101
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/a_dpfifo_r2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/School/CPEN391/FPGA_ASSIGN/Part3/clock_generator.v Line: 134
Warning (12030): Port "K" on the entity instantiation of "device" is connected to a signal of width 24. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/School/CPEN391/FPGA_ASSIGN/Part3/decrypt.v Line: 29
Warning (12020): Port "password_input" on the entity instantiation of "device" is connected to a signal of width 24. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/School/CPEN391/FPGA_ASSIGN/Part3/decrypt.v Line: 29
Warning (12030): Port "K" on the entity instantiation of "device" is connected to a signal of width 24. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/School/CPEN391/FPGA_ASSIGN/Part3/encrypt.v Line: 20
Warning (12020): Port "password_input" on the entity instantiation of "device" is connected to a signal of width 24. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/School/CPEN391/FPGA_ASSIGN/Part3/encrypt.v Line: 20
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/School/CPEN391/FPGA_ASSIGN/Part3/Altera_UP_I2C_AV_Auto_Initialize.v Line: 305
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mycircuit:circuit|awgn:noiser|Mod2" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 306
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mycircuit:circuit|awgn:noiser|Mod1" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mycircuit:circuit|awgn:noiser|Mod0" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 201
Info (12130): Elaborated megafunction instantiation "mycircuit:circuit|awgn:noiser|lpm_divide:Mod2" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 306
Info (12133): Instantiated megafunction "mycircuit:circuit|awgn:noiser|lpm_divide:Mod2" with the following parameter: File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 306
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fho.tdf
    Info (12023): Found entity 1: lpm_divide_fho File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_divide_fho.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf
    Info (12023): Found entity 1: abs_divider_lbg File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/abs_divider_lbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/alt_u_div_qve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_ln9.tdf
    Info (12023): Found entity 1: lpm_abs_ln9 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_abs_ln9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_abs_4p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "mycircuit:circuit|awgn:noiser|lpm_divide:Mod1" File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 248
Info (12133): Instantiated megafunction "mycircuit:circuit|awgn:noiser|lpm_divide:Mod1" with the following parameter: File: C:/School/CPEN391/FPGA_ASSIGN/Part3/awgn.v Line: 248
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dho.tdf
    Info (12023): Found entity 1: lpm_divide_dho File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_divide_dho.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/alt_u_div_mve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf
    Info (12023): Found entity 1: lpm_abs_jn9 File: C:/School/CPEN391/FPGA_ASSIGN/Part3/db/lpm_abs_jn9.tdf Line: 23
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/School/CPEN391/FPGA_ASSIGN/Part3/output_files/part3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3261 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 3047 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 58 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 463 warnings
    Info: Peak virtual memory: 5285 megabytes
    Info: Processing ended: Wed Jun 09 00:03:38 2021
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/School/CPEN391/FPGA_ASSIGN/Part3/output_files/part3.map.smsg.


