==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.668 ; gain = 89.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.668 ; gain = 89.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.668 ; gain = 89.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.668 ; gain = 89.285
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/im2col.cpp:12) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/im2col.cpp:14) in function 'im2col' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
ERROR: [XFORM 203-103] Array 'result' (im2col/im2col.cpp:2): partitioned elements number (19600) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.395 ; gain = 88.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.395 ; gain = 88.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.395 ; gain = 88.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.395 ; gain = 88.137
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/im2col.cpp:12) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/im2col.cpp:14) in function 'im2col' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 178.395 ; gain = 88.137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 281.938 ; gain = 191.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_load_1', im2col/im2col.cpp:18) on array 'ifmap' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_193_write_ln18', im2col/im2col.cpp:18) of variable 'ifmap_load_53', im2col/im2col.cpp:18 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.127 seconds; current allocated memory: 125.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.177 seconds; current allocated memory: 138.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'im2col_mul_mul_11s_6ns_16_1_1' to 'im2col_mul_mul_11bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_mul_mul_16s_6ns_16_1_1' to 'im2col_mul_mul_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'im2col_mul_mul_11bkb': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'im2col_mul_mul_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 11.425 seconds; current allocated memory: 169.042 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 307.727 ; gain = 217.469
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 90.619 seconds; peak allocated memory: 169.042 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.547 ; gain = 88.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.547 ; gain = 88.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.547 ; gain = 88.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.547 ; gain = 88.563
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/im2col.cpp:12) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/im2col.cpp:14) in function 'im2col' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
ERROR: [XFORM 203-103] Array 'result' (im2col/im2col.cpp:2): partitioned elements number (19600) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
ERROR: [HLS 200-70] '#pragma HLS array_partition variable=&result dimension=2' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.117 ; gain = 88.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.117 ; gain = 88.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.117 ; gain = 88.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.117 ; gain = 88.684
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 178.117 ; gain = 88.684
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 178.117 ; gain = 88.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_26_load_1', im2col/im2col.cpp:18) on array 'ifmap_26' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.704 seconds; current allocated memory: 125.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.724 seconds; current allocated memory: 129.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 4.924 seconds; current allocated memory: 134.295 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.53 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 229.871 ; gain = 140.438
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 44.531 seconds; peak allocated memory: 134.295 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.430 ; gain = 88.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.430 ; gain = 88.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.430 ; gain = 88.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.430 ; gain = 88.246
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (im2col/im2col.cpp:15) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.430 ; gain = 88.246
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (im2col/im2col.cpp:13:14) in function 'im2col'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.430 ; gain = 88.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_0_load_1', im2col/im2col.cpp:18) on array 'ifmap_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.743 seconds; current allocated memory: 101.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 103.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'im2col_mux_325_32_1_1' to 'im2col_mux_325_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'im2col_mux_325_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 106.008 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.56 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 178.430 ; gain = 88.246
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 21.075 seconds; peak allocated memory: 106.008 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.363 ; gain = 88.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.363 ; gain = 88.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.363 ; gain = 88.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.363 ; gain = 88.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.363 ; gain = 88.273
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 178.363 ; gain = 88.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_26_load_1', im2col/im2col.cpp:18) on array 'ifmap_26' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.623 seconds; current allocated memory: 125.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.554 seconds; current allocated memory: 129.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 5.121 seconds; current allocated memory: 134.294 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.53 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 229.871 ; gain = 139.781
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 44.9 seconds; peak allocated memory: 134.294 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 178.813 ; gain = 88.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 178.813 ; gain = 88.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.813 ; gain = 88.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.813 ; gain = 88.355
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 178.813 ; gain = 88.355
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 179.813 ; gain = 89.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_26_load_5', im2col/im2col.cpp:18) on array 'ifmap_26' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.978 seconds; current allocated memory: 130.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.462 seconds; current allocated memory: 136.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 4.975 seconds; current allocated memory: 143.283 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.53 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 250.496 ; gain = 160.039
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 63.588 seconds; peak allocated memory: 143.283 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.527 ; gain = 87.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.527 ; gain = 87.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.527 ; gain = 87.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.527 ; gain = 87.961
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 178.527 ; gain = 87.961
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 178.527 ; gain = 87.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_26_load_1', im2col/im2col.cpp:18) on array 'ifmap_26' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.784 seconds; current allocated memory: 125.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.889 seconds; current allocated memory: 129.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 5.23 seconds; current allocated memory: 134.295 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.53 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 229.285 ; gain = 138.719
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 52.089 seconds; peak allocated memory: 134.295 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.191 ; gain = 88.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.191 ; gain = 88.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.191 ; gain = 88.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.191 ; gain = 88.047
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 178.191 ; gain = 88.047
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 178.191 ; gain = 88.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_26_load_1', im2col/im2col.cpp:18) on array 'ifmap_26' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.906 seconds; current allocated memory: 125.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.284 seconds; current allocated memory: 129.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 4.56 seconds; current allocated memory: 134.295 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.53 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 230.695 ; gain = 140.551
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 50.442 seconds; peak allocated memory: 134.295 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.566 ; gain = 88.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.566 ; gain = 88.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.566 ; gain = 88.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.566 ; gain = 88.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 178.566 ; gain = 88.207
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 180.184 ; gain = 89.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_26_load_5', im2col/im2col.cpp:18) on array 'ifmap_26' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.472 seconds; current allocated memory: 130.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.773 seconds; current allocated memory: 136.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 6.787 seconds; current allocated memory: 143.283 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.53 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 248.699 ; gain = 158.340
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 73.035 seconds; peak allocated memory: 143.283 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
WARNING: [HLS 200-40] In file included from im2col/im2col.cpp:1:
im2col/im2col.cpp:23:9: warning: address of stack memory associated with local variable 'result' returned [-Wreturn-stack-address]
 return result;
        ^~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 179.289 ; gain = 89.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 179.289 ; gain = 89.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 179.289 ; gain = 89.566
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-75] im2col/im2col.cpp:1: function 'im2col' returns a pointer value; please inline this function or change return to an argument.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 179.309 ; gain = 88.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 179.309 ; gain = 88.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 179.309 ; gain = 88.828
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-75] im2col/im2col.cpp:1: function 'im2col' returns a pointer value; please inline this function or change return to an argument.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from im2col/im2col.cpp:1:
im2col/im2col.cpp:4:6: error: cannot initialize a variable of type 'int' with an rvalue of type 'int (*)[25]'
 int result = new int[784][25];
     ^        ~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from im2col/im2col.cpp:1:
im2col/im2col.cpp:4:6: error: cannot initialize a variable of type 'int' with an rvalue of type 'int (*)[25]'
 int result = new int[784][25];
     ^        ~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from im2col/im2col.cpp:1:
im2col/im2col.cpp:18:33: error: expected expression
     result[Row][ki*5+kj]=ifmap[](i+ki)*32+j+kj];
                                ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 178.445 ; gain = 88.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 178.445 ; gain = 88.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 178.445 ; gain = 88.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 178.445 ; gain = 88.348
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
ERROR: [XFORM 203-103] Cannot partition array 'ifmap' (im2col/im2col.cpp:1): array does not have dimension 2.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.160 ; gain = 111.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.160 ; gain = 111.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.160 ; gain = 111.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.160 ; gain = 111.723
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 179.160 ; gain = 111.723
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 179.160 ; gain = 111.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_26_load_1', im2col/im2col.cpp:18) on array 'ifmap_26' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.678 seconds; current allocated memory: 125.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.073 seconds; current allocated memory: 129.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 2.737 seconds; current allocated memory: 134.295 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.53 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 231.129 ; gain = 163.691
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 35.235 seconds; peak allocated memory: 134.295 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.035 ; gain = 110.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.035 ; gain = 110.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.035 ; gain = 110.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.035 ; gain = 110.340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 178.035 ; gain = 110.340
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 178.035 ; gain = 110.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_10_load_1', im2col/im2col.cpp:18) on array 'ifmap_10' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.16 seconds; current allocated memory: 109.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 111.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 114.478 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 190.473 ; gain = 122.777
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 27.373 seconds; peak allocated memory: 114.478 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.555 ; gain = 88.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.555 ; gain = 88.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.555 ; gain = 88.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.555 ; gain = 88.211
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/im2col.cpp:13) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.555 ; gain = 88.211
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/im2col.cpp:12:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.555 ; gain = 88.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_10_load_1', im2col/im2col.cpp:18) on array 'ifmap_10' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.317 seconds; current allocated memory: 109.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.067 seconds; current allocated memory: 111.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 114.525 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 191.027 ; gain = 100.684
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 23.4 seconds; peak allocated memory: 114.525 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'result': C:\Users\aranz\FPGA\im2col\im2col\im2col.cpp:5
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.410 ; gain = 86.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.410 ; gain = 86.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.410 ; gain = 86.828
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'im2col' (im2col/im2col.cpp:1) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.410 ; gain = 86.828
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/im2col.cpp:14) in function 'im2col' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (im2col/im2col.cpp:22) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (im2col/im2col.cpp:25) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (im2col/im2col.cpp:26) in function 'im2col' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'if_1d' (im2col/im2col.cpp:9) accessed through non-constant indices on dimension 1 (im2col/im2col.cpp:27:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'if_1d' (im2col/im2col.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:8) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.410 ; gain = 86.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.410 ; gain = 86.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.345 seconds; current allocated memory: 94.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 94.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 95.147 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 178.410 ; gain = 86.828
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 14.326 seconds; peak allocated memory: 95.147 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.371 ; gain = 88.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.371 ; gain = 88.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.371 ; gain = 88.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.371 ; gain = 88.375
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/im2col.cpp:14) in function 'im2col' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (im2col/im2col.cpp:22) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/im2col.cpp:16) in function 'im2col' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (im2col/im2col.cpp:25) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (im2col/im2col.cpp:26) in function 'im2col' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'if_1d' (im2col/im2col.cpp:9) accessed through non-constant indices on dimension 1 (im2col/im2col.cpp:27:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'if_1d' (im2col/im2col.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 232.453 ; gain = 142.457
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (im2col/im2col.cpp:21:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 232.453 ; gain = 142.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('if_1d[1]', im2col/im2col.cpp:17) on array 'ifmap' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.869 seconds; current allocated memory: 159.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.514 seconds; current allocated memory: 168.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'im2col_mux_2568_32_1_1' to 'im2col_mux_2568_3bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'im2col' is 6022 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'im2col_mux_2568_3bkb': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 3.381 seconds; current allocated memory: 193.580 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 300.918 ; gain = 210.922
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 53.927 seconds; peak allocated memory: 193.580 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.336 ; gain = 88.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.336 ; gain = 88.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.336 ; gain = 88.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.336 ; gain = 88.563
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/im2col.cpp:15) in function 'im2col' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (im2col/im2col.cpp:23) in function 'im2col' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/im2col.cpp:17) in function 'im2col' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (im2col/im2col.cpp:26) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (im2col/im2col.cpp:27) in function 'im2col' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'if_1d' (im2col/im2col.cpp:9) accessed through non-constant indices on dimension 1 (im2col/im2col.cpp:28:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'if_1d' (im2col/im2col.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (im2col/im2col.cpp:2) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 232.152 ; gain = 142.379
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (im2col/im2col.cpp:22:13) in function 'im2col'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 232.152 ; gain = 142.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.848 seconds; current allocated memory: 159.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.554 seconds; current allocated memory: 168.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/result_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23' and 'result_24' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'im2col_mux_2568_32_1_1' to 'im2col_mux_2568_3bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'im2col' is 6033 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'im2col_mux_2568_3bkb': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 192.959 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 300.625 ; gain = 210.852
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 48.529 seconds; peak allocated memory: 192.959 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 178.551 ; gain = 86.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 178.551 ; gain = 86.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.551 ; gain = 86.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'matmul' into 'im2col' (im2col/im2col.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.551 ; gain = 86.023
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/im2col.cpp:39) in function 'im2col' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (im2col/im2col.cpp:47) in function 'im2col' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/im2col.cpp:13) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/im2col.cpp:41) in function 'im2col' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (im2col/im2col.cpp:50) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (im2col/im2col.cpp:51) in function 'im2col' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/im2col.cpp:16) in function 'matmul' completely with a factor of 25.
WARNING: [XFORM 203-104] Completely partitioning array 'if_1d' (im2col/im2col.cpp:32) accessed through non-constant indices on dimension 1 (im2col/im2col.cpp:52:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'if_1d' (im2col/im2col.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/im2col.cpp:22) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'im2col_map' (im2col/im2col.cpp:33) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/im2col.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/im2col.cpp:23) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'ofmap' (im2col/im2col.cpp:23) accessed through non-constant indices on dimension 1 (im2col/im2col.cpp:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul' (im2col/im2col.cpp:2)...47 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 224.160 ; gain = 131.633
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (im2col/im2col.cpp:46:13) in function 'im2col'.
INFO: [HLS 200-472] Inferring partial write operation for 'im2col_map[0]' (im2col/im2col.cpp:52:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 247.313 ; gain = 154.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im2col' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.339 seconds; current allocated memory: 192.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 194.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.193 seconds; current allocated memory: 206.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.613 seconds; current allocated memory: 217.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.613 seconds; current allocated memory: 219.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_64' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_65' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_66' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_67' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_68' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_69' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_70' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_71' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_72' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_73' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_74' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_75' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_76' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_77' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_78' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_79' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_80' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_81' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_82' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_83' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_84' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_85' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_86' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_87' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_88' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_89' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_90' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_91' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_92' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_93' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_94' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_95' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_96' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_97' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_98' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_99' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_100' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_101' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_102' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_103' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_104' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_105' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_106' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_107' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_108' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_109' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_110' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_111' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_112' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_113' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_114' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_115' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_116' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_117' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_118' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_119' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_120' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_121' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_122' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_123' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_124' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_125' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_126' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_127' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_128' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_129' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_130' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_131' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_132' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_133' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_134' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_135' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_136' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_137' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_138' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_139' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_140' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_141' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_142' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/ofmap_143' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im2col/filter_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im2col' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10', 'ofmap_11', 'ofmap_12', 'ofmap_13', 'ofmap_14', 'ofmap_15', 'ofmap_16', 'ofmap_17', 'ofmap_18', 'ofmap_19', 'ofmap_20', 'ofmap_21', 'ofmap_22', 'ofmap_23', 'ofmap_24', 'ofmap_25', 'ofmap_26', 'ofmap_27', 'ofmap_28', 'ofmap_29', 'ofmap_30', 'ofmap_31', 'ofmap_32', 'ofmap_33', 'ofmap_34', 'ofmap_35', 'ofmap_36', 'ofmap_37', 'ofmap_38', 'ofmap_39', 'ofmap_40', 'ofmap_41', 'ofmap_42', 'ofmap_43', 'ofmap_44', 'ofmap_45', 'ofmap_46', 'ofmap_47', 'ofmap_48', 'ofmap_49', 'ofmap_50', 'ofmap_51', 'ofmap_52', 'ofmap_53', 'ofmap_54', 'ofmap_55', 'ofmap_56', 'ofmap_57', 'ofmap_58', 'ofmap_59', 'ofmap_60', 'ofmap_61', 'ofmap_62', 'ofmap_63', 'ofmap_64', 'ofmap_65', 'ofmap_66', 'ofmap_67', 'ofmap_68', 'ofmap_69', 'ofmap_70', 'ofmap_71', 'ofmap_72', 'ofmap_73', 'ofmap_74', 'ofmap_75', 'ofmap_76', 'ofmap_77', 'ofmap_78', 'ofmap_79', 'ofmap_80', 'ofmap_81', 'ofmap_82', 'ofmap_83', 'ofmap_84', 'ofmap_85', 'ofmap_86', 'ofmap_87', 'ofmap_88', 'ofmap_89', 'ofmap_90', 'ofmap_91', 'ofmap_92', 'ofmap_93', 'ofmap_94', 'ofmap_95', 'ofmap_96', 'ofmap_97', 'ofmap_98', 'ofmap_99', 'ofmap_100', 'ofmap_101', 'ofmap_102', 'ofmap_103', 'ofmap_104', 'ofmap_105', 'ofmap_106', 'ofmap_107', 'ofmap_108', 'ofmap_109', 'ofmap_110', 'ofmap_111', 'ofmap_112', 'ofmap_113', 'ofmap_114', 'ofmap_115', 'ofmap_116', 'ofmap_117', 'ofmap_118', 'ofmap_119', 'ofmap_120', 'ofmap_121', 'ofmap_122', 'ofmap_123', 'ofmap_124', 'ofmap_125', 'ofmap_126', 'ofmap_127', 'ofmap_128', 'ofmap_129', 'ofmap_130', 'ofmap_131', 'ofmap_132', 'ofmap_133', 'ofmap_134', 'ofmap_135', 'ofmap_136', 'ofmap_137', 'ofmap_138', 'ofmap_139', 'ofmap_140', 'ofmap_141', 'ofmap_142', 'ofmap_143', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'filter_5', 'filter_6', 'filter_7', 'filter_8', 'filter_9', 'filter_10', 'filter_11', 'filter_12', 'filter_13', 'filter_14', 'filter_15', 'filter_16', 'filter_17', 'filter_18', 'filter_19', 'filter_20', 'filter_21', 'filter_22', 'filter_23' and 'filter_24' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_10' to 'im2col_im2col_mapbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_11' to 'im2col_im2col_mapcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_12' to 'im2col_im2col_mapdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_13' to 'im2col_im2col_mapeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_14' to 'im2col_im2col_mapfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_15' to 'im2col_im2col_mapg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_16' to 'im2col_im2col_maphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_17' to 'im2col_im2col_mapibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_18' to 'im2col_im2col_mapjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_19' to 'im2col_im2col_mapkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_20' to 'im2col_im2col_maplbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_21' to 'im2col_im2col_mapmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_22' to 'im2col_im2col_mapncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_23' to 'im2col_im2col_mapocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_im2col_map_24' to 'im2col_im2col_mappcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'im2col_mux_2568_32_1_1' to 'im2col_mux_2568_3qcK' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'im2col' is 6033 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'im2col_mux_2568_3qcK': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col'.
INFO: [HLS 200-111]  Elapsed time: 8.853 seconds; current allocated memory: 246.460 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-278] Implementing memory 'im2col_im2col_map_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:01:52 . Memory (MB): peak = 372.016 ; gain = 279.488
INFO: [VHDL 208-304] Generating VHDL RTL for im2col.
INFO: [VLOG 209-307] Generating Verilog RTL for im2col.
INFO: [HLS 200-112] Total elapsed time: 112.406 seconds; peak allocated memory: 246.460 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 178.949 ; gain = 89.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 178.949 ; gain = 89.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 178.949 ; gain = 89.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 178.949 ; gain = 89.594
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/conv.cpp:9) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:11) in function 'conv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:13) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:14) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...288 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 178.949 ; gain = 89.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 178.949 ; gain = 89.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_load_20', im2col/conv.cpp:15) on array 'ifmap' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 86.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.996 seconds; current allocated memory: 106.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.588 seconds; current allocated memory: 109.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'ifmap', 'filter' and 'ofmap' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.917 seconds; current allocated memory: 117.212 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 196.984 ; gain = 107.629
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 65.407 seconds; peak allocated memory: 117.212 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 179.160 ; gain = 89.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 179.160 ; gain = 89.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 179.160 ; gain = 89.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 179.160 ; gain = 89.605
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/conv.cpp:14) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:18) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:19) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...288 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 179.160 ; gain = 89.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 179.160 ; gain = 89.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_0_load_1', im2col/conv.cpp:20) on array 'ifmap_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('ofmap_addr_11_write_ln23', im2col/conv.cpp:23) of variable 'add_ln20_291', im2col/conv.cpp:20 on array 'ofmap' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ofmap'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.423 seconds; current allocated memory: 105.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.543 seconds; current allocated memory: 108.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4' and 'ofmap' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.964 seconds; current allocated memory: 114.339 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 193.074 ; gain = 103.520
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 60.337 seconds; peak allocated memory: 114.339 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 179.281 ; gain = 89.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 179.281 ; gain = 89.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 179.281 ; gain = 89.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 179.281 ; gain = 89.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/conv.cpp:15) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:17) in function 'conv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:19) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...288 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 179.281 ; gain = 89.336
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 179.281 ; gain = 89.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_4_load_4', im2col/conv.cpp:21) on array 'ifmap_4' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.857 seconds; current allocated memory: 105.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.098 seconds; current allocated memory: 108.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 112.875 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 189.258 ; gain = 99.313
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 59.052 seconds; peak allocated memory: 112.875 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 178.922 ; gain = 89.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 178.922 ; gain = 89.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.922 ; gain = 89.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.922 ; gain = 89.414
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:19) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 178.922 ; gain = 89.414
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 178.922 ; gain = 89.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_14_load_8', im2col/conv.cpp:21) on array 'ifmap_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.199 seconds; current allocated memory: 111.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.426 seconds; current allocated memory: 114.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4' and 'ofmap' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 118.832 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 199.488 ; gain = 109.980
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 45.184 seconds; peak allocated memory: 118.832 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.313 ; gain = 88.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.313 ; gain = 88.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.313 ; gain = 88.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.313 ; gain = 88.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/conv.cpp:15) in function 'conv' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (im2col/conv.cpp:15) in function 'conv' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:18) in function 'conv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...864 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 178.313 ; gain = 88.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 178.313 ; gain = 88.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_4_load_4', im2col/conv.cpp:22) on array 'ifmap_4' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('filter_4_load_8', im2col/conv.cpp:22) on array 'filter_4' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'filter_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('filter_0_load_10', im2col/conv.cpp:22) on array 'filter_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'filter_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.266 seconds; current allocated memory: 119.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.409 seconds; current allocated memory: 127.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 7.628 seconds; current allocated memory: 142.542 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:01:20 . Memory (MB): peak = 256.613 ; gain = 166.430
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 80.503 seconds; peak allocated memory: 142.542 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.230 ; gain = 90.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.230 ; gain = 90.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.230 ; gain = 90.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.230 ; gain = 90.055
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/conv.cpp:15) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:17) in function 'conv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...288 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.230 ; gain = 90.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 179.230 ; gain = 90.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_4_load_4', im2col/conv.cpp:22) on array 'ifmap_4' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.378 seconds; current allocated memory: 105.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.789 seconds; current allocated memory: 108.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 2.478 seconds; current allocated memory: 112.875 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 188.891 ; gain = 99.715
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 41.298 seconds; peak allocated memory: 112.875 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 179.246 ; gain = 89.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 179.246 ; gain = 89.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.246 ; gain = 89.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.246 ; gain = 89.930
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...141 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 179.246 ; gain = 89.930
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 192.680 ; gain = 103.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_11_load_1', im2col/conv.cpp:22) on array 'ifmap_11' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_11'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_10_load_25', im2col/conv.cpp:22) on array 'ifmap_10' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.122 seconds; current allocated memory: 146.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.868 seconds; current allocated memory: 152.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 8.726 seconds; current allocated memory: 161.689 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:24 ; elapsed = 00:01:58 . Memory (MB): peak = 275.914 ; gain = 186.598
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 117.698 seconds; peak allocated memory: 161.689 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'ifmap_1d': C:\Users\aranz\FPGA\im2col\im2col\conv.cpp:12
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.402 ; gain = 88.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.402 ; gain = 88.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.402 ; gain = 88.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.402 ; gain = 88.391
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/conv.cpp:18) in function 'conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (im2col/conv.cpp:26) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (im2col/conv.cpp:26) in function 'conv' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (im2col/conv.cpp:30) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (im2col/conv.cpp:31) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'ifmap_1d' (im2col/conv.cpp:10) accessed through non-constant indices on dimension 1 (im2col/conv.cpp:32:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ifmap_1d' (im2col/conv.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...141 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:20 . Memory (MB): peak = 458.012 ; gain = 368.000
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (im2col/conv.cpp:25:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 458.012 ; gain = 368.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_0_load_1', im2col/conv.cpp:21) on array 'ifmap_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('filter_1_load_3', im2col/conv.cpp:32) on array 'filter_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'filter_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('filter_0_load_3', im2col/conv.cpp:32) on array 'filter_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'filter_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 113.611 seconds; current allocated memory: 182.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.138 seconds; current allocated memory: 204.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_mux_2568_32_1_1' to 'conv_mux_2568_32_bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6022 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'conv_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mux_2568_32_bkb': 74 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 10.7 seconds; current allocated memory: 271.619 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:59 ; elapsed = 00:02:30 . Memory (MB): peak = 458.012 ; gain = 368.000
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 150.715 seconds; peak allocated memory: 271.619 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 178.391 ; gain = 88.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 178.391 ; gain = 88.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 178.391 ; gain = 88.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 178.391 ; gain = 88.168
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im2col/conv.cpp:17) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:19) in function 'conv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:22) in function 'conv' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'ifmap' (im2col/conv.cpp:1) accessed through non-constant indices on dimension 1 (im2col/conv.cpp:23:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'ofmap' (im2col/conv.cpp:3) accessed through non-constant indices on dimension 1 (im2col/conv.cpp:20:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...564 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 263.445 ; gain = 173.223
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 263.445 ; gain = 173.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.874 seconds; current allocated memory: 171.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.008 seconds; current allocated memory: 184.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_156' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_157' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_158' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_159' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_161' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_162' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_163' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_164' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_165' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_166' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_167' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_168' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_169' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_170' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_171' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_172' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_173' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_174' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_175' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_177' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_178' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_179' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_180' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_181' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_182' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_183' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_184' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_185' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_186' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_187' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_188' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_189' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_190' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_191' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_193' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_194' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_195' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_196' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_197' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_198' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_199' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_200' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_201' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_202' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_203' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_204' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_205' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_206' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_207' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_209' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_210' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_211' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_212' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_213' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_214' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_215' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_216' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_217' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_218' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_219' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_220' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_221' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_222' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_223' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_225' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_226' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_227' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_228' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_229' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_230' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_231' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_232' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_233' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_234' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_235' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_236' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_237' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_238' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_239' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_241' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_242' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_243' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_244' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_245' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_246' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_247' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_248' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_249' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_250' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_251' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_252' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_253' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_254' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_255' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_64' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_65' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_66' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_67' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_68' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_69' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_70' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_71' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_72' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_73' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_74' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_75' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_76' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_77' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_78' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_79' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_80' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_81' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_82' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_83' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_84' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_85' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_86' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_87' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_88' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_89' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_90' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_91' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_92' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_93' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_94' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_95' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_96' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_97' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_98' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_99' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_100' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_101' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_102' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_103' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_104' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_105' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_106' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_107' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_108' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_109' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_110' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_111' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_112' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_113' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_114' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_115' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_116' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_117' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_118' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_119' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_120' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_121' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_122' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_123' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_124' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_125' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_126' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_127' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_128' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_129' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_130' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_131' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_132' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_133' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_134' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_135' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_136' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_137' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_138' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_139' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_140' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_141' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_142' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_143' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'ifmap_32', 'ifmap_33', 'ifmap_34', 'ifmap_35', 'ifmap_36', 'ifmap_37', 'ifmap_38', 'ifmap_39', 'ifmap_40', 'ifmap_41', 'ifmap_42', 'ifmap_43', 'ifmap_44', 'ifmap_45', 'ifmap_46', 'ifmap_47', 'ifmap_48', 'ifmap_49', 'ifmap_50', 'ifmap_51', 'ifmap_52', 'ifmap_53', 'ifmap_54', 'ifmap_55', 'ifmap_56', 'ifmap_57', 'ifmap_58', 'ifmap_59', 'ifmap_60', 'ifmap_61', 'ifmap_62', 'ifmap_63', 'ifmap_64', 'ifmap_65', 'ifmap_66', 'ifmap_67', 'ifmap_68', 'ifmap_69', 'ifmap_70', 'ifmap_71', 'ifmap_72', 'ifmap_73', 'ifmap_74', 'ifmap_75', 'ifmap_76', 'ifmap_77', 'ifmap_78', 'ifmap_79', 'ifmap_80', 'ifmap_81', 'ifmap_82', 'ifmap_83', 'ifmap_84', 'ifmap_85', 'ifmap_86', 'ifmap_87', 'ifmap_88', 'ifmap_89', 'ifmap_90', 'ifmap_91', 'ifmap_92', 'ifmap_93', 'ifmap_94', 'ifmap_95', 'ifmap_96', 'ifmap_97', 'ifmap_98', 'ifmap_99', 'ifmap_100', 'ifmap_101', 'ifmap_102', 'ifmap_103', 'ifmap_104', 'ifmap_105', 'ifmap_106', 'ifmap_107', 'ifmap_108', 'ifmap_109', 'ifmap_110', 'ifmap_111', 'ifmap_112', 'ifmap_113', 'ifmap_114', 'ifmap_115', 'ifmap_116', 'ifmap_117', 'ifmap_118', 'ifmap_119', 'ifmap_120', 'ifmap_121', 'ifmap_122', 'ifmap_123', 'ifmap_124', 'ifmap_125', 'ifmap_126', 'ifmap_127', 'ifmap_128', 'ifmap_129', 'ifmap_130', 'ifmap_131', 'ifmap_132', 'ifmap_133', 'ifmap_134', 'ifmap_135', 'ifmap_136', 'ifmap_137', 'ifmap_138', 'ifmap_139', 'ifmap_140', 'ifmap_141', 'ifmap_142', 'ifmap_143', 'ifmap_144', 'ifmap_145', 'ifmap_146', 'ifmap_147', 'ifmap_148', 'ifmap_149', 'ifmap_150', 'ifmap_151', 'ifmap_152', 'ifmap_153', 'ifmap_154', 'ifmap_155', 'ifmap_156', 'ifmap_157', 'ifmap_158', 'ifmap_159', 'ifmap_160', 'ifmap_161', 'ifmap_162', 'ifmap_163', 'ifmap_164', 'ifmap_165', 'ifmap_166', 'ifmap_167', 'ifmap_168', 'ifmap_169', 'ifmap_170', 'ifmap_171', 'ifmap_172', 'ifmap_173', 'ifmap_174', 'ifmap_175', 'ifmap_176', 'ifmap_177', 'ifmap_178', 'ifmap_179', 'ifmap_180', 'ifmap_181', 'ifmap_182', 'ifmap_183', 'ifmap_184', 'ifmap_185', 'ifmap_186', 'ifmap_187', 'ifmap_188', 'ifmap_189', 'ifmap_190', 'ifmap_191', 'ifmap_192', 'ifmap_193', 'ifmap_194', 'ifmap_195', 'ifmap_196', 'ifmap_197', 'ifmap_198', 'ifmap_199', 'ifmap_200', 'ifmap_201', 'ifmap_202', 'ifmap_203', 'ifmap_204', 'ifmap_205', 'ifmap_206', 'ifmap_207', 'ifmap_208', 'ifmap_209', 'ifmap_210', 'ifmap_211', 'ifmap_212', 'ifmap_213', 'ifmap_214', 'ifmap_215', 'ifmap_216', 'ifmap_217', 'ifmap_218', 'ifmap_219', 'ifmap_220', 'ifmap_221', 'ifmap_222', 'ifmap_223', 'ifmap_224', 'ifmap_225', 'ifmap_226', 'ifmap_227', 'ifmap_228', 'ifmap_229', 'ifmap_230', 'ifmap_231', 'ifmap_232', 'ifmap_233', 'ifmap_234', 'ifmap_235', 'ifmap_236', 'ifmap_237', 'ifmap_238', 'ifmap_239', 'ifmap_240', 'ifmap_241', 'ifmap_242', 'ifmap_243', 'ifmap_244', 'ifmap_245', 'ifmap_246', 'ifmap_247', 'ifmap_248', 'ifmap_249', 'ifmap_250', 'ifmap_251', 'ifmap_252', 'ifmap_253', 'ifmap_254', 'ifmap_255', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'filter_5', 'filter_6', 'filter_7', 'filter_8', 'filter_9', 'filter_10', 'filter_11', 'filter_12', 'filter_13', 'filter_14', 'filter_15', 'filter_16', 'filter_17', 'filter_18', 'filter_19', 'filter_20', 'filter_21', 'filter_22', 'filter_23', 'filter_24', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10', 'ofmap_11', 'ofmap_12', 'ofmap_13', 'ofmap_14', 'ofmap_15', 'ofmap_16', 'ofmap_17', 'ofmap_18', 'ofmap_19', 'ofmap_20', 'ofmap_21', 'ofmap_22', 'ofmap_23', 'ofmap_24', 'ofmap_25', 'ofmap_26', 'ofmap_27', 'ofmap_28', 'ofmap_29', 'ofmap_30', 'ofmap_31', 'ofmap_32', 'ofmap_33', 'ofmap_34', 'ofmap_35', 'ofmap_36', 'ofmap_37', 'ofmap_38', 'ofmap_39', 'ofmap_40', 'ofmap_41', 'ofmap_42', 'ofmap_43', 'ofmap_44', 'ofmap_45', 'ofmap_46', 'ofmap_47', 'ofmap_48', 'ofmap_49', 'ofmap_50', 'ofmap_51', 'ofmap_52', 'ofmap_53', 'ofmap_54', 'ofmap_55', 'ofmap_56', 'ofmap_57', 'ofmap_58', 'ofmap_59', 'ofmap_60', 'ofmap_61', 'ofmap_62', 'ofmap_63', 'ofmap_64', 'ofmap_65', 'ofmap_66', 'ofmap_67', 'ofmap_68', 'ofmap_69', 'ofmap_70', 'ofmap_71', 'ofmap_72', 'ofmap_73', 'ofmap_74', 'ofmap_75', 'ofmap_76', 'ofmap_77', 'ofmap_78', 'ofmap_79', 'ofmap_80', 'ofmap_81', 'ofmap_82', 'ofmap_83', 'ofmap_84', 'ofmap_85', 'ofmap_86', 'ofmap_87', 'ofmap_88', 'ofmap_89', 'ofmap_90', 'ofmap_91', 'ofmap_92', 'ofmap_93', 'ofmap_94', 'ofmap_95', 'ofmap_96', 'ofmap_97', 'ofmap_98', 'ofmap_99', 'ofmap_100', 'ofmap_101', 'ofmap_102', 'ofmap_103', 'ofmap_104', 'ofmap_105', 'ofmap_106', 'ofmap_107', 'ofmap_108', 'ofmap_109', 'ofmap_110', 'ofmap_111', 'ofmap_112', 'ofmap_113', 'ofmap_114', 'ofmap_115', 'ofmap_116', 'ofmap_117', 'ofmap_118', 'ofmap_119', 'ofmap_120', 'ofmap_121', 'ofmap_122', 'ofmap_123', 'ofmap_124', 'ofmap_125', 'ofmap_126', 'ofmap_127', 'ofmap_128', 'ofmap_129', 'ofmap_130', 'ofmap_131', 'ofmap_132', 'ofmap_133', 'ofmap_134', 'ofmap_135', 'ofmap_136', 'ofmap_137', 'ofmap_138', 'ofmap_139', 'ofmap_140', 'ofmap_141', 'ofmap_142' and 'ofmap_143' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 12896 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'conv_mux_164_32_1_1': 298 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 13.738 seconds; current allocated memory: 210.533 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:06 ; elapsed = 00:02:38 . Memory (MB): peak = 334.711 ; gain = 244.488
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 158.658 seconds; peak allocated memory: 210.533 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.719 ; gain = 88.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.719 ; gain = 88.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.719 ; gain = 88.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.719 ; gain = 88.258
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...141 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 178.719 ; gain = 88.258
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 192.668 ; gain = 102.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_11_load_1', im2col/conv.cpp:22) on array 'ifmap_11' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_11'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_10_load_25', im2col/conv.cpp:22) on array 'ifmap_10' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.908 seconds; current allocated memory: 146.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.265 seconds; current allocated memory: 152.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 8.01 seconds; current allocated memory: 161.689 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 274.934 ; gain = 184.473
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 126.613 seconds; peak allocated memory: 161.689 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 179.605 ; gain = 89.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 179.605 ; gain = 89.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.605 ; gain = 89.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.605 ; gain = 89.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...94 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 179.605 ; gain = 89.129
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 179.605 ; gain = 89.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_11_load_1', im2col/conv.cpp:22) on array 'ifmap_11' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_11'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('ifmap_10_load_23', im2col/conv.cpp:22) on array 'ifmap_10' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.755 seconds; current allocated memory: 125.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.338 seconds; current allocated memory: 130.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 6.379 seconds; current allocated memory: 136.122 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 232.133 ; gain = 141.656
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 80.424 seconds; peak allocated memory: 136.122 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 179.027 ; gain = 89.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 179.027 ; gain = 89.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 179.027 ; gain = 89.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 179.027 ; gain = 89.090
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'ifmap' (im2col/conv.cpp:1) accessed through non-constant indices on dimension 1 (im2col/conv.cpp:22:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...94 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:13 ; elapsed = 00:03:36 . Memory (MB): peak = 390.539 ; gain = 300.602
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:32 ; elapsed = 00:03:56 . Memory (MB): peak = 390.539 ; gain = 300.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('filter_4_load_1', im2col/conv.cpp:22) on array 'filter_4' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'filter_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('filter_0_load_4', im2col/conv.cpp:22) on array 'filter_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'filter_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 244.518 seconds; current allocated memory: 152.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.034 seconds; current allocated memory: 165.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_156' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_157' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_158' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_159' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_161' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_162' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_163' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_164' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_165' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_166' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_167' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_168' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_169' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_170' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_171' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_172' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_173' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_174' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_175' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_177' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_178' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_179' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_180' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_181' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_182' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_183' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_184' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_185' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_186' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_187' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_188' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_189' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_190' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_191' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_193' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_194' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_195' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_196' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_197' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_198' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_199' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_200' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_201' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_202' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_203' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_204' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_205' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_206' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_207' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_209' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_210' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_211' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_212' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_213' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_214' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_215' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_216' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_217' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_218' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_219' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_220' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_221' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_222' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_223' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_225' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_226' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_227' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_228' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_229' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_230' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_231' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_232' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_233' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_234' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_235' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_236' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_237' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_238' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_239' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_241' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_242' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_243' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_244' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_245' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_246' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_247' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_248' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_249' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_250' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_251' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_252' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_253' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_254' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_255' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'ifmap_32', 'ifmap_33', 'ifmap_34', 'ifmap_35', 'ifmap_36', 'ifmap_37', 'ifmap_38', 'ifmap_39', 'ifmap_40', 'ifmap_41', 'ifmap_42', 'ifmap_43', 'ifmap_44', 'ifmap_45', 'ifmap_46', 'ifmap_47', 'ifmap_48', 'ifmap_49', 'ifmap_50', 'ifmap_51', 'ifmap_52', 'ifmap_53', 'ifmap_54', 'ifmap_55', 'ifmap_56', 'ifmap_57', 'ifmap_58', 'ifmap_59', 'ifmap_60', 'ifmap_61', 'ifmap_62', 'ifmap_63', 'ifmap_64', 'ifmap_65', 'ifmap_66', 'ifmap_67', 'ifmap_68', 'ifmap_69', 'ifmap_70', 'ifmap_71', 'ifmap_72', 'ifmap_73', 'ifmap_74', 'ifmap_75', 'ifmap_76', 'ifmap_77', 'ifmap_78', 'ifmap_79', 'ifmap_80', 'ifmap_81', 'ifmap_82', 'ifmap_83', 'ifmap_84', 'ifmap_85', 'ifmap_86', 'ifmap_87', 'ifmap_88', 'ifmap_89', 'ifmap_90', 'ifmap_91', 'ifmap_92', 'ifmap_93', 'ifmap_94', 'ifmap_95', 'ifmap_96', 'ifmap_97', 'ifmap_98', 'ifmap_99', 'ifmap_100', 'ifmap_101', 'ifmap_102', 'ifmap_103', 'ifmap_104', 'ifmap_105', 'ifmap_106', 'ifmap_107', 'ifmap_108', 'ifmap_109', 'ifmap_110', 'ifmap_111', 'ifmap_112', 'ifmap_113', 'ifmap_114', 'ifmap_115', 'ifmap_116', 'ifmap_117', 'ifmap_118', 'ifmap_119', 'ifmap_120', 'ifmap_121', 'ifmap_122', 'ifmap_123', 'ifmap_124', 'ifmap_125', 'ifmap_126', 'ifmap_127', 'ifmap_128', 'ifmap_129', 'ifmap_130', 'ifmap_131', 'ifmap_132', 'ifmap_133', 'ifmap_134', 'ifmap_135', 'ifmap_136', 'ifmap_137', 'ifmap_138', 'ifmap_139', 'ifmap_140', 'ifmap_141', 'ifmap_142', 'ifmap_143', 'ifmap_144', 'ifmap_145', 'ifmap_146', 'ifmap_147', 'ifmap_148', 'ifmap_149', 'ifmap_150', 'ifmap_151', 'ifmap_152', 'ifmap_153', 'ifmap_154', 'ifmap_155', 'ifmap_156', 'ifmap_157', 'ifmap_158', 'ifmap_159', 'ifmap_160', 'ifmap_161', 'ifmap_162', 'ifmap_163', 'ifmap_164', 'ifmap_165', 'ifmap_166', 'ifmap_167', 'ifmap_168', 'ifmap_169', 'ifmap_170', 'ifmap_171', 'ifmap_172', 'ifmap_173', 'ifmap_174', 'ifmap_175', 'ifmap_176', 'ifmap_177', 'ifmap_178', 'ifmap_179', 'ifmap_180', 'ifmap_181', 'ifmap_182', 'ifmap_183', 'ifmap_184', 'ifmap_185', 'ifmap_186', 'ifmap_187', 'ifmap_188', 'ifmap_189', 'ifmap_190', 'ifmap_191', 'ifmap_192', 'ifmap_193', 'ifmap_194', 'ifmap_195', 'ifmap_196', 'ifmap_197', 'ifmap_198', 'ifmap_199', 'ifmap_200', 'ifmap_201', 'ifmap_202', 'ifmap_203', 'ifmap_204', 'ifmap_205', 'ifmap_206', 'ifmap_207', 'ifmap_208', 'ifmap_209', 'ifmap_210', 'ifmap_211', 'ifmap_212', 'ifmap_213', 'ifmap_214', 'ifmap_215', 'ifmap_216', 'ifmap_217', 'ifmap_218', 'ifmap_219', 'ifmap_220', 'ifmap_221', 'ifmap_222', 'ifmap_223', 'ifmap_224', 'ifmap_225', 'ifmap_226', 'ifmap_227', 'ifmap_228', 'ifmap_229', 'ifmap_230', 'ifmap_231', 'ifmap_232', 'ifmap_233', 'ifmap_234', 'ifmap_235', 'ifmap_236', 'ifmap_237', 'ifmap_238', 'ifmap_239', 'ifmap_240', 'ifmap_241', 'ifmap_242', 'ifmap_243', 'ifmap_244', 'ifmap_245', 'ifmap_246', 'ifmap_247', 'ifmap_248', 'ifmap_249', 'ifmap_250', 'ifmap_251', 'ifmap_252', 'ifmap_253', 'ifmap_254', 'ifmap_255', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_mux_2568_32_1_1' to 'conv_mux_2568_32_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mux_2568_32_bkb': 49 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 10.613 seconds; current allocated memory: 210.994 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:59 ; elapsed = 00:04:33 . Memory (MB): peak = 390.539 ; gain = 300.602
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 272.791 seconds; peak allocated memory: 210.994 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 180.020 ; gain = 90.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 180.020 ; gain = 90.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 180.020 ; gain = 90.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 180.020 ; gain = 90.008
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' partially with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 180.020 ; gain = 90.008
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 180.020 ; gain = 90.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.79 seconds; current allocated memory: 96.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 96.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap', 'filter' and 'ofmap' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 97.520 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 180.020 ; gain = 90.008
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 16.959 seconds; peak allocated memory: 97.520 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.102 ; gain = 88.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.102 ; gain = 88.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.102 ; gain = 88.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.102 ; gain = 88.000
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'ifmap' (im2col/conv.cpp:1) accessed through non-constant indices on dimension 1 (im2col/conv.cpp:22:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...94 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:57 ; elapsed = 00:02:10 . Memory (MB): peak = 391.902 ; gain = 301.801
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:18 . Memory (MB): peak = 391.902 ; gain = 301.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('ofmap_10_addr_1_write_ln22', im2col/conv.cpp:22) of variable 'add_ln22_60', im2col/conv.cpp:22 on array 'ofmap_10' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ofmap_10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 140.693 seconds; current allocated memory: 152.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.527 seconds; current allocated memory: 165.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_156' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_157' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_158' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_159' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_161' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_162' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_163' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_164' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_165' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_166' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_167' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_168' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_169' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_170' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_171' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_172' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_173' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_174' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_175' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_177' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_178' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_179' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_180' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_181' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_182' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_183' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_184' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_185' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_186' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_187' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_188' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_189' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_190' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_191' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_193' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_194' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_195' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_196' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_197' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_198' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_199' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_200' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_201' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_202' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_203' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_204' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_205' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_206' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_207' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_209' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_210' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_211' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_212' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_213' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_214' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_215' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_216' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_217' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_218' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_219' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_220' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_221' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_222' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_223' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_225' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_226' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_227' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_228' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_229' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_230' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_231' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_232' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_233' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_234' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_235' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_236' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_237' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_238' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_239' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_241' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_242' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_243' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_244' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_245' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_246' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_247' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_248' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_249' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_250' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_251' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_252' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_253' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_254' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_255' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'ifmap_32', 'ifmap_33', 'ifmap_34', 'ifmap_35', 'ifmap_36', 'ifmap_37', 'ifmap_38', 'ifmap_39', 'ifmap_40', 'ifmap_41', 'ifmap_42', 'ifmap_43', 'ifmap_44', 'ifmap_45', 'ifmap_46', 'ifmap_47', 'ifmap_48', 'ifmap_49', 'ifmap_50', 'ifmap_51', 'ifmap_52', 'ifmap_53', 'ifmap_54', 'ifmap_55', 'ifmap_56', 'ifmap_57', 'ifmap_58', 'ifmap_59', 'ifmap_60', 'ifmap_61', 'ifmap_62', 'ifmap_63', 'ifmap_64', 'ifmap_65', 'ifmap_66', 'ifmap_67', 'ifmap_68', 'ifmap_69', 'ifmap_70', 'ifmap_71', 'ifmap_72', 'ifmap_73', 'ifmap_74', 'ifmap_75', 'ifmap_76', 'ifmap_77', 'ifmap_78', 'ifmap_79', 'ifmap_80', 'ifmap_81', 'ifmap_82', 'ifmap_83', 'ifmap_84', 'ifmap_85', 'ifmap_86', 'ifmap_87', 'ifmap_88', 'ifmap_89', 'ifmap_90', 'ifmap_91', 'ifmap_92', 'ifmap_93', 'ifmap_94', 'ifmap_95', 'ifmap_96', 'ifmap_97', 'ifmap_98', 'ifmap_99', 'ifmap_100', 'ifmap_101', 'ifmap_102', 'ifmap_103', 'ifmap_104', 'ifmap_105', 'ifmap_106', 'ifmap_107', 'ifmap_108', 'ifmap_109', 'ifmap_110', 'ifmap_111', 'ifmap_112', 'ifmap_113', 'ifmap_114', 'ifmap_115', 'ifmap_116', 'ifmap_117', 'ifmap_118', 'ifmap_119', 'ifmap_120', 'ifmap_121', 'ifmap_122', 'ifmap_123', 'ifmap_124', 'ifmap_125', 'ifmap_126', 'ifmap_127', 'ifmap_128', 'ifmap_129', 'ifmap_130', 'ifmap_131', 'ifmap_132', 'ifmap_133', 'ifmap_134', 'ifmap_135', 'ifmap_136', 'ifmap_137', 'ifmap_138', 'ifmap_139', 'ifmap_140', 'ifmap_141', 'ifmap_142', 'ifmap_143', 'ifmap_144', 'ifmap_145', 'ifmap_146', 'ifmap_147', 'ifmap_148', 'ifmap_149', 'ifmap_150', 'ifmap_151', 'ifmap_152', 'ifmap_153', 'ifmap_154', 'ifmap_155', 'ifmap_156', 'ifmap_157', 'ifmap_158', 'ifmap_159', 'ifmap_160', 'ifmap_161', 'ifmap_162', 'ifmap_163', 'ifmap_164', 'ifmap_165', 'ifmap_166', 'ifmap_167', 'ifmap_168', 'ifmap_169', 'ifmap_170', 'ifmap_171', 'ifmap_172', 'ifmap_173', 'ifmap_174', 'ifmap_175', 'ifmap_176', 'ifmap_177', 'ifmap_178', 'ifmap_179', 'ifmap_180', 'ifmap_181', 'ifmap_182', 'ifmap_183', 'ifmap_184', 'ifmap_185', 'ifmap_186', 'ifmap_187', 'ifmap_188', 'ifmap_189', 'ifmap_190', 'ifmap_191', 'ifmap_192', 'ifmap_193', 'ifmap_194', 'ifmap_195', 'ifmap_196', 'ifmap_197', 'ifmap_198', 'ifmap_199', 'ifmap_200', 'ifmap_201', 'ifmap_202', 'ifmap_203', 'ifmap_204', 'ifmap_205', 'ifmap_206', 'ifmap_207', 'ifmap_208', 'ifmap_209', 'ifmap_210', 'ifmap_211', 'ifmap_212', 'ifmap_213', 'ifmap_214', 'ifmap_215', 'ifmap_216', 'ifmap_217', 'ifmap_218', 'ifmap_219', 'ifmap_220', 'ifmap_221', 'ifmap_222', 'ifmap_223', 'ifmap_224', 'ifmap_225', 'ifmap_226', 'ifmap_227', 'ifmap_228', 'ifmap_229', 'ifmap_230', 'ifmap_231', 'ifmap_232', 'ifmap_233', 'ifmap_234', 'ifmap_235', 'ifmap_236', 'ifmap_237', 'ifmap_238', 'ifmap_239', 'ifmap_240', 'ifmap_241', 'ifmap_242', 'ifmap_243', 'ifmap_244', 'ifmap_245', 'ifmap_246', 'ifmap_247', 'ifmap_248', 'ifmap_249', 'ifmap_250', 'ifmap_251', 'ifmap_252', 'ifmap_253', 'ifmap_254', 'ifmap_255', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'filter_5', 'filter_6', 'filter_7', 'filter_8', 'filter_9', 'filter_10', 'filter_11', 'filter_12', 'filter_13', 'filter_14', 'filter_15', 'filter_16', 'filter_17', 'filter_18', 'filter_19', 'filter_20', 'filter_21', 'filter_22', 'filter_23', 'filter_24', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_mux_2568_32_1_1' to 'conv_mux_2568_32_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mux_2568_32_bkb': 49 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 6.183 seconds; current allocated memory: 210.797 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:20 ; elapsed = 00:02:39 . Memory (MB): peak = 391.902 ; gain = 301.801
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 159.237 seconds; peak allocated memory: 210.797 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.395 ; gain = 89.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.395 ; gain = 89.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.395 ; gain = 89.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.395 ; gain = 89.660
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'ifmap' (im2col/conv.cpp:1) accessed through non-constant indices on dimension 1 (im2col/conv.cpp:22:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...94 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 391.371 ; gain = 301.637
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 391.371 ; gain = 301.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('ofmap_10_addr_1_write_ln22', im2col/conv.cpp:22) of variable 'add_ln22_60', im2col/conv.cpp:22 on array 'ofmap_10' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ofmap_10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 140.448 seconds; current allocated memory: 152.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.487 seconds; current allocated memory: 165.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_156' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_157' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_158' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_159' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_161' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_162' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_163' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_164' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_165' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_166' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_167' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_168' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_169' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_170' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_171' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_172' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_173' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_174' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_175' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_177' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_178' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_179' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_180' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_181' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_182' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_183' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_184' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_185' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_186' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_187' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_188' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_189' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_190' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_191' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_193' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_194' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_195' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_196' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_197' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_198' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_199' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_200' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_201' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_202' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_203' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_204' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_205' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_206' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_207' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_209' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_210' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_211' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_212' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_213' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_214' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_215' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_216' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_217' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_218' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_219' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_220' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_221' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_222' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_223' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_225' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_226' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_227' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_228' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_229' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_230' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_231' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_232' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_233' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_234' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_235' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_236' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_237' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_238' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_239' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_241' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_242' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_243' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_244' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_245' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_246' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_247' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_248' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_249' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_250' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_251' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_252' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_253' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_254' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_255' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'ifmap_32', 'ifmap_33', 'ifmap_34', 'ifmap_35', 'ifmap_36', 'ifmap_37', 'ifmap_38', 'ifmap_39', 'ifmap_40', 'ifmap_41', 'ifmap_42', 'ifmap_43', 'ifmap_44', 'ifmap_45', 'ifmap_46', 'ifmap_47', 'ifmap_48', 'ifmap_49', 'ifmap_50', 'ifmap_51', 'ifmap_52', 'ifmap_53', 'ifmap_54', 'ifmap_55', 'ifmap_56', 'ifmap_57', 'ifmap_58', 'ifmap_59', 'ifmap_60', 'ifmap_61', 'ifmap_62', 'ifmap_63', 'ifmap_64', 'ifmap_65', 'ifmap_66', 'ifmap_67', 'ifmap_68', 'ifmap_69', 'ifmap_70', 'ifmap_71', 'ifmap_72', 'ifmap_73', 'ifmap_74', 'ifmap_75', 'ifmap_76', 'ifmap_77', 'ifmap_78', 'ifmap_79', 'ifmap_80', 'ifmap_81', 'ifmap_82', 'ifmap_83', 'ifmap_84', 'ifmap_85', 'ifmap_86', 'ifmap_87', 'ifmap_88', 'ifmap_89', 'ifmap_90', 'ifmap_91', 'ifmap_92', 'ifmap_93', 'ifmap_94', 'ifmap_95', 'ifmap_96', 'ifmap_97', 'ifmap_98', 'ifmap_99', 'ifmap_100', 'ifmap_101', 'ifmap_102', 'ifmap_103', 'ifmap_104', 'ifmap_105', 'ifmap_106', 'ifmap_107', 'ifmap_108', 'ifmap_109', 'ifmap_110', 'ifmap_111', 'ifmap_112', 'ifmap_113', 'ifmap_114', 'ifmap_115', 'ifmap_116', 'ifmap_117', 'ifmap_118', 'ifmap_119', 'ifmap_120', 'ifmap_121', 'ifmap_122', 'ifmap_123', 'ifmap_124', 'ifmap_125', 'ifmap_126', 'ifmap_127', 'ifmap_128', 'ifmap_129', 'ifmap_130', 'ifmap_131', 'ifmap_132', 'ifmap_133', 'ifmap_134', 'ifmap_135', 'ifmap_136', 'ifmap_137', 'ifmap_138', 'ifmap_139', 'ifmap_140', 'ifmap_141', 'ifmap_142', 'ifmap_143', 'ifmap_144', 'ifmap_145', 'ifmap_146', 'ifmap_147', 'ifmap_148', 'ifmap_149', 'ifmap_150', 'ifmap_151', 'ifmap_152', 'ifmap_153', 'ifmap_154', 'ifmap_155', 'ifmap_156', 'ifmap_157', 'ifmap_158', 'ifmap_159', 'ifmap_160', 'ifmap_161', 'ifmap_162', 'ifmap_163', 'ifmap_164', 'ifmap_165', 'ifmap_166', 'ifmap_167', 'ifmap_168', 'ifmap_169', 'ifmap_170', 'ifmap_171', 'ifmap_172', 'ifmap_173', 'ifmap_174', 'ifmap_175', 'ifmap_176', 'ifmap_177', 'ifmap_178', 'ifmap_179', 'ifmap_180', 'ifmap_181', 'ifmap_182', 'ifmap_183', 'ifmap_184', 'ifmap_185', 'ifmap_186', 'ifmap_187', 'ifmap_188', 'ifmap_189', 'ifmap_190', 'ifmap_191', 'ifmap_192', 'ifmap_193', 'ifmap_194', 'ifmap_195', 'ifmap_196', 'ifmap_197', 'ifmap_198', 'ifmap_199', 'ifmap_200', 'ifmap_201', 'ifmap_202', 'ifmap_203', 'ifmap_204', 'ifmap_205', 'ifmap_206', 'ifmap_207', 'ifmap_208', 'ifmap_209', 'ifmap_210', 'ifmap_211', 'ifmap_212', 'ifmap_213', 'ifmap_214', 'ifmap_215', 'ifmap_216', 'ifmap_217', 'ifmap_218', 'ifmap_219', 'ifmap_220', 'ifmap_221', 'ifmap_222', 'ifmap_223', 'ifmap_224', 'ifmap_225', 'ifmap_226', 'ifmap_227', 'ifmap_228', 'ifmap_229', 'ifmap_230', 'ifmap_231', 'ifmap_232', 'ifmap_233', 'ifmap_234', 'ifmap_235', 'ifmap_236', 'ifmap_237', 'ifmap_238', 'ifmap_239', 'ifmap_240', 'ifmap_241', 'ifmap_242', 'ifmap_243', 'ifmap_244', 'ifmap_245', 'ifmap_246', 'ifmap_247', 'ifmap_248', 'ifmap_249', 'ifmap_250', 'ifmap_251', 'ifmap_252', 'ifmap_253', 'ifmap_254', 'ifmap_255', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'filter_5', 'filter_6', 'filter_7', 'filter_8', 'filter_9', 'filter_10', 'filter_11', 'filter_12', 'filter_13', 'filter_14', 'filter_15', 'filter_16', 'filter_17', 'filter_18', 'filter_19', 'filter_20', 'filter_21', 'filter_22', 'filter_23', 'filter_24', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_mux_2568_32_1_1' to 'conv_mux_2568_32_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mux_2568_32_bkb': 49 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 5.774 seconds; current allocated memory: 210.798 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:18 ; elapsed = 00:02:37 . Memory (MB): peak = 391.371 ; gain = 301.637
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 157.686 seconds; peak allocated memory: 210.798 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.180 ; gain = 88.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.180 ; gain = 88.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.180 ; gain = 88.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.180 ; gain = 88.652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'ifmap' (im2col/conv.cpp:1) accessed through non-constant indices on dimension 1 (im2col/conv.cpp:22:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...94 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:02:08 . Memory (MB): peak = 391.117 ; gain = 300.590
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:02 ; elapsed = 00:02:16 . Memory (MB): peak = 391.117 ; gain = 300.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 138.379 seconds; current allocated memory: 152.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.541 seconds; current allocated memory: 173.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_156' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_157' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_158' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_159' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_161' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_162' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_163' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_164' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_165' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_166' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_167' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_168' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_169' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_170' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_171' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_172' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_173' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_174' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_175' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_177' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_178' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_179' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_180' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_181' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_182' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_183' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_184' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_185' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_186' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_187' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_188' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_189' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_190' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_191' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_193' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_194' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_195' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_196' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_197' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_198' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_199' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_200' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_201' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_202' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_203' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_204' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_205' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_206' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_207' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_209' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_210' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_211' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_212' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_213' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_214' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_215' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_216' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_217' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_218' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_219' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_220' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_221' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_222' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_223' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_225' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_226' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_227' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_228' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_229' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_230' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_231' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_232' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_233' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_234' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_235' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_236' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_237' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_238' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_239' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_241' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_242' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_243' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_244' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_245' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_246' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_247' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_248' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_249' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_250' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_251' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_252' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_253' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_254' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_255' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'ifmap_32', 'ifmap_33', 'ifmap_34', 'ifmap_35', 'ifmap_36', 'ifmap_37', 'ifmap_38', 'ifmap_39', 'ifmap_40', 'ifmap_41', 'ifmap_42', 'ifmap_43', 'ifmap_44', 'ifmap_45', 'ifmap_46', 'ifmap_47', 'ifmap_48', 'ifmap_49', 'ifmap_50', 'ifmap_51', 'ifmap_52', 'ifmap_53', 'ifmap_54', 'ifmap_55', 'ifmap_56', 'ifmap_57', 'ifmap_58', 'ifmap_59', 'ifmap_60', 'ifmap_61', 'ifmap_62', 'ifmap_63', 'ifmap_64', 'ifmap_65', 'ifmap_66', 'ifmap_67', 'ifmap_68', 'ifmap_69', 'ifmap_70', 'ifmap_71', 'ifmap_72', 'ifmap_73', 'ifmap_74', 'ifmap_75', 'ifmap_76', 'ifmap_77', 'ifmap_78', 'ifmap_79', 'ifmap_80', 'ifmap_81', 'ifmap_82', 'ifmap_83', 'ifmap_84', 'ifmap_85', 'ifmap_86', 'ifmap_87', 'ifmap_88', 'ifmap_89', 'ifmap_90', 'ifmap_91', 'ifmap_92', 'ifmap_93', 'ifmap_94', 'ifmap_95', 'ifmap_96', 'ifmap_97', 'ifmap_98', 'ifmap_99', 'ifmap_100', 'ifmap_101', 'ifmap_102', 'ifmap_103', 'ifmap_104', 'ifmap_105', 'ifmap_106', 'ifmap_107', 'ifmap_108', 'ifmap_109', 'ifmap_110', 'ifmap_111', 'ifmap_112', 'ifmap_113', 'ifmap_114', 'ifmap_115', 'ifmap_116', 'ifmap_117', 'ifmap_118', 'ifmap_119', 'ifmap_120', 'ifmap_121', 'ifmap_122', 'ifmap_123', 'ifmap_124', 'ifmap_125', 'ifmap_126', 'ifmap_127', 'ifmap_128', 'ifmap_129', 'ifmap_130', 'ifmap_131', 'ifmap_132', 'ifmap_133', 'ifmap_134', 'ifmap_135', 'ifmap_136', 'ifmap_137', 'ifmap_138', 'ifmap_139', 'ifmap_140', 'ifmap_141', 'ifmap_142', 'ifmap_143', 'ifmap_144', 'ifmap_145', 'ifmap_146', 'ifmap_147', 'ifmap_148', 'ifmap_149', 'ifmap_150', 'ifmap_151', 'ifmap_152', 'ifmap_153', 'ifmap_154', 'ifmap_155', 'ifmap_156', 'ifmap_157', 'ifmap_158', 'ifmap_159', 'ifmap_160', 'ifmap_161', 'ifmap_162', 'ifmap_163', 'ifmap_164', 'ifmap_165', 'ifmap_166', 'ifmap_167', 'ifmap_168', 'ifmap_169', 'ifmap_170', 'ifmap_171', 'ifmap_172', 'ifmap_173', 'ifmap_174', 'ifmap_175', 'ifmap_176', 'ifmap_177', 'ifmap_178', 'ifmap_179', 'ifmap_180', 'ifmap_181', 'ifmap_182', 'ifmap_183', 'ifmap_184', 'ifmap_185', 'ifmap_186', 'ifmap_187', 'ifmap_188', 'ifmap_189', 'ifmap_190', 'ifmap_191', 'ifmap_192', 'ifmap_193', 'ifmap_194', 'ifmap_195', 'ifmap_196', 'ifmap_197', 'ifmap_198', 'ifmap_199', 'ifmap_200', 'ifmap_201', 'ifmap_202', 'ifmap_203', 'ifmap_204', 'ifmap_205', 'ifmap_206', 'ifmap_207', 'ifmap_208', 'ifmap_209', 'ifmap_210', 'ifmap_211', 'ifmap_212', 'ifmap_213', 'ifmap_214', 'ifmap_215', 'ifmap_216', 'ifmap_217', 'ifmap_218', 'ifmap_219', 'ifmap_220', 'ifmap_221', 'ifmap_222', 'ifmap_223', 'ifmap_224', 'ifmap_225', 'ifmap_226', 'ifmap_227', 'ifmap_228', 'ifmap_229', 'ifmap_230', 'ifmap_231', 'ifmap_232', 'ifmap_233', 'ifmap_234', 'ifmap_235', 'ifmap_236', 'ifmap_237', 'ifmap_238', 'ifmap_239', 'ifmap_240', 'ifmap_241', 'ifmap_242', 'ifmap_243', 'ifmap_244', 'ifmap_245', 'ifmap_246', 'ifmap_247', 'ifmap_248', 'ifmap_249', 'ifmap_250', 'ifmap_251', 'ifmap_252', 'ifmap_253', 'ifmap_254', 'ifmap_255', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'filter_5', 'filter_6', 'filter_7', 'filter_8', 'filter_9', 'filter_10', 'filter_11', 'filter_12', 'filter_13', 'filter_14', 'filter_15', 'filter_16', 'filter_17', 'filter_18', 'filter_19', 'filter_20', 'filter_21', 'filter_22', 'filter_23', 'filter_24', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_mux_2568_32_1_1' to 'conv_mux_2568_32_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mux_2568_32_bkb': 49 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 5.592 seconds; current allocated memory: 218.429 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:16 ; elapsed = 00:02:35 . Memory (MB): peak = 391.117 ; gain = 300.590
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 155.21 seconds; peak allocated memory: 218.429 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im2col/im2col.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'im2col/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.008 ; gain = 89.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.008 ; gain = 89.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.008 ; gain = 89.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.008 ; gain = 89.016
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (im2col/conv.cpp:16) in function 'conv' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (im2col/conv.cpp:20) in function 'conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (im2col/conv.cpp:21) in function 'conv' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'ifmap' (im2col/conv.cpp:1) accessed through non-constant indices on dimension 1 (im2col/conv.cpp:22:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ifmap' (im2col/conv.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (im2col/conv.cpp:2) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ofmap' (im2col/conv.cpp:3) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (im2col/conv.cpp:1)...47 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 231.082 ; gain = 141.090
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (im2col/conv.cpp:15:13) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 231.082 ; gain = 141.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.586 seconds; current allocated memory: 158.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.734 seconds; current allocated memory: 169.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_156' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_157' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_158' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_159' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_161' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_162' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_163' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_164' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_165' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_166' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_167' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_168' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_169' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_170' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_171' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_172' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_173' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_174' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_175' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_177' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_178' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_179' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_180' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_181' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_182' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_183' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_184' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_185' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_186' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_187' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_188' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_189' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_190' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_191' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_193' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_194' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_195' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_196' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_197' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_198' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_199' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_200' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_201' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_202' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_203' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_204' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_205' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_206' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_207' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_209' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_210' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_211' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_212' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_213' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_214' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_215' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_216' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_217' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_218' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_219' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_220' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_221' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_222' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_223' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_225' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_226' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_227' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_228' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_229' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_230' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_231' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_232' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_233' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_234' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_235' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_236' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_237' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_238' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_239' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_241' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_242' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_243' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_244' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_245' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_246' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_247' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_248' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_249' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_250' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_251' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_252' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_253' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_254' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ifmap_255' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/filter_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ofmap_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ifmap_0', 'ifmap_1', 'ifmap_2', 'ifmap_3', 'ifmap_4', 'ifmap_5', 'ifmap_6', 'ifmap_7', 'ifmap_8', 'ifmap_9', 'ifmap_10', 'ifmap_11', 'ifmap_12', 'ifmap_13', 'ifmap_14', 'ifmap_15', 'ifmap_16', 'ifmap_17', 'ifmap_18', 'ifmap_19', 'ifmap_20', 'ifmap_21', 'ifmap_22', 'ifmap_23', 'ifmap_24', 'ifmap_25', 'ifmap_26', 'ifmap_27', 'ifmap_28', 'ifmap_29', 'ifmap_30', 'ifmap_31', 'ifmap_32', 'ifmap_33', 'ifmap_34', 'ifmap_35', 'ifmap_36', 'ifmap_37', 'ifmap_38', 'ifmap_39', 'ifmap_40', 'ifmap_41', 'ifmap_42', 'ifmap_43', 'ifmap_44', 'ifmap_45', 'ifmap_46', 'ifmap_47', 'ifmap_48', 'ifmap_49', 'ifmap_50', 'ifmap_51', 'ifmap_52', 'ifmap_53', 'ifmap_54', 'ifmap_55', 'ifmap_56', 'ifmap_57', 'ifmap_58', 'ifmap_59', 'ifmap_60', 'ifmap_61', 'ifmap_62', 'ifmap_63', 'ifmap_64', 'ifmap_65', 'ifmap_66', 'ifmap_67', 'ifmap_68', 'ifmap_69', 'ifmap_70', 'ifmap_71', 'ifmap_72', 'ifmap_73', 'ifmap_74', 'ifmap_75', 'ifmap_76', 'ifmap_77', 'ifmap_78', 'ifmap_79', 'ifmap_80', 'ifmap_81', 'ifmap_82', 'ifmap_83', 'ifmap_84', 'ifmap_85', 'ifmap_86', 'ifmap_87', 'ifmap_88', 'ifmap_89', 'ifmap_90', 'ifmap_91', 'ifmap_92', 'ifmap_93', 'ifmap_94', 'ifmap_95', 'ifmap_96', 'ifmap_97', 'ifmap_98', 'ifmap_99', 'ifmap_100', 'ifmap_101', 'ifmap_102', 'ifmap_103', 'ifmap_104', 'ifmap_105', 'ifmap_106', 'ifmap_107', 'ifmap_108', 'ifmap_109', 'ifmap_110', 'ifmap_111', 'ifmap_112', 'ifmap_113', 'ifmap_114', 'ifmap_115', 'ifmap_116', 'ifmap_117', 'ifmap_118', 'ifmap_119', 'ifmap_120', 'ifmap_121', 'ifmap_122', 'ifmap_123', 'ifmap_124', 'ifmap_125', 'ifmap_126', 'ifmap_127', 'ifmap_128', 'ifmap_129', 'ifmap_130', 'ifmap_131', 'ifmap_132', 'ifmap_133', 'ifmap_134', 'ifmap_135', 'ifmap_136', 'ifmap_137', 'ifmap_138', 'ifmap_139', 'ifmap_140', 'ifmap_141', 'ifmap_142', 'ifmap_143', 'ifmap_144', 'ifmap_145', 'ifmap_146', 'ifmap_147', 'ifmap_148', 'ifmap_149', 'ifmap_150', 'ifmap_151', 'ifmap_152', 'ifmap_153', 'ifmap_154', 'ifmap_155', 'ifmap_156', 'ifmap_157', 'ifmap_158', 'ifmap_159', 'ifmap_160', 'ifmap_161', 'ifmap_162', 'ifmap_163', 'ifmap_164', 'ifmap_165', 'ifmap_166', 'ifmap_167', 'ifmap_168', 'ifmap_169', 'ifmap_170', 'ifmap_171', 'ifmap_172', 'ifmap_173', 'ifmap_174', 'ifmap_175', 'ifmap_176', 'ifmap_177', 'ifmap_178', 'ifmap_179', 'ifmap_180', 'ifmap_181', 'ifmap_182', 'ifmap_183', 'ifmap_184', 'ifmap_185', 'ifmap_186', 'ifmap_187', 'ifmap_188', 'ifmap_189', 'ifmap_190', 'ifmap_191', 'ifmap_192', 'ifmap_193', 'ifmap_194', 'ifmap_195', 'ifmap_196', 'ifmap_197', 'ifmap_198', 'ifmap_199', 'ifmap_200', 'ifmap_201', 'ifmap_202', 'ifmap_203', 'ifmap_204', 'ifmap_205', 'ifmap_206', 'ifmap_207', 'ifmap_208', 'ifmap_209', 'ifmap_210', 'ifmap_211', 'ifmap_212', 'ifmap_213', 'ifmap_214', 'ifmap_215', 'ifmap_216', 'ifmap_217', 'ifmap_218', 'ifmap_219', 'ifmap_220', 'ifmap_221', 'ifmap_222', 'ifmap_223', 'ifmap_224', 'ifmap_225', 'ifmap_226', 'ifmap_227', 'ifmap_228', 'ifmap_229', 'ifmap_230', 'ifmap_231', 'ifmap_232', 'ifmap_233', 'ifmap_234', 'ifmap_235', 'ifmap_236', 'ifmap_237', 'ifmap_238', 'ifmap_239', 'ifmap_240', 'ifmap_241', 'ifmap_242', 'ifmap_243', 'ifmap_244', 'ifmap_245', 'ifmap_246', 'ifmap_247', 'ifmap_248', 'ifmap_249', 'ifmap_250', 'ifmap_251', 'ifmap_252', 'ifmap_253', 'ifmap_254', 'ifmap_255', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'filter_5', 'filter_6', 'filter_7', 'filter_8', 'filter_9', 'filter_10', 'filter_11', 'filter_12', 'filter_13', 'filter_14', 'filter_15', 'filter_16', 'filter_17', 'filter_18', 'filter_19', 'filter_20', 'filter_21', 'filter_22', 'filter_23', 'filter_24', 'ofmap_0', 'ofmap_1', 'ofmap_2', 'ofmap_3', 'ofmap_4', 'ofmap_5', 'ofmap_6', 'ofmap_7', 'ofmap_8', 'ofmap_9', 'ofmap_10' and 'ofmap_11' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_mux_2568_32_1_1' to 'conv_mux_2568_32_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mux_2568_32_bkb': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 7.476 seconds; current allocated memory: 195.023 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 304.172 ; gain = 214.180
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 80.271 seconds; peak allocated memory: 195.023 MB.
