`timescale 1ns / 1ps

module tb_pwm;

reg clk = 0;
wire [3:0]pwm_out;

pwm UUT (clk, pwm_out);
always #5 clk = ~clk;
endmodule
