	component System is
		port (
			clk_clk                  : in  std_logic := 'X'; -- clk
			reset_reset_n            : in  std_logic := 'X'; -- reset_n
			dma_debug_wm_done_export : out std_logic         -- export
		);
	end component System;

