/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [11:0] _03_;
  reg [4:0] _04_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire [30:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [13:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  reg [4:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_46z;
  wire [12:0] celloutsig_0_48z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_58z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_67z;
  wire [5:0] celloutsig_0_68z;
  wire [7:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_71z;
  wire [5:0] celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire [14:0] celloutsig_0_75z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_81z;
  wire celloutsig_0_84z;
  wire [26:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~((celloutsig_0_2z | celloutsig_0_0z[3]) & celloutsig_0_7z[0]);
  assign celloutsig_0_50z = ~((celloutsig_0_46z[1] | _01_) & celloutsig_0_36z);
  assign celloutsig_0_89z = ~((celloutsig_0_81z[4] | celloutsig_0_71z[6]) & celloutsig_0_60z);
  assign celloutsig_1_17z = ~((celloutsig_1_14z | celloutsig_1_7z) & celloutsig_1_14z);
  assign celloutsig_0_19z = ~((celloutsig_0_14z | celloutsig_0_14z) & celloutsig_0_6z[7]);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_32z = celloutsig_0_20z | ~(celloutsig_0_31z[2]);
  assign celloutsig_0_39z = celloutsig_0_4z[1] | ~(celloutsig_0_19z);
  assign celloutsig_0_62z = celloutsig_0_45z[1] | ~(celloutsig_0_7z[2]);
  assign celloutsig_0_74z = celloutsig_0_6z[4] | ~(celloutsig_0_30z);
  assign celloutsig_0_11z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_0_15z = celloutsig_0_7z[2] | ~(celloutsig_0_3z);
  assign celloutsig_0_2z = in_data[39] | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_60z = celloutsig_0_16z[4] ^ celloutsig_0_45z[0];
  assign celloutsig_0_8z = celloutsig_0_5z[2] ^ celloutsig_0_2z;
  assign celloutsig_0_84z = celloutsig_0_2z ^ celloutsig_0_74z;
  assign celloutsig_1_7z = in_data[128] ^ celloutsig_1_1z[5];
  assign celloutsig_1_10z = celloutsig_1_4z ^ celloutsig_1_5z[0];
  assign celloutsig_1_11z = celloutsig_1_4z ^ celloutsig_1_10z;
  assign celloutsig_1_12z = celloutsig_1_2z[2] ^ celloutsig_1_11z;
  assign celloutsig_0_10z = celloutsig_0_8z ^ celloutsig_0_0z[1];
  assign celloutsig_0_1z = in_data[88] ^ celloutsig_0_0z[2];
  assign celloutsig_0_14z = celloutsig_0_8z ^ celloutsig_0_13z;
  assign celloutsig_0_18z = celloutsig_0_4z[6] ^ celloutsig_0_12z;
  assign celloutsig_0_22z = celloutsig_0_2z ^ celloutsig_0_13z;
  assign celloutsig_0_30z = celloutsig_0_0z[2] ^ celloutsig_0_12z;
  assign celloutsig_0_34z = ~(celloutsig_0_5z[1] ^ celloutsig_0_24z[12]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[3] ^ in_data[180]);
  assign celloutsig_1_14z = ~(celloutsig_1_12z ^ in_data[140]);
  reg [11:0] _34_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 12'h000;
    else _34_ <= celloutsig_0_25z[20:9];
  assign { _01_, _02_[10:0] } = _34_;
  reg [11:0] _35_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _35_ <= 12'h000;
    else _35_ <= { in_data[2:0], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_14z };
  assign { _03_[11:9], _00_, _03_[7:0] } = _35_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_0z[2:1], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_36z = { celloutsig_0_24z[7:6], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_31z } && celloutsig_0_16z[14:8];
  assign celloutsig_0_41z = { celloutsig_0_0z[3:2], celloutsig_0_12z } && { celloutsig_0_5z[2], celloutsig_0_22z, celloutsig_0_34z };
  assign celloutsig_0_43z = { celloutsig_0_23z[11:10], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_11z } && celloutsig_0_6z[6:2];
  assign celloutsig_0_56z = celloutsig_0_23z[8:1] && celloutsig_0_25z[23:16];
  assign celloutsig_0_67z = { celloutsig_0_16z[1:0], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_63z, celloutsig_0_45z, celloutsig_0_56z } && { celloutsig_0_24z[10:7], celloutsig_0_44z, celloutsig_0_12z, celloutsig_0_50z, celloutsig_0_43z, celloutsig_0_62z };
  assign celloutsig_0_12z = in_data[85:74] && { celloutsig_0_6z[1:0], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_13z = { celloutsig_0_6z[7:2], celloutsig_0_0z } && { celloutsig_0_7z[2:0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_0z, celloutsig_0_10z, _04_ } && { celloutsig_0_24z[7:0], celloutsig_0_7z };
  assign celloutsig_0_4z = { in_data[56:50], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_68z = { celloutsig_0_31z[1], celloutsig_0_58z, celloutsig_0_20z } % { 1'h1, celloutsig_0_0z[3:0], in_data[0] };
  assign celloutsig_0_75z = { celloutsig_0_16z[14:2], celloutsig_0_43z, celloutsig_0_42z } % { 1'h1, celloutsig_0_7z[2:0], celloutsig_0_32z, celloutsig_0_72z, celloutsig_0_44z };
  assign celloutsig_0_81z = { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_22z } % { 1'h1, celloutsig_0_24z[11:8], celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_4z[7], celloutsig_0_18z, celloutsig_0_15z } % { 1'h1, celloutsig_0_17z[0], celloutsig_0_3z };
  assign celloutsig_0_23z = in_data[83:69] % { 1'h1, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_58z = celloutsig_0_0z[5:2] * { celloutsig_0_23z[5], celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_88z = { celloutsig_0_75z[11:9], celloutsig_0_15z, _04_, celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_22z } * { _04_[4:2], celloutsig_0_67z, celloutsig_0_0z, celloutsig_0_81z, celloutsig_0_71z, celloutsig_0_84z };
  assign celloutsig_0_16z = { celloutsig_0_5z[0], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_6z } * { in_data[24:15], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_5z[2:1], celloutsig_0_15z, celloutsig_0_8z } * celloutsig_0_16z[12:9];
  assign celloutsig_0_24z = { celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_11z } * { celloutsig_0_23z[9:5], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_25z = { in_data[73:44], celloutsig_0_10z } * { celloutsig_0_0z[2:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_25z[21:19] * { celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_22z };
  assign celloutsig_0_33z = - { _03_[11:9], _00_, _03_[7:0], celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_0_72z = - { celloutsig_0_28z, celloutsig_0_45z };
  assign celloutsig_1_0z = - in_data[116:99];
  assign celloutsig_0_5z = in_data[10:8] | { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_1z } | { celloutsig_0_4z[7:5], celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[13:7] | in_data[170:164];
  assign celloutsig_0_9z = celloutsig_0_4z[5:2] | celloutsig_0_0z[3:0];
  assign celloutsig_1_4z = ~^ celloutsig_1_1z[6:3];
  assign celloutsig_1_19z = ~^ { celloutsig_1_0z[11:9], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_16z[15:13], celloutsig_0_3z };
  assign celloutsig_0_37z = ^ { celloutsig_0_0z[4:0], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_0_63z = ^ { in_data[28:27], celloutsig_0_34z };
  assign celloutsig_1_18z = ^ { in_data[128:124], celloutsig_1_17z, celloutsig_1_11z };
  assign celloutsig_0_48z = { celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_42z, celloutsig_0_10z } << { celloutsig_0_25z[11:3], celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_43z };
  assign celloutsig_0_6z = celloutsig_0_4z << in_data[40:33];
  assign celloutsig_0_71z = celloutsig_0_48z[9:0] << { celloutsig_0_68z[5:2], celloutsig_0_46z };
  assign celloutsig_1_2z = celloutsig_1_1z[3:0] << celloutsig_1_0z[7:4];
  assign celloutsig_1_5z = in_data[135:132] << in_data[141:138];
  assign celloutsig_1_8z = { celloutsig_1_6z[12:2], celloutsig_1_3z, celloutsig_1_4z } << { in_data[169:158], celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[30:25] ~^ in_data[41:36];
  assign celloutsig_0_44z = celloutsig_0_33z[3:0] ~^ celloutsig_0_25z[30:27];
  assign celloutsig_0_46z = { celloutsig_0_44z[3:1], celloutsig_0_5z } ~^ { celloutsig_0_16z[3:2], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_39z, celloutsig_0_42z };
  assign celloutsig_1_6z = in_data[151:139] ~^ { in_data[102:99], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_45z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_45z = { celloutsig_0_25z[26:23], celloutsig_0_41z };
  assign _02_[11] = _01_;
  assign _03_[8] = _00_;
  assign { out_data[128], out_data[96], out_data[58:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
