Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Apr 24 21:05:02 2018
| Host         : Jack-GL552VW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file speaker_control_sets_placed.rpt
| Design       : speaker
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              73 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            3 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------+------------------+------------------+----------------+
|   Clock Signal  |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG  |                        |                  |                1 |              1 |
|  Ufd/cnt_reg[0] | Uvl/vol[3]_i_1_n_0     | rst_n_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG  | Usc/sdincnt[3]_i_1_n_0 | rst_n_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG  | Ung/volu_reg[12]_0     |                  |                3 |             11 |
|  clk_IBUF_BUFG  |                        | rst_n_IBUF       |               19 |             73 |
+-----------------+------------------------+------------------+------------------+----------------+


