module top_module(
    input clk,
    input reset,    // Synchronous reset
    input in,
    output disc,
    output flag,
    output err);

    parameter IDLE = 4'b000, ONE = 4'b0001, TWO = 4'b0010, THREE = 4'b0011,
              FOUR = 4'b0100, FIVE = 4'b0101, SIX = 4'b0110,
              DISC = 4'b0111, FLAG = 4'b1000, ERRO = 4'b1001;
    reg [3:0] state, next_state;
    always @(*)begin
        case(state)
            IDLE: begin
                if(in == 1) begin
                    next_state = ONE;
                end
                else begin
                    next_state = IDLE;
                end
            end
            ONE: begin
                if(in == 1) begin
                    next_state = TWO;
                end
                else begin
                    next_state = IDLE;
                end
            end
            TWO: begin
                if(in == 1) begin
                    next_state = THREE;
                end
                else begin
                    next_state = IDLE;
                end
            end
            THREE: begin
                if(in == 1) begin
                    next_state = FOUR;
                end
                else begin
                    next_state = IDLE;
                end
            end
            FOUR: begin
                if(in == 1) begin
                    next_state = FIVE;
                end
                else begin
                    next_state = IDLE;
                end
            end
            FIVE: begin
                if(in == 1) begin
                    next_state = SIX;
                end
                else begin
                    next_state = DISC;
                end
            end
            SIX: begin
                if(in == 1) begin
                    next_state = ERRO;
                end
                else begin
                    next_state = DISC;
                end
            end
            DISC: begin
                if(in == 1) begin
                    next_state = ONE;
                end
                else begin
                    next_state = IDLE;
                end
            end
            FLAG: begin
                if(in == 1) begin
                    next_state = ONE;
                end
                else begin
                    next_state = IDLE;
                end
            end
            ERRO: begin
                if(in == 1) begin
                    next_state = ERRO;
                end
                else begin
                    next_state = IDLE;
                end
            end
        endcase
    end

    always @(posedge clk) begin
        if (reset) begin
            state <= IDLE;
        end 
        else begin
            state <= next_state;
        end
    end

    assign disc = (state == DISC);
    assign flag = (state == FLAG);
    assign err  = (state == ERRO);
endmodule
