
P2Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000410c  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008410c  0008410c  0001410c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ae8  20070000  00084114  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000224  20070ae8  00084bfc  00020ae8  2**2
                  ALLOC
  4 .stack        00002004  20070d0c  00084e20  00020ae8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020ae8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b11  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001b77d  00000000  00000000  00020b6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000040ef  00000000  00000000  0003c2e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005f25  00000000  00000000  000403d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cd0  00000000  00000000  000462fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c60  00000000  00000000  00046fcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001bc55  00000000  00000000  00047c2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000138cb  00000000  00000000  00063880  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00069d4b  00000000  00000000  0007714b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002948  00000000  00000000  000e0e98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	10 2d 07 20 45 0e 08 00 41 0e 08 00 41 0e 08 00     .-. E...A...A...
   80010:	41 0e 08 00 41 0e 08 00 41 0e 08 00 00 00 00 00     A...A...A.......
	...
   8002c:	59 03 08 00 41 0e 08 00 00 00 00 00 91 03 08 00     Y...A...........
   8003c:	cd 03 08 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     ....A...A...A...
   8004c:	41 0e 08 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     A...A...A...A...
   8005c:	41 0e 08 00 41 0e 08 00 41 0e 08 00 00 00 00 00     A...A...A.......
   8006c:	b5 0c 08 00 c9 0c 08 00 dd 0c 08 00 f1 0c 08 00     ................
	...
   80084:	c1 05 08 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     ....A...A...A...
   80094:	41 0e 08 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     A...A...A...A...
   800a4:	00 00 00 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     ....A...A...A...
   800b4:	41 0e 08 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     A...A...A...A...
   800c4:	41 0e 08 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     A...A...A...A...
   800d4:	41 0e 08 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     A...A...A...A...
   800e4:	41 0e 08 00 41 0e 08 00 41 0e 08 00 41 0e 08 00     A...A...A...A...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ae8 	.word	0x20070ae8
   80110:	00000000 	.word	0x00000000
   80114:	00084114 	.word	0x00084114

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084114 	.word	0x00084114
   80154:	20070aec 	.word	0x20070aec
   80158:	00084114 	.word	0x00084114
   8015c:	00000000 	.word	0x00000000

00080160 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80164:	b980      	cbnz	r0, 80188 <_read+0x28>
   80166:	460c      	mov	r4, r1
   80168:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8016a:	2a00      	cmp	r2, #0
   8016c:	dd0f      	ble.n	8018e <_read+0x2e>
   8016e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80170:	4e08      	ldr	r6, [pc, #32]	; (80194 <_read+0x34>)
   80172:	4d09      	ldr	r5, [pc, #36]	; (80198 <_read+0x38>)
   80174:	6830      	ldr	r0, [r6, #0]
   80176:	4621      	mov	r1, r4
   80178:	682b      	ldr	r3, [r5, #0]
   8017a:	4798      	blx	r3
		ptr++;
   8017c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   8017e:	42bc      	cmp	r4, r7
   80180:	d1f8      	bne.n	80174 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   80182:	4640      	mov	r0, r8
   80184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80188:	f04f 38ff 	mov.w	r8, #4294967295
   8018c:	e7f9      	b.n	80182 <_read+0x22>
	for (; len > 0; --len) {
   8018e:	4680      	mov	r8, r0
   80190:	e7f7      	b.n	80182 <_read+0x22>
   80192:	bf00      	nop
   80194:	20070ce0 	.word	0x20070ce0
   80198:	20070cd8 	.word	0x20070cd8

0008019c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   8019c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8019e:	0189      	lsls	r1, r1, #6
   801a0:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   801a2:	2402      	movs	r4, #2
   801a4:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   801a6:	f04f 31ff 	mov.w	r1, #4294967295
   801aa:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   801ac:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   801ae:	605a      	str	r2, [r3, #4]
}
   801b0:	bc10      	pop	{r4}
   801b2:	4770      	bx	lr

000801b4 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   801b4:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   801b8:	4770      	bx	lr

000801ba <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   801ba:	0189      	lsls	r1, r1, #6
   801bc:	2305      	movs	r3, #5
   801be:	5043      	str	r3, [r0, r1]
   801c0:	4770      	bx	lr

000801c2 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   801c2:	0189      	lsls	r1, r1, #6
   801c4:	2302      	movs	r3, #2
   801c6:	5043      	str	r3, [r0, r1]
   801c8:	4770      	bx	lr

000801ca <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   801ca:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   801ce:	6908      	ldr	r0, [r1, #16]
}
   801d0:	4770      	bx	lr
	...

000801d4 <delayInit>:
#include "asf.h"
#include "DelayFunctions.h"


int delayInit(void)		/* Initializes the timer used for delays */
{
   801d4:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC3);	/* power on the peripheral clock for timers */
   801d6:	201e      	movs	r0, #30
   801d8:	4b08      	ldr	r3, [pc, #32]	; (801fc <delayInit+0x28>)
   801da:	4798      	blx	r3
	tc_init(TC1,0,0);				/* TC1, channel 0, TCLK1 och capturemode */
   801dc:	4c08      	ldr	r4, [pc, #32]	; (80200 <delayInit+0x2c>)
   801de:	2200      	movs	r2, #0
   801e0:	4611      	mov	r1, r2
   801e2:	4620      	mov	r0, r4
   801e4:	4b07      	ldr	r3, [pc, #28]	; (80204 <delayInit+0x30>)
   801e6:	4798      	blx	r3
	tc_set_block_mode(TC1,0);
   801e8:	2100      	movs	r1, #0
   801ea:	4620      	mov	r0, r4
   801ec:	4b06      	ldr	r3, [pc, #24]	; (80208 <delayInit+0x34>)
   801ee:	4798      	blx	r3
	tc_stop(TC1,0);					/* making sure the timer does not run  */
   801f0:	2100      	movs	r1, #0
   801f2:	4620      	mov	r0, r4
   801f4:	4b05      	ldr	r3, [pc, #20]	; (8020c <delayInit+0x38>)
   801f6:	4798      	blx	r3
	return 0;						/* evertyhing is ok, typical response */
}
   801f8:	2000      	movs	r0, #0
   801fa:	bd10      	pop	{r4, pc}
   801fc:	00080ded 	.word	0x00080ded
   80200:	40084000 	.word	0x40084000
   80204:	0008019d 	.word	0x0008019d
   80208:	000801b5 	.word	0x000801b5
   8020c:	000801c3 	.word	0x000801c3

00080210 <delayMicroseconds>:


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   80210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80212:	4605      	mov	r5, r0
	tc_start(TC1,0);
   80214:	2100      	movs	r1, #0
   80216:	4809      	ldr	r0, [pc, #36]	; (8023c <delayMicroseconds+0x2c>)
   80218:	4b09      	ldr	r3, [pc, #36]	; (80240 <delayMicroseconds+0x30>)
   8021a:	4798      	blx	r3
	while (tc_read_cv(TC1,0) < us*42);
   8021c:	242a      	movs	r4, #42	; 0x2a
   8021e:	fb04 f405 	mul.w	r4, r4, r5
   80222:	4f06      	ldr	r7, [pc, #24]	; (8023c <delayMicroseconds+0x2c>)
   80224:	2600      	movs	r6, #0
   80226:	4d07      	ldr	r5, [pc, #28]	; (80244 <delayMicroseconds+0x34>)
   80228:	4631      	mov	r1, r6
   8022a:	4638      	mov	r0, r7
   8022c:	47a8      	blx	r5
   8022e:	42a0      	cmp	r0, r4
   80230:	d3fa      	bcc.n	80228 <delayMicroseconds+0x18>
	tc_stop(TC1,0);
   80232:	2100      	movs	r1, #0
   80234:	4801      	ldr	r0, [pc, #4]	; (8023c <delayMicroseconds+0x2c>)
   80236:	4b04      	ldr	r3, [pc, #16]	; (80248 <delayMicroseconds+0x38>)
   80238:	4798      	blx	r3
   8023a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8023c:	40084000 	.word	0x40084000
   80240:	000801bb 	.word	0x000801bb
   80244:	000801cb 	.word	0x000801cb
   80248:	000801c3 	.word	0x000801c3

0008024c <Twi_master_init>:
#include "TWI.h"
/* this function initiates the master Due
* TWI1 are used for the master
* enables TWI pios
*/
void Twi_master_init(){
   8024c:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(ID_TWI1); /* power the clock for the TWI with pmc */
   8024e:	2017      	movs	r0, #23
   80250:	4b14      	ldr	r3, [pc, #80]	; (802a4 <Twi_master_init+0x58>)
   80252:	4798      	blx	r3

	PIOA->PIO_PDR|= (PIO_PB12)|(PIO_PB13);	/* Enable TWI pios */
   80254:	4a14      	ldr	r2, [pc, #80]	; (802a8 <Twi_master_init+0x5c>)
   80256:	6853      	ldr	r3, [r2, #4]
   80258:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
   8025c:	6053      	str	r3, [r2, #4]
	TWI1->TWI_CR = (0x1u << 7);				// TWIn software reset
   8025e:	4b13      	ldr	r3, [pc, #76]	; (802ac <Twi_master_init+0x60>)
   80260:	2280      	movs	r2, #128	; 0x80
   80262:	601a      	str	r2, [r3, #0]
	TWI1->TWI_RHR;							// Flush reception buffer
   80264:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	/* Set Master Disable bit and Slave Disable bit */
	TWI1->TWI_CR = TWI_CR_MSDIS;
   80266:	2208      	movs	r2, #8
   80268:	601a      	str	r2, [r3, #0]
	TWI1->TWI_CR = TWI_CR_SVDIS;
   8026a:	2220      	movs	r2, #32
   8026c:	601a      	str	r2, [r3, #0]
	TWI1->TWI_CR |= (0x1u << 2);			/* Set Master Enable bit */
   8026e:	681a      	ldr	r2, [r3, #0]
   80270:	f042 0204 	orr.w	r2, r2, #4
   80274:	601a      	str	r2, [r3, #0]
	TWI1->TWI_MMR |= TWI_MMR_DADR(unoAddress);//device address
   80276:	685a      	ldr	r2, [r3, #4]
   80278:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   8027c:	605a      	str	r2, [r3, #4]
	TWI1->TWI_PTCR |= (0x1u << 0)|(0x1u << 8);//Receiver/transmitter Transfer Enable 
   8027e:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
   80282:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80286:	f042 0201 	orr.w	r2, r2, #1
   8028a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	TWI0->TWI_IDR = ~0UL;					/* Disable TWI interrupts */
   8028e:	f04f 31ff 	mov.w	r1, #4294967295
   80292:	4a07      	ldr	r2, [pc, #28]	; (802b0 <Twi_master_init+0x64>)
   80294:	6291      	str	r1, [r2, #40]	; 0x28
	TWI1->TWI_CWGR |= I2C_SPEED;
   80296:	691a      	ldr	r2, [r3, #16]
   80298:	f442 32c3 	orr.w	r2, r2, #99840	; 0x18600
   8029c:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
   802a0:	611a      	str	r2, [r3, #16]
   802a2:	bd08      	pop	{r3, pc}
   802a4:	00080ded 	.word	0x00080ded
   802a8:	400e0e00 	.word	0x400e0e00
   802ac:	40090000 	.word	0x40090000
   802b0:	4008c000 	.word	0x4008c000

000802b4 <master_read_cmd>:
}
/*this function reads a commando from the slave
*returns a cmd sent by the slave
* param p_wti: pointer to TWi interface
*/
uint8_t master_read_cmd(Twi* p_twi){
   802b4:	4602      	mov	r2, r0
	uint8_t cmd;
	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   802b6:	2300      	movs	r3, #0
   802b8:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(unoAddress) |
   802ba:	f44f 2301 	mov.w	r3, #528384	; 0x81000
   802be:	6043      	str	r3, [r0, #4]
	((0<< TWI_MMR_IADRSZ_Pos) & TWI_MMR_IADRSZ_Msk);
	p_twi->TWI_CR = TWI_CR_START;
   802c0:	2301      	movs	r3, #1
   802c2:	6003      	str	r3, [r0, #0]
	while (!(TWI1 ->TWI_SR & TWI_SR_RXRDY)){}
   802c4:	4907      	ldr	r1, [pc, #28]	; (802e4 <master_read_cmd+0x30>)
   802c6:	6a0b      	ldr	r3, [r1, #32]
   802c8:	f013 0f02 	tst.w	r3, #2
   802cc:	d0fb      	beq.n	802c6 <master_read_cmd+0x12>
	cmd =TWI1->TWI_RHR; 
   802ce:	4b05      	ldr	r3, [pc, #20]	; (802e4 <master_read_cmd+0x30>)
   802d0:	6b18      	ldr	r0, [r3, #48]	; 0x30
   802d2:	b2c0      	uxtb	r0, r0
	p_twi->TWI_CR = TWI_CR_STOP;
   802d4:	2302      	movs	r3, #2
   802d6:	6013      	str	r3, [r2, #0]
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {}
   802d8:	6a13      	ldr	r3, [r2, #32]
   802da:	f013 0f01 	tst.w	r3, #1
   802de:	d0fb      	beq.n	802d8 <master_read_cmd+0x24>
	p_twi->TWI_SR;
   802e0:	6a13      	ldr	r3, [r2, #32]
	return cmd;

}
   802e2:	4770      	bx	lr
   802e4:	40090000 	.word	0x40090000

000802e8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   802e8:	6943      	ldr	r3, [r0, #20]
   802ea:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   802ee:	bf1d      	ittte	ne
   802f0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   802f4:	61c1      	strne	r1, [r0, #28]
	return 0;
   802f6:	2000      	movne	r0, #0
		return 1;
   802f8:	2001      	moveq	r0, #1
}
   802fa:	4770      	bx	lr

000802fc <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   802fc:	6943      	ldr	r3, [r0, #20]
   802fe:	f013 0f01 	tst.w	r3, #1
   80302:	d005      	beq.n	80310 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80304:	6983      	ldr	r3, [r0, #24]
   80306:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8030a:	600b      	str	r3, [r1, #0]

	return 0;
   8030c:	2000      	movs	r0, #0
   8030e:	4770      	bx	lr
		return 1;
   80310:	2001      	movs	r0, #1
}
   80312:	4770      	bx	lr

00080314 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80314:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80316:	685a      	ldr	r2, [r3, #4]
   80318:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   8031a:	6842      	ldr	r2, [r0, #4]
   8031c:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8031e:	685a      	ldr	r2, [r3, #4]
   80320:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80322:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80324:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80326:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80328:	6803      	ldr	r3, [r0, #0]
   8032a:	3301      	adds	r3, #1
   8032c:	6003      	str	r3, [r0, #0]
   8032e:	4770      	bx	lr

00080330 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80330:	6843      	ldr	r3, [r0, #4]
   80332:	6882      	ldr	r2, [r0, #8]
   80334:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80336:	6883      	ldr	r3, [r0, #8]
   80338:	6842      	ldr	r2, [r0, #4]
   8033a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   8033c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8033e:	685a      	ldr	r2, [r3, #4]
   80340:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80342:	bf04      	itt	eq
   80344:	6882      	ldreq	r2, [r0, #8]
   80346:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80348:	2200      	movs	r2, #0
   8034a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   8034c:	681a      	ldr	r2, [r3, #0]
   8034e:	3a01      	subs	r2, #1
   80350:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80352:	6818      	ldr	r0, [r3, #0]
}
   80354:	4770      	bx	lr
	...

00080358 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80358:	4b06      	ldr	r3, [pc, #24]	; (80374 <pxCurrentTCBConst2>)
   8035a:	6819      	ldr	r1, [r3, #0]
   8035c:	6808      	ldr	r0, [r1, #0]
   8035e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80362:	f380 8809 	msr	PSP, r0
   80366:	f04f 0000 	mov.w	r0, #0
   8036a:	f380 8811 	msr	BASEPRI, r0
   8036e:	f04e 0e0d 	orr.w	lr, lr, #13
   80372:	4770      	bx	lr

00080374 <pxCurrentTCBConst2>:
   80374:	20070b04 	.word	0x20070b04

00080378 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80378:	f3ef 8011 	mrs	r0, BASEPRI
   8037c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80380:	f381 8811 	msr	BASEPRI, r1
   80384:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80386:	2000      	movs	r0, #0

00080388 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80388:	f380 8811 	msr	BASEPRI, r0
   8038c:	4770      	bx	lr
	...

00080390 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80390:	f3ef 8009 	mrs	r0, PSP
   80394:	4b0c      	ldr	r3, [pc, #48]	; (803c8 <pxCurrentTCBConst>)
   80396:	681a      	ldr	r2, [r3, #0]
   80398:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8039c:	6010      	str	r0, [r2, #0]
   8039e:	e92d 4008 	stmdb	sp!, {r3, lr}
   803a2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   803a6:	f380 8811 	msr	BASEPRI, r0
   803aa:	f000 f8b9 	bl	80520 <vTaskSwitchContext>
   803ae:	f04f 0000 	mov.w	r0, #0
   803b2:	f380 8811 	msr	BASEPRI, r0
   803b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   803ba:	6819      	ldr	r1, [r3, #0]
   803bc:	6808      	ldr	r0, [r1, #0]
   803be:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   803c2:	f380 8809 	msr	PSP, r0
   803c6:	4770      	bx	lr

000803c8 <pxCurrentTCBConst>:
   803c8:	20070b04 	.word	0x20070b04

000803cc <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   803cc:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   803ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   803d2:	4b05      	ldr	r3, [pc, #20]	; (803e8 <SysTick_Handler+0x1c>)
   803d4:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   803d6:	4b05      	ldr	r3, [pc, #20]	; (803ec <SysTick_Handler+0x20>)
   803d8:	4798      	blx	r3
	{
		vTaskIncrementTick();
   803da:	4b05      	ldr	r3, [pc, #20]	; (803f0 <SysTick_Handler+0x24>)
   803dc:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   803de:	2000      	movs	r0, #0
   803e0:	4b04      	ldr	r3, [pc, #16]	; (803f4 <SysTick_Handler+0x28>)
   803e2:	4798      	blx	r3
   803e4:	bd08      	pop	{r3, pc}
   803e6:	bf00      	nop
   803e8:	e000ed04 	.word	0xe000ed04
   803ec:	00080379 	.word	0x00080379
   803f0:	000803f9 	.word	0x000803f9
   803f4:	00080389 	.word	0x00080389

000803f8 <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   803f8:	4b3d      	ldr	r3, [pc, #244]	; (804f0 <vTaskIncrementTick+0xf8>)
   803fa:	681b      	ldr	r3, [r3, #0]
   803fc:	2b00      	cmp	r3, #0
   803fe:	d16f      	bne.n	804e0 <vTaskIncrementTick+0xe8>
{
   80400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   80404:	4b3b      	ldr	r3, [pc, #236]	; (804f4 <vTaskIncrementTick+0xfc>)
   80406:	681a      	ldr	r2, [r3, #0]
   80408:	3201      	adds	r2, #1
   8040a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8040c:	681b      	ldr	r3, [r3, #0]
   8040e:	b9ab      	cbnz	r3, 8043c <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80410:	4b39      	ldr	r3, [pc, #228]	; (804f8 <vTaskIncrementTick+0x100>)
   80412:	681b      	ldr	r3, [r3, #0]
   80414:	681b      	ldr	r3, [r3, #0]
   80416:	2b00      	cmp	r3, #0
   80418:	d128      	bne.n	8046c <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   8041a:	4b37      	ldr	r3, [pc, #220]	; (804f8 <vTaskIncrementTick+0x100>)
   8041c:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   8041e:	4a37      	ldr	r2, [pc, #220]	; (804fc <vTaskIncrementTick+0x104>)
   80420:	6810      	ldr	r0, [r2, #0]
   80422:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80424:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80426:	4936      	ldr	r1, [pc, #216]	; (80500 <vTaskIncrementTick+0x108>)
   80428:	680a      	ldr	r2, [r1, #0]
   8042a:	3201      	adds	r2, #1
   8042c:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   8042e:	681b      	ldr	r3, [r3, #0]
   80430:	681b      	ldr	r3, [r3, #0]
   80432:	b9fb      	cbnz	r3, 80474 <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80434:	f04f 32ff 	mov.w	r2, #4294967295
   80438:	4b32      	ldr	r3, [pc, #200]	; (80504 <vTaskIncrementTick+0x10c>)
   8043a:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8043c:	4b2d      	ldr	r3, [pc, #180]	; (804f4 <vTaskIncrementTick+0xfc>)
   8043e:	681a      	ldr	r2, [r3, #0]
   80440:	4b30      	ldr	r3, [pc, #192]	; (80504 <vTaskIncrementTick+0x10c>)
   80442:	681b      	ldr	r3, [r3, #0]
   80444:	429a      	cmp	r2, r3
   80446:	d350      	bcc.n	804ea <vTaskIncrementTick+0xf2>
   80448:	4b2b      	ldr	r3, [pc, #172]	; (804f8 <vTaskIncrementTick+0x100>)
   8044a:	681b      	ldr	r3, [r3, #0]
   8044c:	681b      	ldr	r3, [r3, #0]
   8044e:	b1cb      	cbz	r3, 80484 <vTaskIncrementTick+0x8c>
   80450:	4b29      	ldr	r3, [pc, #164]	; (804f8 <vTaskIncrementTick+0x100>)
   80452:	681b      	ldr	r3, [r3, #0]
   80454:	68db      	ldr	r3, [r3, #12]
   80456:	68dc      	ldr	r4, [r3, #12]
   80458:	6863      	ldr	r3, [r4, #4]
   8045a:	4a26      	ldr	r2, [pc, #152]	; (804f4 <vTaskIncrementTick+0xfc>)
   8045c:	6812      	ldr	r2, [r2, #0]
   8045e:	4293      	cmp	r3, r2
   80460:	d816      	bhi.n	80490 <vTaskIncrementTick+0x98>
   80462:	4e29      	ldr	r6, [pc, #164]	; (80508 <vTaskIncrementTick+0x110>)
   80464:	4f29      	ldr	r7, [pc, #164]	; (8050c <vTaskIncrementTick+0x114>)
   80466:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8051c <vTaskIncrementTick+0x124>
   8046a:	e02f      	b.n	804cc <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   8046c:	4b28      	ldr	r3, [pc, #160]	; (80510 <vTaskIncrementTick+0x118>)
   8046e:	4798      	blx	r3
   80470:	bf00      	nop
   80472:	e7fd      	b.n	80470 <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80474:	4b20      	ldr	r3, [pc, #128]	; (804f8 <vTaskIncrementTick+0x100>)
   80476:	681b      	ldr	r3, [r3, #0]
   80478:	68db      	ldr	r3, [r3, #12]
   8047a:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   8047c:	685a      	ldr	r2, [r3, #4]
   8047e:	4b21      	ldr	r3, [pc, #132]	; (80504 <vTaskIncrementTick+0x10c>)
   80480:	601a      	str	r2, [r3, #0]
   80482:	e7db      	b.n	8043c <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   80484:	f04f 32ff 	mov.w	r2, #4294967295
   80488:	4b1e      	ldr	r3, [pc, #120]	; (80504 <vTaskIncrementTick+0x10c>)
   8048a:	601a      	str	r2, [r3, #0]
   8048c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80490:	4a1c      	ldr	r2, [pc, #112]	; (80504 <vTaskIncrementTick+0x10c>)
   80492:	6013      	str	r3, [r2, #0]
   80494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80498:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8049a:	683b      	ldr	r3, [r7, #0]
   8049c:	4298      	cmp	r0, r3
   8049e:	bf88      	it	hi
   804a0:	6038      	strhi	r0, [r7, #0]
   804a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   804a6:	4629      	mov	r1, r5
   804a8:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   804ac:	4b19      	ldr	r3, [pc, #100]	; (80514 <vTaskIncrementTick+0x11c>)
   804ae:	4798      	blx	r3
   804b0:	4b11      	ldr	r3, [pc, #68]	; (804f8 <vTaskIncrementTick+0x100>)
   804b2:	681b      	ldr	r3, [r3, #0]
   804b4:	681b      	ldr	r3, [r3, #0]
   804b6:	2b00      	cmp	r3, #0
   804b8:	d0e4      	beq.n	80484 <vTaskIncrementTick+0x8c>
   804ba:	4b0f      	ldr	r3, [pc, #60]	; (804f8 <vTaskIncrementTick+0x100>)
   804bc:	681b      	ldr	r3, [r3, #0]
   804be:	68db      	ldr	r3, [r3, #12]
   804c0:	68dc      	ldr	r4, [r3, #12]
   804c2:	6863      	ldr	r3, [r4, #4]
   804c4:	4a0b      	ldr	r2, [pc, #44]	; (804f4 <vTaskIncrementTick+0xfc>)
   804c6:	6812      	ldr	r2, [r2, #0]
   804c8:	4293      	cmp	r3, r2
   804ca:	d8e1      	bhi.n	80490 <vTaskIncrementTick+0x98>
   804cc:	1d25      	adds	r5, r4, #4
   804ce:	4628      	mov	r0, r5
   804d0:	47b0      	blx	r6
   804d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   804d4:	2b00      	cmp	r3, #0
   804d6:	d0df      	beq.n	80498 <vTaskIncrementTick+0xa0>
   804d8:	f104 0018 	add.w	r0, r4, #24
   804dc:	47b0      	blx	r6
   804de:	e7db      	b.n	80498 <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   804e0:	4a0d      	ldr	r2, [pc, #52]	; (80518 <vTaskIncrementTick+0x120>)
   804e2:	6813      	ldr	r3, [r2, #0]
   804e4:	3301      	adds	r3, #1
   804e6:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   804e8:	4770      	bx	lr
   804ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   804ee:	bf00      	nop
   804f0:	20070b78 	.word	0x20070b78
   804f4:	20070b88 	.word	0x20070b88
   804f8:	20070b08 	.word	0x20070b08
   804fc:	20070b0c 	.word	0x20070b0c
   80500:	20070b84 	.word	0x20070b84
   80504:	2007012c 	.word	0x2007012c
   80508:	00080331 	.word	0x00080331
   8050c:	20070b7c 	.word	0x20070b7c
   80510:	00080379 	.word	0x00080379
   80514:	00080315 	.word	0x00080315
   80518:	20070b74 	.word	0x20070b74
   8051c:	20070b10 	.word	0x20070b10

00080520 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80520:	4b21      	ldr	r3, [pc, #132]	; (805a8 <vTaskSwitchContext+0x88>)
   80522:	681b      	ldr	r3, [r3, #0]
   80524:	b9eb      	cbnz	r3, 80562 <vTaskSwitchContext+0x42>
{
   80526:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80528:	4b20      	ldr	r3, [pc, #128]	; (805ac <vTaskSwitchContext+0x8c>)
   8052a:	681b      	ldr	r3, [r3, #0]
   8052c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80530:	009b      	lsls	r3, r3, #2
   80532:	4a1f      	ldr	r2, [pc, #124]	; (805b0 <vTaskSwitchContext+0x90>)
   80534:	58d3      	ldr	r3, [r2, r3]
   80536:	b9c3      	cbnz	r3, 8056a <vTaskSwitchContext+0x4a>
   80538:	4b1c      	ldr	r3, [pc, #112]	; (805ac <vTaskSwitchContext+0x8c>)
   8053a:	681b      	ldr	r3, [r3, #0]
   8053c:	b16b      	cbz	r3, 8055a <vTaskSwitchContext+0x3a>
   8053e:	4a1b      	ldr	r2, [pc, #108]	; (805ac <vTaskSwitchContext+0x8c>)
   80540:	491b      	ldr	r1, [pc, #108]	; (805b0 <vTaskSwitchContext+0x90>)
   80542:	6813      	ldr	r3, [r2, #0]
   80544:	3b01      	subs	r3, #1
   80546:	6013      	str	r3, [r2, #0]
   80548:	6813      	ldr	r3, [r2, #0]
   8054a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8054e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80552:	b953      	cbnz	r3, 8056a <vTaskSwitchContext+0x4a>
   80554:	6813      	ldr	r3, [r2, #0]
   80556:	2b00      	cmp	r3, #0
   80558:	d1f3      	bne.n	80542 <vTaskSwitchContext+0x22>
   8055a:	4b16      	ldr	r3, [pc, #88]	; (805b4 <vTaskSwitchContext+0x94>)
   8055c:	4798      	blx	r3
   8055e:	bf00      	nop
   80560:	e7fd      	b.n	8055e <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80562:	2201      	movs	r2, #1
   80564:	4b14      	ldr	r3, [pc, #80]	; (805b8 <vTaskSwitchContext+0x98>)
   80566:	601a      	str	r2, [r3, #0]
   80568:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   8056a:	4b10      	ldr	r3, [pc, #64]	; (805ac <vTaskSwitchContext+0x8c>)
   8056c:	681b      	ldr	r3, [r3, #0]
   8056e:	4a10      	ldr	r2, [pc, #64]	; (805b0 <vTaskSwitchContext+0x90>)
   80570:	0099      	lsls	r1, r3, #2
   80572:	18c8      	adds	r0, r1, r3
   80574:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80578:	6844      	ldr	r4, [r0, #4]
   8057a:	6864      	ldr	r4, [r4, #4]
   8057c:	6044      	str	r4, [r0, #4]
   8057e:	4419      	add	r1, r3
   80580:	4602      	mov	r2, r0
   80582:	3208      	adds	r2, #8
   80584:	4294      	cmp	r4, r2
   80586:	d009      	beq.n	8059c <vTaskSwitchContext+0x7c>
   80588:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8058c:	4a08      	ldr	r2, [pc, #32]	; (805b0 <vTaskSwitchContext+0x90>)
   8058e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80592:	685b      	ldr	r3, [r3, #4]
   80594:	68da      	ldr	r2, [r3, #12]
   80596:	4b09      	ldr	r3, [pc, #36]	; (805bc <vTaskSwitchContext+0x9c>)
   80598:	601a      	str	r2, [r3, #0]
   8059a:	bd10      	pop	{r4, pc}
   8059c:	6860      	ldr	r0, [r4, #4]
   8059e:	4a04      	ldr	r2, [pc, #16]	; (805b0 <vTaskSwitchContext+0x90>)
   805a0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   805a4:	6050      	str	r0, [r2, #4]
   805a6:	e7ef      	b.n	80588 <vTaskSwitchContext+0x68>
   805a8:	20070b78 	.word	0x20070b78
   805ac:	20070b7c 	.word	0x20070b7c
   805b0:	20070b10 	.word	0x20070b10
   805b4:	00080379 	.word	0x00080379
   805b8:	20070b80 	.word	0x20070b80
   805bc:	20070b04 	.word	0x20070b04

000805c0 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   805c0:	b500      	push	{lr}
   805c2:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   805c4:	2201      	movs	r2, #1
   805c6:	f10d 0107 	add.w	r1, sp, #7
   805ca:	4810      	ldr	r0, [pc, #64]	; (8060c <USART0_Handler+0x4c>)
   805cc:	4b10      	ldr	r3, [pc, #64]	; (80610 <USART0_Handler+0x50>)
   805ce:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   805d0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   805d2:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   805d6:	2200      	movs	r2, #0
   805d8:	4b0e      	ldr	r3, [pc, #56]	; (80614 <USART0_Handler+0x54>)
   805da:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   805dc:	4b0e      	ldr	r3, [pc, #56]	; (80618 <USART0_Handler+0x58>)
   805de:	781b      	ldrb	r3, [r3, #0]
   805e0:	f89d 1007 	ldrb.w	r1, [sp, #7]
   805e4:	4a0d      	ldr	r2, [pc, #52]	; (8061c <USART0_Handler+0x5c>)
   805e6:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   805e8:	2b9b      	cmp	r3, #155	; 0x9b
   805ea:	d00b      	beq.n	80604 <USART0_Handler+0x44>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
   805ec:	3301      	adds	r3, #1
   805ee:	4a0a      	ldr	r2, [pc, #40]	; (80618 <USART0_Handler+0x58>)
   805f0:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   805f2:	2201      	movs	r2, #1
   805f4:	4b07      	ldr	r3, [pc, #28]	; (80614 <USART0_Handler+0x54>)
   805f6:	701a      	strb	r2, [r3, #0]
   805f8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   805fc:	b662      	cpsie	i
}
   805fe:	b003      	add	sp, #12
   80600:	f85d fb04 	ldr.w	pc, [sp], #4
		serial_rx_buf_tail = 0x00;
   80604:	2200      	movs	r2, #0
   80606:	4b04      	ldr	r3, [pc, #16]	; (80618 <USART0_Handler+0x58>)
   80608:	701a      	strb	r2, [r3, #0]
   8060a:	e7f2      	b.n	805f2 <USART0_Handler+0x32>
   8060c:	40098000 	.word	0x40098000
   80610:	00080835 	.word	0x00080835
   80614:	20070130 	.word	0x20070130
   80618:	20070c28 	.word	0x20070c28
   8061c:	20070b8c 	.word	0x20070b8c

00080620 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80620:	b5f0      	push	{r4, r5, r6, r7, lr}
   80622:	b083      	sub	sp, #12
   80624:	4604      	mov	r4, r0
   80626:	460d      	mov	r5, r1
	uint32_t val = 0;
   80628:	2300      	movs	r3, #0
   8062a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8062c:	4b20      	ldr	r3, [pc, #128]	; (806b0 <usart_serial_getchar+0x90>)
   8062e:	4298      	cmp	r0, r3
   80630:	d00d      	beq.n	8064e <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80632:	4b20      	ldr	r3, [pc, #128]	; (806b4 <usart_serial_getchar+0x94>)
   80634:	4298      	cmp	r0, r3
   80636:	d012      	beq.n	8065e <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80638:	4b1f      	ldr	r3, [pc, #124]	; (806b8 <usart_serial_getchar+0x98>)
   8063a:	4298      	cmp	r0, r3
   8063c:	d019      	beq.n	80672 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8063e:	4b1f      	ldr	r3, [pc, #124]	; (806bc <usart_serial_getchar+0x9c>)
   80640:	429c      	cmp	r4, r3
   80642:	d020      	beq.n	80686 <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80644:	4b1e      	ldr	r3, [pc, #120]	; (806c0 <usart_serial_getchar+0xa0>)
   80646:	429c      	cmp	r4, r3
   80648:	d027      	beq.n	8069a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   8064a:	b003      	add	sp, #12
   8064c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   8064e:	461f      	mov	r7, r3
   80650:	4e1c      	ldr	r6, [pc, #112]	; (806c4 <usart_serial_getchar+0xa4>)
   80652:	4629      	mov	r1, r5
   80654:	4638      	mov	r0, r7
   80656:	47b0      	blx	r6
   80658:	2800      	cmp	r0, #0
   8065a:	d1fa      	bne.n	80652 <usart_serial_getchar+0x32>
   8065c:	e7ef      	b.n	8063e <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   8065e:	461f      	mov	r7, r3
   80660:	4e19      	ldr	r6, [pc, #100]	; (806c8 <usart_serial_getchar+0xa8>)
   80662:	a901      	add	r1, sp, #4
   80664:	4638      	mov	r0, r7
   80666:	47b0      	blx	r6
   80668:	2800      	cmp	r0, #0
   8066a:	d1fa      	bne.n	80662 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   8066c:	9b01      	ldr	r3, [sp, #4]
   8066e:	702b      	strb	r3, [r5, #0]
   80670:	e7e8      	b.n	80644 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   80672:	461e      	mov	r6, r3
   80674:	4c14      	ldr	r4, [pc, #80]	; (806c8 <usart_serial_getchar+0xa8>)
   80676:	a901      	add	r1, sp, #4
   80678:	4630      	mov	r0, r6
   8067a:	47a0      	blx	r4
   8067c:	2800      	cmp	r0, #0
   8067e:	d1fa      	bne.n	80676 <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80680:	9b01      	ldr	r3, [sp, #4]
   80682:	702b      	strb	r3, [r5, #0]
   80684:	e7e1      	b.n	8064a <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80686:	461e      	mov	r6, r3
   80688:	4c0f      	ldr	r4, [pc, #60]	; (806c8 <usart_serial_getchar+0xa8>)
   8068a:	a901      	add	r1, sp, #4
   8068c:	4630      	mov	r0, r6
   8068e:	47a0      	blx	r4
   80690:	2800      	cmp	r0, #0
   80692:	d1fa      	bne.n	8068a <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   80694:	9b01      	ldr	r3, [sp, #4]
   80696:	702b      	strb	r3, [r5, #0]
   80698:	e7d7      	b.n	8064a <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   8069a:	461e      	mov	r6, r3
   8069c:	4c0a      	ldr	r4, [pc, #40]	; (806c8 <usart_serial_getchar+0xa8>)
   8069e:	a901      	add	r1, sp, #4
   806a0:	4630      	mov	r0, r6
   806a2:	47a0      	blx	r4
   806a4:	2800      	cmp	r0, #0
   806a6:	d1fa      	bne.n	8069e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   806a8:	9b01      	ldr	r3, [sp, #4]
   806aa:	702b      	strb	r3, [r5, #0]
}
   806ac:	e7cd      	b.n	8064a <usart_serial_getchar+0x2a>
   806ae:	bf00      	nop
   806b0:	400e0800 	.word	0x400e0800
   806b4:	40098000 	.word	0x40098000
   806b8:	4009c000 	.word	0x4009c000
   806bc:	400a0000 	.word	0x400a0000
   806c0:	400a4000 	.word	0x400a4000
   806c4:	00080943 	.word	0x00080943
   806c8:	000802fd 	.word	0x000802fd

000806cc <usart_serial_putchar>:
{
   806cc:	b570      	push	{r4, r5, r6, lr}
   806ce:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   806d0:	4b1e      	ldr	r3, [pc, #120]	; (8074c <usart_serial_putchar+0x80>)
   806d2:	4298      	cmp	r0, r3
   806d4:	d00d      	beq.n	806f2 <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   806d6:	4b1e      	ldr	r3, [pc, #120]	; (80750 <usart_serial_putchar+0x84>)
   806d8:	4298      	cmp	r0, r3
   806da:	d013      	beq.n	80704 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   806dc:	4b1d      	ldr	r3, [pc, #116]	; (80754 <usart_serial_putchar+0x88>)
   806de:	4298      	cmp	r0, r3
   806e0:	d019      	beq.n	80716 <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   806e2:	4b1d      	ldr	r3, [pc, #116]	; (80758 <usart_serial_putchar+0x8c>)
   806e4:	4298      	cmp	r0, r3
   806e6:	d01f      	beq.n	80728 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   806e8:	4b1c      	ldr	r3, [pc, #112]	; (8075c <usart_serial_putchar+0x90>)
   806ea:	4298      	cmp	r0, r3
   806ec:	d025      	beq.n	8073a <usart_serial_putchar+0x6e>
	return 0;
   806ee:	2000      	movs	r0, #0
}
   806f0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   806f2:	461e      	mov	r6, r3
   806f4:	4d1a      	ldr	r5, [pc, #104]	; (80760 <usart_serial_putchar+0x94>)
   806f6:	4621      	mov	r1, r4
   806f8:	4630      	mov	r0, r6
   806fa:	47a8      	blx	r5
   806fc:	2800      	cmp	r0, #0
   806fe:	d1fa      	bne.n	806f6 <usart_serial_putchar+0x2a>
		return 1;
   80700:	2001      	movs	r0, #1
   80702:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80704:	461e      	mov	r6, r3
   80706:	4d17      	ldr	r5, [pc, #92]	; (80764 <usart_serial_putchar+0x98>)
   80708:	4621      	mov	r1, r4
   8070a:	4630      	mov	r0, r6
   8070c:	47a8      	blx	r5
   8070e:	2800      	cmp	r0, #0
   80710:	d1fa      	bne.n	80708 <usart_serial_putchar+0x3c>
		return 1;
   80712:	2001      	movs	r0, #1
   80714:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80716:	461e      	mov	r6, r3
   80718:	4d12      	ldr	r5, [pc, #72]	; (80764 <usart_serial_putchar+0x98>)
   8071a:	4621      	mov	r1, r4
   8071c:	4630      	mov	r0, r6
   8071e:	47a8      	blx	r5
   80720:	2800      	cmp	r0, #0
   80722:	d1fa      	bne.n	8071a <usart_serial_putchar+0x4e>
		return 1;
   80724:	2001      	movs	r0, #1
   80726:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80728:	461e      	mov	r6, r3
   8072a:	4d0e      	ldr	r5, [pc, #56]	; (80764 <usart_serial_putchar+0x98>)
   8072c:	4621      	mov	r1, r4
   8072e:	4630      	mov	r0, r6
   80730:	47a8      	blx	r5
   80732:	2800      	cmp	r0, #0
   80734:	d1fa      	bne.n	8072c <usart_serial_putchar+0x60>
		return 1;
   80736:	2001      	movs	r0, #1
   80738:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   8073a:	461e      	mov	r6, r3
   8073c:	4d09      	ldr	r5, [pc, #36]	; (80764 <usart_serial_putchar+0x98>)
   8073e:	4621      	mov	r1, r4
   80740:	4630      	mov	r0, r6
   80742:	47a8      	blx	r5
   80744:	2800      	cmp	r0, #0
   80746:	d1fa      	bne.n	8073e <usart_serial_putchar+0x72>
		return 1;
   80748:	2001      	movs	r0, #1
   8074a:	bd70      	pop	{r4, r5, r6, pc}
   8074c:	400e0800 	.word	0x400e0800
   80750:	40098000 	.word	0x40098000
   80754:	4009c000 	.word	0x4009c000
   80758:	400a0000 	.word	0x400a0000
   8075c:	400a4000 	.word	0x400a4000
   80760:	00080933 	.word	0x00080933
   80764:	000802e9 	.word	0x000802e9

00080768 <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   80768:	b530      	push	{r4, r5, lr}
   8076a:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8076c:	2008      	movs	r0, #8
   8076e:	4d12      	ldr	r5, [pc, #72]	; (807b8 <configureConsole+0x50>)
   80770:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80772:	4c12      	ldr	r4, [pc, #72]	; (807bc <configureConsole+0x54>)
   80774:	4b12      	ldr	r3, [pc, #72]	; (807c0 <configureConsole+0x58>)
   80776:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80778:	4a12      	ldr	r2, [pc, #72]	; (807c4 <configureConsole+0x5c>)
   8077a:	4b13      	ldr	r3, [pc, #76]	; (807c8 <configureConsole+0x60>)
   8077c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   8077e:	4a13      	ldr	r2, [pc, #76]	; (807cc <configureConsole+0x64>)
   80780:	4b13      	ldr	r3, [pc, #76]	; (807d0 <configureConsole+0x68>)
   80782:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80784:	4b13      	ldr	r3, [pc, #76]	; (807d4 <configureConsole+0x6c>)
   80786:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80788:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8078c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8078e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80792:	9303      	str	r3, [sp, #12]
   80794:	2008      	movs	r0, #8
   80796:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80798:	a901      	add	r1, sp, #4
   8079a:	4620      	mov	r0, r4
   8079c:	4b0e      	ldr	r3, [pc, #56]	; (807d8 <configureConsole+0x70>)
   8079e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   807a0:	4d0e      	ldr	r5, [pc, #56]	; (807dc <configureConsole+0x74>)
   807a2:	682b      	ldr	r3, [r5, #0]
   807a4:	2100      	movs	r1, #0
   807a6:	6898      	ldr	r0, [r3, #8]
   807a8:	4c0d      	ldr	r4, [pc, #52]	; (807e0 <configureConsole+0x78>)
   807aa:	47a0      	blx	r4
	setbuf(stdin, NULL);
   807ac:	682b      	ldr	r3, [r5, #0]
   807ae:	2100      	movs	r1, #0
   807b0:	6858      	ldr	r0, [r3, #4]
   807b2:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
// 	printf("Console ready\n");
// 	printf("=============\n");
   807b4:	b005      	add	sp, #20
   807b6:	bd30      	pop	{r4, r5, pc}
   807b8:	00080ded 	.word	0x00080ded
   807bc:	400e0800 	.word	0x400e0800
   807c0:	20070ce0 	.word	0x20070ce0
   807c4:	000806cd 	.word	0x000806cd
   807c8:	20070cdc 	.word	0x20070cdc
   807cc:	00080621 	.word	0x00080621
   807d0:	20070cd8 	.word	0x20070cd8
   807d4:	0501bd00 	.word	0x0501bd00
   807d8:	000808fd 	.word	0x000808fd
   807dc:	20070138 	.word	0x20070138
   807e0:	000812c5 	.word	0x000812c5

000807e4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   807e4:	3801      	subs	r0, #1
   807e6:	2802      	cmp	r0, #2
   807e8:	d815      	bhi.n	80816 <_write+0x32>
{
   807ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807ee:	460e      	mov	r6, r1
   807f0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   807f2:	b19a      	cbz	r2, 8081c <_write+0x38>
   807f4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   807f6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80830 <_write+0x4c>
   807fa:	4f0c      	ldr	r7, [pc, #48]	; (8082c <_write+0x48>)
   807fc:	f8d8 0000 	ldr.w	r0, [r8]
   80800:	f815 1b01 	ldrb.w	r1, [r5], #1
   80804:	683b      	ldr	r3, [r7, #0]
   80806:	4798      	blx	r3
   80808:	2800      	cmp	r0, #0
   8080a:	db0a      	blt.n	80822 <_write+0x3e>
   8080c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   8080e:	3c01      	subs	r4, #1
   80810:	d1f4      	bne.n	807fc <_write+0x18>
   80812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80816:	f04f 30ff 	mov.w	r0, #4294967295
   8081a:	4770      	bx	lr
	for (; len != 0; --len) {
   8081c:	4610      	mov	r0, r2
   8081e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   80822:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8082a:	bf00      	nop
   8082c:	20070cdc 	.word	0x20070cdc
   80830:	20070ce0 	.word	0x20070ce0

00080834 <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80834:	2a00      	cmp	r2, #0
   80836:	d051      	beq.n	808dc <usart_serial_read_packet+0xa8>
{
   80838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8083c:	b083      	sub	sp, #12
   8083e:	4605      	mov	r5, r0
   80840:	460c      	mov	r4, r1
   80842:	4692      	mov	sl, r2
   80844:	448a      	add	sl, r1
	if (UART == (Uart*)p_usart) {
   80846:	4f26      	ldr	r7, [pc, #152]	; (808e0 <usart_serial_read_packet+0xac>)
		while (uart_read((Uart*)p_usart, data));
   80848:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 808f4 <usart_serial_read_packet+0xc0>
	if (USART3 == p_usart) {
   8084c:	4e25      	ldr	r6, [pc, #148]	; (808e4 <usart_serial_read_packet+0xb0>)
   8084e:	e01d      	b.n	8088c <usart_serial_read_packet+0x58>
		while (uart_read((Uart*)p_usart, data));
   80850:	4621      	mov	r1, r4
   80852:	4638      	mov	r0, r7
   80854:	47c8      	blx	r9
   80856:	2800      	cmp	r0, #0
   80858:	d1fa      	bne.n	80850 <usart_serial_read_packet+0x1c>
   8085a:	e021      	b.n	808a0 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   8085c:	469b      	mov	fp, r3
   8085e:	f8df 8098 	ldr.w	r8, [pc, #152]	; 808f8 <usart_serial_read_packet+0xc4>
   80862:	a901      	add	r1, sp, #4
   80864:	4658      	mov	r0, fp
   80866:	47c0      	blx	r8
   80868:	2800      	cmp	r0, #0
   8086a:	d1fa      	bne.n	80862 <usart_serial_read_packet+0x2e>
		*data = (uint8_t)(val & 0xFF);
   8086c:	9b01      	ldr	r3, [sp, #4]
   8086e:	7023      	strb	r3, [r4, #0]
   80870:	e019      	b.n	808a6 <usart_serial_read_packet+0x72>
		while (usart_read(p_usart, &val));
   80872:	469b      	mov	fp, r3
   80874:	f8df 8080 	ldr.w	r8, [pc, #128]	; 808f8 <usart_serial_read_packet+0xc4>
   80878:	a901      	add	r1, sp, #4
   8087a:	4658      	mov	r0, fp
   8087c:	47c0      	blx	r8
   8087e:	2800      	cmp	r0, #0
   80880:	d1fa      	bne.n	80878 <usart_serial_read_packet+0x44>
		*data = (uint8_t)(val & 0xFF);
   80882:	9b01      	ldr	r3, [sp, #4]
   80884:	7023      	strb	r3, [r4, #0]
		usart_serial_getchar(usart, data);
		len--;
		data++;
   80886:	3401      	adds	r4, #1
	while (len) {
   80888:	4554      	cmp	r4, sl
   8088a:	d023      	beq.n	808d4 <usart_serial_read_packet+0xa0>
	uint32_t val = 0;
   8088c:	2300      	movs	r3, #0
   8088e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
   80890:	42bd      	cmp	r5, r7
   80892:	d0dd      	beq.n	80850 <usart_serial_read_packet+0x1c>
	if (USART0 == p_usart) {
   80894:	4b14      	ldr	r3, [pc, #80]	; (808e8 <usart_serial_read_packet+0xb4>)
   80896:	429d      	cmp	r5, r3
   80898:	d0e0      	beq.n	8085c <usart_serial_read_packet+0x28>
	if (USART1 == p_usart) {
   8089a:	4b14      	ldr	r3, [pc, #80]	; (808ec <usart_serial_read_packet+0xb8>)
   8089c:	429d      	cmp	r5, r3
   8089e:	d0e8      	beq.n	80872 <usart_serial_read_packet+0x3e>
	if (USART2 == p_usart) {
   808a0:	4b13      	ldr	r3, [pc, #76]	; (808f0 <usart_serial_read_packet+0xbc>)
   808a2:	429d      	cmp	r5, r3
   808a4:	d00b      	beq.n	808be <usart_serial_read_packet+0x8a>
	if (USART3 == p_usart) {
   808a6:	42b5      	cmp	r5, r6
   808a8:	d1ed      	bne.n	80886 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   808aa:	f8df 804c 	ldr.w	r8, [pc, #76]	; 808f8 <usart_serial_read_packet+0xc4>
   808ae:	a901      	add	r1, sp, #4
   808b0:	4630      	mov	r0, r6
   808b2:	47c0      	blx	r8
   808b4:	2800      	cmp	r0, #0
   808b6:	d1fa      	bne.n	808ae <usart_serial_read_packet+0x7a>
		*data = (uint8_t)(val & 0xFF);
   808b8:	9b01      	ldr	r3, [sp, #4]
   808ba:	7023      	strb	r3, [r4, #0]
   808bc:	e7e3      	b.n	80886 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   808be:	469b      	mov	fp, r3
   808c0:	f8df 8034 	ldr.w	r8, [pc, #52]	; 808f8 <usart_serial_read_packet+0xc4>
   808c4:	a901      	add	r1, sp, #4
   808c6:	4658      	mov	r0, fp
   808c8:	47c0      	blx	r8
   808ca:	2800      	cmp	r0, #0
   808cc:	d1fa      	bne.n	808c4 <usart_serial_read_packet+0x90>
		*data = (uint8_t)(val & 0xFF);
   808ce:	9b01      	ldr	r3, [sp, #4]
   808d0:	7023      	strb	r3, [r4, #0]
   808d2:	e7d8      	b.n	80886 <usart_serial_read_packet+0x52>
	}
	return STATUS_OK;
}
   808d4:	2000      	movs	r0, #0
   808d6:	b003      	add	sp, #12
   808d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   808dc:	2000      	movs	r0, #0
   808de:	4770      	bx	lr
   808e0:	400e0800 	.word	0x400e0800
   808e4:	400a4000 	.word	0x400a4000
   808e8:	40098000 	.word	0x40098000
   808ec:	4009c000 	.word	0x4009c000
   808f0:	400a0000 	.word	0x400a0000
   808f4:	00080943 	.word	0x00080943
   808f8:	000802fd 	.word	0x000802fd

000808fc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   808fc:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   808fe:	23ac      	movs	r3, #172	; 0xac
   80900:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80902:	680b      	ldr	r3, [r1, #0]
   80904:	684a      	ldr	r2, [r1, #4]
   80906:	fbb3 f3f2 	udiv	r3, r3, r2
   8090a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   8090c:	1e5c      	subs	r4, r3, #1
   8090e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80912:	4294      	cmp	r4, r2
   80914:	d80b      	bhi.n	8092e <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80916:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80918:	688b      	ldr	r3, [r1, #8]
   8091a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8091c:	f240 2302 	movw	r3, #514	; 0x202
   80920:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80924:	2350      	movs	r3, #80	; 0x50
   80926:	6003      	str	r3, [r0, #0]

	return 0;
   80928:	2000      	movs	r0, #0
}
   8092a:	bc10      	pop	{r4}
   8092c:	4770      	bx	lr
		return 1;
   8092e:	2001      	movs	r0, #1
   80930:	e7fb      	b.n	8092a <uart_init+0x2e>

00080932 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80932:	6943      	ldr	r3, [r0, #20]
   80934:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80938:	bf1a      	itte	ne
   8093a:	61c1      	strne	r1, [r0, #28]
	return 0;
   8093c:	2000      	movne	r0, #0
		return 1;
   8093e:	2001      	moveq	r0, #1
}
   80940:	4770      	bx	lr

00080942 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80942:	6943      	ldr	r3, [r0, #20]
   80944:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80948:	bf1d      	ittte	ne
   8094a:	6983      	ldrne	r3, [r0, #24]
   8094c:	700b      	strbne	r3, [r1, #0]
	return 0;
   8094e:	2000      	movne	r0, #0
		return 1;
   80950:	2001      	moveq	r0, #1
}
   80952:	4770      	bx	lr

00080954 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80954:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80956:	480e      	ldr	r0, [pc, #56]	; (80990 <sysclk_init+0x3c>)
   80958:	4b0e      	ldr	r3, [pc, #56]	; (80994 <sysclk_init+0x40>)
   8095a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   8095c:	213e      	movs	r1, #62	; 0x3e
   8095e:	2000      	movs	r0, #0
   80960:	4b0d      	ldr	r3, [pc, #52]	; (80998 <sysclk_init+0x44>)
   80962:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80964:	4c0d      	ldr	r4, [pc, #52]	; (8099c <sysclk_init+0x48>)
   80966:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80968:	2800      	cmp	r0, #0
   8096a:	d0fc      	beq.n	80966 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   8096c:	4b0c      	ldr	r3, [pc, #48]	; (809a0 <sysclk_init+0x4c>)
   8096e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80970:	4a0c      	ldr	r2, [pc, #48]	; (809a4 <sysclk_init+0x50>)
   80972:	4b0d      	ldr	r3, [pc, #52]	; (809a8 <sysclk_init+0x54>)
   80974:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80976:	4c0d      	ldr	r4, [pc, #52]	; (809ac <sysclk_init+0x58>)
   80978:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8097a:	2800      	cmp	r0, #0
   8097c:	d0fc      	beq.n	80978 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8097e:	2010      	movs	r0, #16
   80980:	4b0b      	ldr	r3, [pc, #44]	; (809b0 <sysclk_init+0x5c>)
   80982:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80984:	4b0b      	ldr	r3, [pc, #44]	; (809b4 <sysclk_init+0x60>)
   80986:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80988:	4801      	ldr	r0, [pc, #4]	; (80990 <sysclk_init+0x3c>)
   8098a:	4b02      	ldr	r3, [pc, #8]	; (80994 <sysclk_init+0x40>)
   8098c:	4798      	blx	r3
   8098e:	bd10      	pop	{r4, pc}
   80990:	0501bd00 	.word	0x0501bd00
   80994:	200700a5 	.word	0x200700a5
   80998:	00080d69 	.word	0x00080d69
   8099c:	00080dbd 	.word	0x00080dbd
   809a0:	00080dcd 	.word	0x00080dcd
   809a4:	200d3f01 	.word	0x200d3f01
   809a8:	400e0600 	.word	0x400e0600
   809ac:	00080ddd 	.word	0x00080ddd
   809b0:	00080d05 	.word	0x00080d05
   809b4:	00080edd 	.word	0x00080edd

000809b8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   809b8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   809ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   809be:	4b1e      	ldr	r3, [pc, #120]	; (80a38 <board_init+0x80>)
   809c0:	605a      	str	r2, [r3, #4]
   809c2:	200b      	movs	r0, #11
   809c4:	4c1d      	ldr	r4, [pc, #116]	; (80a3c <board_init+0x84>)
   809c6:	47a0      	blx	r4
   809c8:	200c      	movs	r0, #12
   809ca:	47a0      	blx	r4
   809cc:	200d      	movs	r0, #13
   809ce:	47a0      	blx	r4
   809d0:	200e      	movs	r0, #14
   809d2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   809d4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   809d8:	203b      	movs	r0, #59	; 0x3b
   809da:	4c19      	ldr	r4, [pc, #100]	; (80a40 <board_init+0x88>)
   809dc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   809de:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   809e2:	2055      	movs	r0, #85	; 0x55
   809e4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   809e6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   809ea:	2056      	movs	r0, #86	; 0x56
   809ec:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   809ee:	4915      	ldr	r1, [pc, #84]	; (80a44 <board_init+0x8c>)
   809f0:	2068      	movs	r0, #104	; 0x68
   809f2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   809f4:	4914      	ldr	r1, [pc, #80]	; (80a48 <board_init+0x90>)
   809f6:	205c      	movs	r0, #92	; 0x5c
   809f8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   809fa:	4a14      	ldr	r2, [pc, #80]	; (80a4c <board_init+0x94>)
   809fc:	f44f 7140 	mov.w	r1, #768	; 0x300
   80a00:	4813      	ldr	r0, [pc, #76]	; (80a50 <board_init+0x98>)
   80a02:	4b14      	ldr	r3, [pc, #80]	; (80a54 <board_init+0x9c>)
   80a04:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   80a06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a0a:	2011      	movs	r0, #17
   80a0c:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   80a0e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a12:	2012      	movs	r0, #18
   80a14:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_TWI1
	gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
   80a16:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a1a:	202c      	movs	r0, #44	; 0x2c
   80a1c:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
   80a1e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a22:	202d      	movs	r0, #45	; 0x2d
   80a24:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80a26:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a2a:	202b      	movs	r0, #43	; 0x2b
   80a2c:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80a2e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a32:	202a      	movs	r0, #42	; 0x2a
   80a34:	47a0      	blx	r4
   80a36:	bd10      	pop	{r4, pc}
   80a38:	400e1a50 	.word	0x400e1a50
   80a3c:	00080ded 	.word	0x00080ded
   80a40:	00080af9 	.word	0x00080af9
   80a44:	28000079 	.word	0x28000079
   80a48:	28000001 	.word	0x28000001
   80a4c:	08000001 	.word	0x08000001
   80a50:	400e0e00 	.word	0x400e0e00
   80a54:	00080bc9 	.word	0x00080bc9

00080a58 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80a58:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80a5a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80a5e:	d016      	beq.n	80a8e <pio_set_peripheral+0x36>
   80a60:	d80b      	bhi.n	80a7a <pio_set_peripheral+0x22>
   80a62:	b149      	cbz	r1, 80a78 <pio_set_peripheral+0x20>
   80a64:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80a68:	d105      	bne.n	80a76 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80a6a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80a6c:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80a6e:	400b      	ands	r3, r1
   80a70:	ea23 0302 	bic.w	r3, r3, r2
   80a74:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80a76:	6042      	str	r2, [r0, #4]
   80a78:	4770      	bx	lr
	switch (ul_type) {
   80a7a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80a7e:	d0fb      	beq.n	80a78 <pio_set_peripheral+0x20>
   80a80:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80a84:	d0f8      	beq.n	80a78 <pio_set_peripheral+0x20>
   80a86:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80a8a:	d1f4      	bne.n	80a76 <pio_set_peripheral+0x1e>
   80a8c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80a8e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80a90:	4313      	orrs	r3, r2
   80a92:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80a94:	e7ef      	b.n	80a76 <pio_set_peripheral+0x1e>

00080a96 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80a96:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80a98:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80a9c:	bf14      	ite	ne
   80a9e:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80aa0:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80aa2:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80aa6:	bf14      	ite	ne
   80aa8:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80aaa:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80aac:	f012 0f02 	tst.w	r2, #2
   80ab0:	d107      	bne.n	80ac2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80ab2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80ab6:	bf18      	it	ne
   80ab8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80abc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80abe:	6001      	str	r1, [r0, #0]
   80ac0:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80ac2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80ac6:	e7f9      	b.n	80abc <pio_set_input+0x26>

00080ac8 <pio_set_output>:
{
   80ac8:	b410      	push	{r4}
   80aca:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80acc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80ace:	b944      	cbnz	r4, 80ae2 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80ad0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80ad2:	b143      	cbz	r3, 80ae6 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80ad4:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   80ad6:	b942      	cbnz	r2, 80aea <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80ad8:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80ada:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80adc:	6001      	str	r1, [r0, #0]
}
   80ade:	bc10      	pop	{r4}
   80ae0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80ae2:	6641      	str	r1, [r0, #100]	; 0x64
   80ae4:	e7f5      	b.n	80ad2 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   80ae6:	6541      	str	r1, [r0, #84]	; 0x54
   80ae8:	e7f5      	b.n	80ad6 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80aea:	6301      	str	r1, [r0, #48]	; 0x30
   80aec:	e7f5      	b.n	80ada <pio_set_output+0x12>

00080aee <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80aee:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80af0:	4770      	bx	lr

00080af2 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80af2:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80af4:	4770      	bx	lr
	...

00080af8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80af8:	b570      	push	{r4, r5, r6, lr}
   80afa:	b082      	sub	sp, #8
   80afc:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80afe:	0943      	lsrs	r3, r0, #5
   80b00:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80b04:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80b08:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   80b0a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80b0e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80b12:	d031      	beq.n	80b78 <pio_configure_pin+0x80>
   80b14:	d816      	bhi.n	80b44 <pio_configure_pin+0x4c>
   80b16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80b1a:	d01b      	beq.n	80b54 <pio_configure_pin+0x5c>
   80b1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80b20:	d116      	bne.n	80b50 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80b22:	f000 001f 	and.w	r0, r0, #31
   80b26:	2601      	movs	r6, #1
   80b28:	4086      	lsls	r6, r0
   80b2a:	4632      	mov	r2, r6
   80b2c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b30:	4620      	mov	r0, r4
   80b32:	4b22      	ldr	r3, [pc, #136]	; (80bbc <pio_configure_pin+0xc4>)
   80b34:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80b36:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80b3a:	bf14      	ite	ne
   80b3c:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80b3e:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80b40:	2001      	movs	r0, #1
   80b42:	e017      	b.n	80b74 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   80b44:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80b48:	d021      	beq.n	80b8e <pio_configure_pin+0x96>
   80b4a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80b4e:	d01e      	beq.n	80b8e <pio_configure_pin+0x96>
		return 0;
   80b50:	2000      	movs	r0, #0
   80b52:	e00f      	b.n	80b74 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80b54:	f000 001f 	and.w	r0, r0, #31
   80b58:	2601      	movs	r6, #1
   80b5a:	4086      	lsls	r6, r0
   80b5c:	4632      	mov	r2, r6
   80b5e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b62:	4620      	mov	r0, r4
   80b64:	4b15      	ldr	r3, [pc, #84]	; (80bbc <pio_configure_pin+0xc4>)
   80b66:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80b68:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80b6c:	bf14      	ite	ne
   80b6e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80b70:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80b72:	2001      	movs	r0, #1
}
   80b74:	b002      	add	sp, #8
   80b76:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80b78:	f000 011f 	and.w	r1, r0, #31
   80b7c:	2601      	movs	r6, #1
   80b7e:	462a      	mov	r2, r5
   80b80:	fa06 f101 	lsl.w	r1, r6, r1
   80b84:	4620      	mov	r0, r4
   80b86:	4b0e      	ldr	r3, [pc, #56]	; (80bc0 <pio_configure_pin+0xc8>)
   80b88:	4798      	blx	r3
	return 1;
   80b8a:	4630      	mov	r0, r6
		break;
   80b8c:	e7f2      	b.n	80b74 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80b8e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80b92:	f000 011f 	and.w	r1, r0, #31
   80b96:	2601      	movs	r6, #1
   80b98:	ea05 0306 	and.w	r3, r5, r6
   80b9c:	9300      	str	r3, [sp, #0]
   80b9e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80ba2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80ba6:	bf14      	ite	ne
   80ba8:	2200      	movne	r2, #0
   80baa:	2201      	moveq	r2, #1
   80bac:	fa06 f101 	lsl.w	r1, r6, r1
   80bb0:	4620      	mov	r0, r4
   80bb2:	4c04      	ldr	r4, [pc, #16]	; (80bc4 <pio_configure_pin+0xcc>)
   80bb4:	47a0      	blx	r4
	return 1;
   80bb6:	4630      	mov	r0, r6
		break;
   80bb8:	e7dc      	b.n	80b74 <pio_configure_pin+0x7c>
   80bba:	bf00      	nop
   80bbc:	00080a59 	.word	0x00080a59
   80bc0:	00080a97 	.word	0x00080a97
   80bc4:	00080ac9 	.word	0x00080ac9

00080bc8 <pio_configure_pin_group>:
{
   80bc8:	b570      	push	{r4, r5, r6, lr}
   80bca:	b082      	sub	sp, #8
   80bcc:	4605      	mov	r5, r0
   80bce:	460e      	mov	r6, r1
   80bd0:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   80bd2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80bd6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80bda:	d027      	beq.n	80c2c <pio_configure_pin_group+0x64>
   80bdc:	d811      	bhi.n	80c02 <pio_configure_pin_group+0x3a>
   80bde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80be2:	d016      	beq.n	80c12 <pio_configure_pin_group+0x4a>
   80be4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80be8:	d111      	bne.n	80c0e <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80bea:	460a      	mov	r2, r1
   80bec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80bf0:	4b19      	ldr	r3, [pc, #100]	; (80c58 <pio_configure_pin_group+0x90>)
   80bf2:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80bf4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80bf8:	bf14      	ite	ne
   80bfa:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80bfc:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80bfe:	2001      	movs	r0, #1
   80c00:	e012      	b.n	80c28 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   80c02:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80c06:	d015      	beq.n	80c34 <pio_configure_pin_group+0x6c>
   80c08:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80c0c:	d012      	beq.n	80c34 <pio_configure_pin_group+0x6c>
		return 0;
   80c0e:	2000      	movs	r0, #0
   80c10:	e00a      	b.n	80c28 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80c12:	460a      	mov	r2, r1
   80c14:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80c18:	4b0f      	ldr	r3, [pc, #60]	; (80c58 <pio_configure_pin_group+0x90>)
   80c1a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80c1c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80c20:	bf14      	ite	ne
   80c22:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80c24:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80c26:	2001      	movs	r0, #1
}
   80c28:	b002      	add	sp, #8
   80c2a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   80c2c:	4b0b      	ldr	r3, [pc, #44]	; (80c5c <pio_configure_pin_group+0x94>)
   80c2e:	4798      	blx	r3
	return 1;
   80c30:	2001      	movs	r0, #1
		break;
   80c32:	e7f9      	b.n	80c28 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80c34:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   80c38:	f004 0301 	and.w	r3, r4, #1
   80c3c:	9300      	str	r3, [sp, #0]
   80c3e:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80c42:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80c46:	bf14      	ite	ne
   80c48:	2200      	movne	r2, #0
   80c4a:	2201      	moveq	r2, #1
   80c4c:	4631      	mov	r1, r6
   80c4e:	4628      	mov	r0, r5
   80c50:	4c03      	ldr	r4, [pc, #12]	; (80c60 <pio_configure_pin_group+0x98>)
   80c52:	47a0      	blx	r4
	return 1;
   80c54:	2001      	movs	r0, #1
		break;
   80c56:	e7e7      	b.n	80c28 <pio_configure_pin_group+0x60>
   80c58:	00080a59 	.word	0x00080a59
   80c5c:	00080a97 	.word	0x00080a97
   80c60:	00080ac9 	.word	0x00080ac9

00080c64 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80c68:	4604      	mov	r4, r0
   80c6a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80c6c:	4b0e      	ldr	r3, [pc, #56]	; (80ca8 <pio_handler_process+0x44>)
   80c6e:	4798      	blx	r3
   80c70:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80c72:	4620      	mov	r0, r4
   80c74:	4b0d      	ldr	r3, [pc, #52]	; (80cac <pio_handler_process+0x48>)
   80c76:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80c78:	4005      	ands	r5, r0
   80c7a:	d013      	beq.n	80ca4 <pio_handler_process+0x40>
   80c7c:	4c0c      	ldr	r4, [pc, #48]	; (80cb0 <pio_handler_process+0x4c>)
   80c7e:	f104 0660 	add.w	r6, r4, #96	; 0x60
   80c82:	e003      	b.n	80c8c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80c84:	42b4      	cmp	r4, r6
   80c86:	d00d      	beq.n	80ca4 <pio_handler_process+0x40>
   80c88:	3410      	adds	r4, #16
		while (status != 0) {
   80c8a:	b15d      	cbz	r5, 80ca4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   80c8c:	6820      	ldr	r0, [r4, #0]
   80c8e:	4540      	cmp	r0, r8
   80c90:	d1f8      	bne.n	80c84 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80c92:	6861      	ldr	r1, [r4, #4]
   80c94:	4229      	tst	r1, r5
   80c96:	d0f5      	beq.n	80c84 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80c98:	68e3      	ldr	r3, [r4, #12]
   80c9a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   80c9c:	6863      	ldr	r3, [r4, #4]
   80c9e:	ea25 0503 	bic.w	r5, r5, r3
   80ca2:	e7ef      	b.n	80c84 <pio_handler_process+0x20>
   80ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ca8:	00080aef 	.word	0x00080aef
   80cac:	00080af3 	.word	0x00080af3
   80cb0:	20070c2c 	.word	0x20070c2c

00080cb4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80cb4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80cb6:	210b      	movs	r1, #11
   80cb8:	4801      	ldr	r0, [pc, #4]	; (80cc0 <PIOA_Handler+0xc>)
   80cba:	4b02      	ldr	r3, [pc, #8]	; (80cc4 <PIOA_Handler+0x10>)
   80cbc:	4798      	blx	r3
   80cbe:	bd08      	pop	{r3, pc}
   80cc0:	400e0e00 	.word	0x400e0e00
   80cc4:	00080c65 	.word	0x00080c65

00080cc8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80cc8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80cca:	210c      	movs	r1, #12
   80ccc:	4801      	ldr	r0, [pc, #4]	; (80cd4 <PIOB_Handler+0xc>)
   80cce:	4b02      	ldr	r3, [pc, #8]	; (80cd8 <PIOB_Handler+0x10>)
   80cd0:	4798      	blx	r3
   80cd2:	bd08      	pop	{r3, pc}
   80cd4:	400e1000 	.word	0x400e1000
   80cd8:	00080c65 	.word	0x00080c65

00080cdc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80cdc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80cde:	210d      	movs	r1, #13
   80ce0:	4801      	ldr	r0, [pc, #4]	; (80ce8 <PIOC_Handler+0xc>)
   80ce2:	4b02      	ldr	r3, [pc, #8]	; (80cec <PIOC_Handler+0x10>)
   80ce4:	4798      	blx	r3
   80ce6:	bd08      	pop	{r3, pc}
   80ce8:	400e1200 	.word	0x400e1200
   80cec:	00080c65 	.word	0x00080c65

00080cf0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80cf0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80cf2:	210e      	movs	r1, #14
   80cf4:	4801      	ldr	r0, [pc, #4]	; (80cfc <PIOD_Handler+0xc>)
   80cf6:	4b02      	ldr	r3, [pc, #8]	; (80d00 <PIOD_Handler+0x10>)
   80cf8:	4798      	blx	r3
   80cfa:	bd08      	pop	{r3, pc}
   80cfc:	400e1400 	.word	0x400e1400
   80d00:	00080c65 	.word	0x00080c65

00080d04 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80d04:	4a17      	ldr	r2, [pc, #92]	; (80d64 <pmc_switch_mck_to_pllack+0x60>)
   80d06:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80d08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80d0c:	4318      	orrs	r0, r3
   80d0e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80d10:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80d12:	f013 0f08 	tst.w	r3, #8
   80d16:	d10a      	bne.n	80d2e <pmc_switch_mck_to_pllack+0x2a>
   80d18:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80d1c:	4911      	ldr	r1, [pc, #68]	; (80d64 <pmc_switch_mck_to_pllack+0x60>)
   80d1e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80d20:	f012 0f08 	tst.w	r2, #8
   80d24:	d103      	bne.n	80d2e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80d26:	3b01      	subs	r3, #1
   80d28:	d1f9      	bne.n	80d1e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   80d2a:	2001      	movs	r0, #1
   80d2c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80d2e:	4a0d      	ldr	r2, [pc, #52]	; (80d64 <pmc_switch_mck_to_pllack+0x60>)
   80d30:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80d32:	f023 0303 	bic.w	r3, r3, #3
   80d36:	f043 0302 	orr.w	r3, r3, #2
   80d3a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80d3c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80d3e:	f013 0f08 	tst.w	r3, #8
   80d42:	d10a      	bne.n	80d5a <pmc_switch_mck_to_pllack+0x56>
   80d44:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80d48:	4906      	ldr	r1, [pc, #24]	; (80d64 <pmc_switch_mck_to_pllack+0x60>)
   80d4a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80d4c:	f012 0f08 	tst.w	r2, #8
   80d50:	d105      	bne.n	80d5e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80d52:	3b01      	subs	r3, #1
   80d54:	d1f9      	bne.n	80d4a <pmc_switch_mck_to_pllack+0x46>
			return 1;
   80d56:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80d58:	4770      	bx	lr
	return 0;
   80d5a:	2000      	movs	r0, #0
   80d5c:	4770      	bx	lr
   80d5e:	2000      	movs	r0, #0
   80d60:	4770      	bx	lr
   80d62:	bf00      	nop
   80d64:	400e0600 	.word	0x400e0600

00080d68 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80d68:	b9c8      	cbnz	r0, 80d9e <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80d6a:	4a11      	ldr	r2, [pc, #68]	; (80db0 <pmc_switch_mainck_to_xtal+0x48>)
   80d6c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80d6e:	0209      	lsls	r1, r1, #8
   80d70:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80d72:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80d76:	f023 0303 	bic.w	r3, r3, #3
   80d7a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80d7e:	f043 0301 	orr.w	r3, r3, #1
   80d82:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80d84:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80d86:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80d88:	f013 0f01 	tst.w	r3, #1
   80d8c:	d0fb      	beq.n	80d86 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80d8e:	4a08      	ldr	r2, [pc, #32]	; (80db0 <pmc_switch_mainck_to_xtal+0x48>)
   80d90:	6a13      	ldr	r3, [r2, #32]
   80d92:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80d9a:	6213      	str	r3, [r2, #32]
   80d9c:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80d9e:	4904      	ldr	r1, [pc, #16]	; (80db0 <pmc_switch_mainck_to_xtal+0x48>)
   80da0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80da2:	4a04      	ldr	r2, [pc, #16]	; (80db4 <pmc_switch_mainck_to_xtal+0x4c>)
   80da4:	401a      	ands	r2, r3
   80da6:	4b04      	ldr	r3, [pc, #16]	; (80db8 <pmc_switch_mainck_to_xtal+0x50>)
   80da8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80daa:	620b      	str	r3, [r1, #32]
   80dac:	4770      	bx	lr
   80dae:	bf00      	nop
   80db0:	400e0600 	.word	0x400e0600
   80db4:	fec8fffc 	.word	0xfec8fffc
   80db8:	01370002 	.word	0x01370002

00080dbc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80dbc:	4b02      	ldr	r3, [pc, #8]	; (80dc8 <pmc_osc_is_ready_mainck+0xc>)
   80dbe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80dc0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80dc4:	4770      	bx	lr
   80dc6:	bf00      	nop
   80dc8:	400e0600 	.word	0x400e0600

00080dcc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80dcc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80dd0:	4b01      	ldr	r3, [pc, #4]	; (80dd8 <pmc_disable_pllack+0xc>)
   80dd2:	629a      	str	r2, [r3, #40]	; 0x28
   80dd4:	4770      	bx	lr
   80dd6:	bf00      	nop
   80dd8:	400e0600 	.word	0x400e0600

00080ddc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80ddc:	4b02      	ldr	r3, [pc, #8]	; (80de8 <pmc_is_locked_pllack+0xc>)
   80dde:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80de0:	f000 0002 	and.w	r0, r0, #2
   80de4:	4770      	bx	lr
   80de6:	bf00      	nop
   80de8:	400e0600 	.word	0x400e0600

00080dec <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80dec:	282c      	cmp	r0, #44	; 0x2c
   80dee:	d81e      	bhi.n	80e2e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80df0:	281f      	cmp	r0, #31
   80df2:	d80c      	bhi.n	80e0e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80df4:	4b11      	ldr	r3, [pc, #68]	; (80e3c <pmc_enable_periph_clk+0x50>)
   80df6:	699a      	ldr	r2, [r3, #24]
   80df8:	2301      	movs	r3, #1
   80dfa:	4083      	lsls	r3, r0
   80dfc:	4393      	bics	r3, r2
   80dfe:	d018      	beq.n	80e32 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80e00:	2301      	movs	r3, #1
   80e02:	fa03 f000 	lsl.w	r0, r3, r0
   80e06:	4b0d      	ldr	r3, [pc, #52]	; (80e3c <pmc_enable_periph_clk+0x50>)
   80e08:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80e0a:	2000      	movs	r0, #0
   80e0c:	4770      	bx	lr
		ul_id -= 32;
   80e0e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80e10:	4b0a      	ldr	r3, [pc, #40]	; (80e3c <pmc_enable_periph_clk+0x50>)
   80e12:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80e16:	2301      	movs	r3, #1
   80e18:	4083      	lsls	r3, r0
   80e1a:	4393      	bics	r3, r2
   80e1c:	d00b      	beq.n	80e36 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80e1e:	2301      	movs	r3, #1
   80e20:	fa03 f000 	lsl.w	r0, r3, r0
   80e24:	4b05      	ldr	r3, [pc, #20]	; (80e3c <pmc_enable_periph_clk+0x50>)
   80e26:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   80e2a:	2000      	movs	r0, #0
   80e2c:	4770      	bx	lr
		return 1;
   80e2e:	2001      	movs	r0, #1
   80e30:	4770      	bx	lr
	return 0;
   80e32:	2000      	movs	r0, #0
   80e34:	4770      	bx	lr
   80e36:	2000      	movs	r0, #0
}
   80e38:	4770      	bx	lr
   80e3a:	bf00      	nop
   80e3c:	400e0600 	.word	0x400e0600

00080e40 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80e40:	e7fe      	b.n	80e40 <Dummy_Handler>
	...

00080e44 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80e44:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80e46:	4b1c      	ldr	r3, [pc, #112]	; (80eb8 <Reset_Handler+0x74>)
   80e48:	4a1c      	ldr	r2, [pc, #112]	; (80ebc <Reset_Handler+0x78>)
   80e4a:	429a      	cmp	r2, r3
   80e4c:	d010      	beq.n	80e70 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   80e4e:	4b1c      	ldr	r3, [pc, #112]	; (80ec0 <Reset_Handler+0x7c>)
   80e50:	4a19      	ldr	r2, [pc, #100]	; (80eb8 <Reset_Handler+0x74>)
   80e52:	429a      	cmp	r2, r3
   80e54:	d20c      	bcs.n	80e70 <Reset_Handler+0x2c>
   80e56:	3b01      	subs	r3, #1
   80e58:	1a9b      	subs	r3, r3, r2
   80e5a:	f023 0303 	bic.w	r3, r3, #3
   80e5e:	3304      	adds	r3, #4
   80e60:	4413      	add	r3, r2
   80e62:	4916      	ldr	r1, [pc, #88]	; (80ebc <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   80e64:	f851 0b04 	ldr.w	r0, [r1], #4
   80e68:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   80e6c:	429a      	cmp	r2, r3
   80e6e:	d1f9      	bne.n	80e64 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80e70:	4b14      	ldr	r3, [pc, #80]	; (80ec4 <Reset_Handler+0x80>)
   80e72:	4a15      	ldr	r2, [pc, #84]	; (80ec8 <Reset_Handler+0x84>)
   80e74:	429a      	cmp	r2, r3
   80e76:	d20a      	bcs.n	80e8e <Reset_Handler+0x4a>
   80e78:	3b01      	subs	r3, #1
   80e7a:	1a9b      	subs	r3, r3, r2
   80e7c:	f023 0303 	bic.w	r3, r3, #3
   80e80:	3304      	adds	r3, #4
   80e82:	4413      	add	r3, r2
		*pDest++ = 0;
   80e84:	2100      	movs	r1, #0
   80e86:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   80e8a:	4293      	cmp	r3, r2
   80e8c:	d1fb      	bne.n	80e86 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80e8e:	4b0f      	ldr	r3, [pc, #60]	; (80ecc <Reset_Handler+0x88>)
   80e90:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80e94:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80e98:	490d      	ldr	r1, [pc, #52]	; (80ed0 <Reset_Handler+0x8c>)
   80e9a:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80e9c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80ea0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80ea4:	d203      	bcs.n	80eae <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80ea6:	688b      	ldr	r3, [r1, #8]
   80ea8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80eac:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80eae:	4b09      	ldr	r3, [pc, #36]	; (80ed4 <Reset_Handler+0x90>)
   80eb0:	4798      	blx	r3

	/* Branch to main function */
	main();
   80eb2:	4b09      	ldr	r3, [pc, #36]	; (80ed8 <Reset_Handler+0x94>)
   80eb4:	4798      	blx	r3
   80eb6:	e7fe      	b.n	80eb6 <Reset_Handler+0x72>
   80eb8:	20070000 	.word	0x20070000
   80ebc:	00084114 	.word	0x00084114
   80ec0:	20070ae8 	.word	0x20070ae8
   80ec4:	20070d0c 	.word	0x20070d0c
   80ec8:	20070ae8 	.word	0x20070ae8
   80ecc:	00080000 	.word	0x00080000
   80ed0:	e000ed00 	.word	0xe000ed00
   80ed4:	000810c5 	.word	0x000810c5
   80ed8:	00081045 	.word	0x00081045

00080edc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80edc:	4b3d      	ldr	r3, [pc, #244]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ee0:	f003 0303 	and.w	r3, r3, #3
   80ee4:	2b03      	cmp	r3, #3
   80ee6:	d80e      	bhi.n	80f06 <SystemCoreClockUpdate+0x2a>
   80ee8:	e8df f003 	tbb	[pc, r3]
   80eec:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80ef0:	4b39      	ldr	r3, [pc, #228]	; (80fd8 <SystemCoreClockUpdate+0xfc>)
   80ef2:	695b      	ldr	r3, [r3, #20]
   80ef4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80ef8:	bf14      	ite	ne
   80efa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80efe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80f02:	4b36      	ldr	r3, [pc, #216]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f04:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80f06:	4b33      	ldr	r3, [pc, #204]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80f0a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80f0e:	2b70      	cmp	r3, #112	; 0x70
   80f10:	d057      	beq.n	80fc2 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80f12:	4b30      	ldr	r3, [pc, #192]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80f14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80f16:	4931      	ldr	r1, [pc, #196]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f18:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80f1c:	680b      	ldr	r3, [r1, #0]
   80f1e:	40d3      	lsrs	r3, r2
   80f20:	600b      	str	r3, [r1, #0]
   80f22:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80f24:	4b2b      	ldr	r3, [pc, #172]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80f26:	6a1b      	ldr	r3, [r3, #32]
   80f28:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80f2c:	d003      	beq.n	80f36 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80f2e:	4a2c      	ldr	r2, [pc, #176]	; (80fe0 <SystemCoreClockUpdate+0x104>)
   80f30:	4b2a      	ldr	r3, [pc, #168]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f32:	601a      	str	r2, [r3, #0]
   80f34:	e7e7      	b.n	80f06 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80f36:	4a2b      	ldr	r2, [pc, #172]	; (80fe4 <SystemCoreClockUpdate+0x108>)
   80f38:	4b28      	ldr	r3, [pc, #160]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f3a:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80f3c:	4b25      	ldr	r3, [pc, #148]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80f3e:	6a1b      	ldr	r3, [r3, #32]
   80f40:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80f44:	2b10      	cmp	r3, #16
   80f46:	d005      	beq.n	80f54 <SystemCoreClockUpdate+0x78>
   80f48:	2b20      	cmp	r3, #32
   80f4a:	d1dc      	bne.n	80f06 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   80f4c:	4a24      	ldr	r2, [pc, #144]	; (80fe0 <SystemCoreClockUpdate+0x104>)
   80f4e:	4b23      	ldr	r3, [pc, #140]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f50:	601a      	str	r2, [r3, #0]
				break;
   80f52:	e7d8      	b.n	80f06 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   80f54:	4a24      	ldr	r2, [pc, #144]	; (80fe8 <SystemCoreClockUpdate+0x10c>)
   80f56:	4b21      	ldr	r3, [pc, #132]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f58:	601a      	str	r2, [r3, #0]
				break;
   80f5a:	e7d4      	b.n	80f06 <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80f5c:	4b1d      	ldr	r3, [pc, #116]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80f5e:	6a1b      	ldr	r3, [r3, #32]
   80f60:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80f64:	d00c      	beq.n	80f80 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80f66:	4a1e      	ldr	r2, [pc, #120]	; (80fe0 <SystemCoreClockUpdate+0x104>)
   80f68:	4b1c      	ldr	r3, [pc, #112]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f6a:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80f6c:	4b19      	ldr	r3, [pc, #100]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80f70:	f003 0303 	and.w	r3, r3, #3
   80f74:	2b02      	cmp	r3, #2
   80f76:	d016      	beq.n	80fa6 <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80f78:	4a1c      	ldr	r2, [pc, #112]	; (80fec <SystemCoreClockUpdate+0x110>)
   80f7a:	4b18      	ldr	r3, [pc, #96]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f7c:	601a      	str	r2, [r3, #0]
   80f7e:	e7c2      	b.n	80f06 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80f80:	4a18      	ldr	r2, [pc, #96]	; (80fe4 <SystemCoreClockUpdate+0x108>)
   80f82:	4b16      	ldr	r3, [pc, #88]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f84:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80f86:	4b13      	ldr	r3, [pc, #76]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80f88:	6a1b      	ldr	r3, [r3, #32]
   80f8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80f8e:	2b10      	cmp	r3, #16
   80f90:	d005      	beq.n	80f9e <SystemCoreClockUpdate+0xc2>
   80f92:	2b20      	cmp	r3, #32
   80f94:	d1ea      	bne.n	80f6c <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   80f96:	4a12      	ldr	r2, [pc, #72]	; (80fe0 <SystemCoreClockUpdate+0x104>)
   80f98:	4b10      	ldr	r3, [pc, #64]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80f9a:	601a      	str	r2, [r3, #0]
				break;
   80f9c:	e7e6      	b.n	80f6c <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   80f9e:	4a12      	ldr	r2, [pc, #72]	; (80fe8 <SystemCoreClockUpdate+0x10c>)
   80fa0:	4b0e      	ldr	r3, [pc, #56]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80fa2:	601a      	str	r2, [r3, #0]
				break;
   80fa4:	e7e2      	b.n	80f6c <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80fa6:	4a0b      	ldr	r2, [pc, #44]	; (80fd4 <SystemCoreClockUpdate+0xf8>)
   80fa8:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80faa:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80fac:	480b      	ldr	r0, [pc, #44]	; (80fdc <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80fae:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80fb2:	6803      	ldr	r3, [r0, #0]
   80fb4:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80fb8:	b2d2      	uxtb	r2, r2
   80fba:	fbb3 f3f2 	udiv	r3, r3, r2
   80fbe:	6003      	str	r3, [r0, #0]
   80fc0:	e7a1      	b.n	80f06 <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   80fc2:	4a06      	ldr	r2, [pc, #24]	; (80fdc <SystemCoreClockUpdate+0x100>)
   80fc4:	6813      	ldr	r3, [r2, #0]
   80fc6:	490a      	ldr	r1, [pc, #40]	; (80ff0 <SystemCoreClockUpdate+0x114>)
   80fc8:	fba1 1303 	umull	r1, r3, r1, r3
   80fcc:	085b      	lsrs	r3, r3, #1
   80fce:	6013      	str	r3, [r2, #0]
   80fd0:	4770      	bx	lr
   80fd2:	bf00      	nop
   80fd4:	400e0600 	.word	0x400e0600
   80fd8:	400e1a10 	.word	0x400e1a10
   80fdc:	20070134 	.word	0x20070134
   80fe0:	00b71b00 	.word	0x00b71b00
   80fe4:	003d0900 	.word	0x003d0900
   80fe8:	007a1200 	.word	0x007a1200
   80fec:	0e4e1c00 	.word	0x0e4e1c00
   80ff0:	aaaaaaab 	.word	0xaaaaaaab

00080ff4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80ff4:	4b0a      	ldr	r3, [pc, #40]	; (81020 <_sbrk+0x2c>)
   80ff6:	681b      	ldr	r3, [r3, #0]
   80ff8:	b153      	cbz	r3, 81010 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   80ffa:	4b09      	ldr	r3, [pc, #36]	; (81020 <_sbrk+0x2c>)
   80ffc:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80ffe:	181a      	adds	r2, r3, r0
   81000:	4908      	ldr	r1, [pc, #32]	; (81024 <_sbrk+0x30>)
   81002:	4291      	cmp	r1, r2
   81004:	db08      	blt.n	81018 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   81006:	4610      	mov	r0, r2
   81008:	4a05      	ldr	r2, [pc, #20]	; (81020 <_sbrk+0x2c>)
   8100a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8100c:	4618      	mov	r0, r3
   8100e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   81010:	4a05      	ldr	r2, [pc, #20]	; (81028 <_sbrk+0x34>)
   81012:	4b03      	ldr	r3, [pc, #12]	; (81020 <_sbrk+0x2c>)
   81014:	601a      	str	r2, [r3, #0]
   81016:	e7f0      	b.n	80ffa <_sbrk+0x6>
		return (caddr_t) -1;	
   81018:	f04f 30ff 	mov.w	r0, #4294967295
}
   8101c:	4770      	bx	lr
   8101e:	bf00      	nop
   81020:	20070c9c 	.word	0x20070c9c
   81024:	20087ffc 	.word	0x20087ffc
   81028:	20072d10 	.word	0x20072d10

0008102c <_close>:
}

extern int _close(int file)
{
	return -1;
}
   8102c:	f04f 30ff 	mov.w	r0, #4294967295
   81030:	4770      	bx	lr

00081032 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81032:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81036:	604b      	str	r3, [r1, #4]

	return 0;
}
   81038:	2000      	movs	r0, #0
   8103a:	4770      	bx	lr

0008103c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   8103c:	2001      	movs	r0, #1
   8103e:	4770      	bx	lr

00081040 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81040:	2000      	movs	r0, #0
   81042:	4770      	bx	lr

00081044 <main>:
	.length =10,
};

	
int main (void)
{
   81044:	b580      	push	{r7, lr}
	board_init();
   81046:	4b11      	ldr	r3, [pc, #68]	; (8108c <main+0x48>)
   81048:	4798      	blx	r3
	sysclk_init();
   8104a:	4b11      	ldr	r3, [pc, #68]	; (81090 <main+0x4c>)
   8104c:	4798      	blx	r3
   8104e:	200b      	movs	r0, #11
   81050:	4c10      	ldr	r4, [pc, #64]	; (81094 <main+0x50>)
   81052:	47a0      	blx	r4
   81054:	200c      	movs	r0, #12
   81056:	47a0      	blx	r4
   81058:	200d      	movs	r0, #13
   8105a:	47a0      	blx	r4
   8105c:	200e      	movs	r0, #14
   8105e:	47a0      	blx	r4
	ioport_init();
	delayInit();
   81060:	4b0d      	ldr	r3, [pc, #52]	; (81098 <main+0x54>)
   81062:	4798      	blx	r3
	configureConsole();
   81064:	4b0d      	ldr	r3, [pc, #52]	; (8109c <main+0x58>)
   81066:	4798      	blx	r3
	Twi_master_init();
   81068:	4b0d      	ldr	r3, [pc, #52]	; (810a0 <main+0x5c>)
   8106a:	4798      	blx	r3
//  		for(int i = 0; i < 10; i++){
// 			printf("%d ", data_position[i]);
// 		}
// 		printf("]\n");	
// 		delayMicroseconds(100000);
		x=master_read_cmd(TWI1);
   8106c:	4f0d      	ldr	r7, [pc, #52]	; (810a4 <main+0x60>)
   8106e:	4e0e      	ldr	r6, [pc, #56]	; (810a8 <main+0x64>)
   81070:	4d0e      	ldr	r5, [pc, #56]	; (810ac <main+0x68>)
   81072:	4638      	mov	r0, r7
   81074:	47b0      	blx	r6
   81076:	4601      	mov	r1, r0
   81078:	7028      	strb	r0, [r5, #0]
		printf("received cmd from Uno:%d\n",x);
   8107a:	480d      	ldr	r0, [pc, #52]	; (810b0 <main+0x6c>)
   8107c:	4c0d      	ldr	r4, [pc, #52]	; (810b4 <main+0x70>)
   8107e:	47a0      	blx	r4
		printf("---------------------------\n");
   81080:	480d      	ldr	r0, [pc, #52]	; (810b8 <main+0x74>)
   81082:	47a0      	blx	r4
		delayMicroseconds(100000);
   81084:	480d      	ldr	r0, [pc, #52]	; (810bc <main+0x78>)
   81086:	4b0e      	ldr	r3, [pc, #56]	; (810c0 <main+0x7c>)
   81088:	4798      	blx	r3
   8108a:	e7f2      	b.n	81072 <main+0x2e>
   8108c:	000809b9 	.word	0x000809b9
   81090:	00080955 	.word	0x00080955
   81094:	00080ded 	.word	0x00080ded
   81098:	000801d5 	.word	0x000801d5
   8109c:	00080769 	.word	0x00080769
   810a0:	0008024d 	.word	0x0008024d
   810a4:	40090000 	.word	0x40090000
   810a8:	000802b5 	.word	0x000802b5
   810ac:	20070ca0 	.word	0x20070ca0
   810b0:	00083f44 	.word	0x00083f44
   810b4:	00081115 	.word	0x00081115
   810b8:	00083f60 	.word	0x00083f60
   810bc:	000186a0 	.word	0x000186a0
   810c0:	00080211 	.word	0x00080211

000810c4 <__libc_init_array>:
   810c4:	b570      	push	{r4, r5, r6, lr}
   810c6:	4e0f      	ldr	r6, [pc, #60]	; (81104 <__libc_init_array+0x40>)
   810c8:	4d0f      	ldr	r5, [pc, #60]	; (81108 <__libc_init_array+0x44>)
   810ca:	1b76      	subs	r6, r6, r5
   810cc:	10b6      	asrs	r6, r6, #2
   810ce:	bf18      	it	ne
   810d0:	2400      	movne	r4, #0
   810d2:	d005      	beq.n	810e0 <__libc_init_array+0x1c>
   810d4:	3401      	adds	r4, #1
   810d6:	f855 3b04 	ldr.w	r3, [r5], #4
   810da:	4798      	blx	r3
   810dc:	42a6      	cmp	r6, r4
   810de:	d1f9      	bne.n	810d4 <__libc_init_array+0x10>
   810e0:	4e0a      	ldr	r6, [pc, #40]	; (8110c <__libc_init_array+0x48>)
   810e2:	4d0b      	ldr	r5, [pc, #44]	; (81110 <__libc_init_array+0x4c>)
   810e4:	f003 f800 	bl	840e8 <_init>
   810e8:	1b76      	subs	r6, r6, r5
   810ea:	10b6      	asrs	r6, r6, #2
   810ec:	bf18      	it	ne
   810ee:	2400      	movne	r4, #0
   810f0:	d006      	beq.n	81100 <__libc_init_array+0x3c>
   810f2:	3401      	adds	r4, #1
   810f4:	f855 3b04 	ldr.w	r3, [r5], #4
   810f8:	4798      	blx	r3
   810fa:	42a6      	cmp	r6, r4
   810fc:	d1f9      	bne.n	810f2 <__libc_init_array+0x2e>
   810fe:	bd70      	pop	{r4, r5, r6, pc}
   81100:	bd70      	pop	{r4, r5, r6, pc}
   81102:	bf00      	nop
   81104:	000840f4 	.word	0x000840f4
   81108:	000840f4 	.word	0x000840f4
   8110c:	000840fc 	.word	0x000840fc
   81110:	000840f4 	.word	0x000840f4

00081114 <iprintf>:
   81114:	b40f      	push	{r0, r1, r2, r3}
   81116:	b510      	push	{r4, lr}
   81118:	4b07      	ldr	r3, [pc, #28]	; (81138 <iprintf+0x24>)
   8111a:	b082      	sub	sp, #8
   8111c:	ac04      	add	r4, sp, #16
   8111e:	f854 2b04 	ldr.w	r2, [r4], #4
   81122:	6818      	ldr	r0, [r3, #0]
   81124:	4623      	mov	r3, r4
   81126:	6881      	ldr	r1, [r0, #8]
   81128:	9401      	str	r4, [sp, #4]
   8112a:	f000 fa09 	bl	81540 <_vfiprintf_r>
   8112e:	b002      	add	sp, #8
   81130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81134:	b004      	add	sp, #16
   81136:	4770      	bx	lr
   81138:	20070138 	.word	0x20070138

0008113c <memcpy>:
   8113c:	4684      	mov	ip, r0
   8113e:	ea41 0300 	orr.w	r3, r1, r0
   81142:	f013 0303 	ands.w	r3, r3, #3
   81146:	d149      	bne.n	811dc <memcpy+0xa0>
   81148:	3a40      	subs	r2, #64	; 0x40
   8114a:	d323      	bcc.n	81194 <memcpy+0x58>
   8114c:	680b      	ldr	r3, [r1, #0]
   8114e:	6003      	str	r3, [r0, #0]
   81150:	684b      	ldr	r3, [r1, #4]
   81152:	6043      	str	r3, [r0, #4]
   81154:	688b      	ldr	r3, [r1, #8]
   81156:	6083      	str	r3, [r0, #8]
   81158:	68cb      	ldr	r3, [r1, #12]
   8115a:	60c3      	str	r3, [r0, #12]
   8115c:	690b      	ldr	r3, [r1, #16]
   8115e:	6103      	str	r3, [r0, #16]
   81160:	694b      	ldr	r3, [r1, #20]
   81162:	6143      	str	r3, [r0, #20]
   81164:	698b      	ldr	r3, [r1, #24]
   81166:	6183      	str	r3, [r0, #24]
   81168:	69cb      	ldr	r3, [r1, #28]
   8116a:	61c3      	str	r3, [r0, #28]
   8116c:	6a0b      	ldr	r3, [r1, #32]
   8116e:	6203      	str	r3, [r0, #32]
   81170:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81172:	6243      	str	r3, [r0, #36]	; 0x24
   81174:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   81176:	6283      	str	r3, [r0, #40]	; 0x28
   81178:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8117a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8117c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8117e:	6303      	str	r3, [r0, #48]	; 0x30
   81180:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81182:	6343      	str	r3, [r0, #52]	; 0x34
   81184:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   81186:	6383      	str	r3, [r0, #56]	; 0x38
   81188:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8118a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8118c:	3040      	adds	r0, #64	; 0x40
   8118e:	3140      	adds	r1, #64	; 0x40
   81190:	3a40      	subs	r2, #64	; 0x40
   81192:	d2db      	bcs.n	8114c <memcpy+0x10>
   81194:	3230      	adds	r2, #48	; 0x30
   81196:	d30b      	bcc.n	811b0 <memcpy+0x74>
   81198:	680b      	ldr	r3, [r1, #0]
   8119a:	6003      	str	r3, [r0, #0]
   8119c:	684b      	ldr	r3, [r1, #4]
   8119e:	6043      	str	r3, [r0, #4]
   811a0:	688b      	ldr	r3, [r1, #8]
   811a2:	6083      	str	r3, [r0, #8]
   811a4:	68cb      	ldr	r3, [r1, #12]
   811a6:	60c3      	str	r3, [r0, #12]
   811a8:	3010      	adds	r0, #16
   811aa:	3110      	adds	r1, #16
   811ac:	3a10      	subs	r2, #16
   811ae:	d2f3      	bcs.n	81198 <memcpy+0x5c>
   811b0:	320c      	adds	r2, #12
   811b2:	d305      	bcc.n	811c0 <memcpy+0x84>
   811b4:	f851 3b04 	ldr.w	r3, [r1], #4
   811b8:	f840 3b04 	str.w	r3, [r0], #4
   811bc:	3a04      	subs	r2, #4
   811be:	d2f9      	bcs.n	811b4 <memcpy+0x78>
   811c0:	3204      	adds	r2, #4
   811c2:	d008      	beq.n	811d6 <memcpy+0x9a>
   811c4:	07d2      	lsls	r2, r2, #31
   811c6:	bf1c      	itt	ne
   811c8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   811cc:	f800 3b01 	strbne.w	r3, [r0], #1
   811d0:	d301      	bcc.n	811d6 <memcpy+0x9a>
   811d2:	880b      	ldrh	r3, [r1, #0]
   811d4:	8003      	strh	r3, [r0, #0]
   811d6:	4660      	mov	r0, ip
   811d8:	4770      	bx	lr
   811da:	bf00      	nop
   811dc:	2a08      	cmp	r2, #8
   811de:	d313      	bcc.n	81208 <memcpy+0xcc>
   811e0:	078b      	lsls	r3, r1, #30
   811e2:	d0b1      	beq.n	81148 <memcpy+0xc>
   811e4:	f010 0303 	ands.w	r3, r0, #3
   811e8:	d0ae      	beq.n	81148 <memcpy+0xc>
   811ea:	f1c3 0304 	rsb	r3, r3, #4
   811ee:	1ad2      	subs	r2, r2, r3
   811f0:	07db      	lsls	r3, r3, #31
   811f2:	bf1c      	itt	ne
   811f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   811f8:	f800 3b01 	strbne.w	r3, [r0], #1
   811fc:	d3a4      	bcc.n	81148 <memcpy+0xc>
   811fe:	f831 3b02 	ldrh.w	r3, [r1], #2
   81202:	f820 3b02 	strh.w	r3, [r0], #2
   81206:	e79f      	b.n	81148 <memcpy+0xc>
   81208:	3a04      	subs	r2, #4
   8120a:	d3d9      	bcc.n	811c0 <memcpy+0x84>
   8120c:	3a01      	subs	r2, #1
   8120e:	f811 3b01 	ldrb.w	r3, [r1], #1
   81212:	f800 3b01 	strb.w	r3, [r0], #1
   81216:	d2f9      	bcs.n	8120c <memcpy+0xd0>
   81218:	780b      	ldrb	r3, [r1, #0]
   8121a:	7003      	strb	r3, [r0, #0]
   8121c:	784b      	ldrb	r3, [r1, #1]
   8121e:	7043      	strb	r3, [r0, #1]
   81220:	788b      	ldrb	r3, [r1, #2]
   81222:	7083      	strb	r3, [r0, #2]
   81224:	4660      	mov	r0, ip
   81226:	4770      	bx	lr

00081228 <memset>:
   81228:	b470      	push	{r4, r5, r6}
   8122a:	0786      	lsls	r6, r0, #30
   8122c:	d046      	beq.n	812bc <memset+0x94>
   8122e:	1e54      	subs	r4, r2, #1
   81230:	2a00      	cmp	r2, #0
   81232:	d041      	beq.n	812b8 <memset+0x90>
   81234:	b2ca      	uxtb	r2, r1
   81236:	4603      	mov	r3, r0
   81238:	e002      	b.n	81240 <memset+0x18>
   8123a:	f114 34ff 	adds.w	r4, r4, #4294967295
   8123e:	d33b      	bcc.n	812b8 <memset+0x90>
   81240:	f803 2b01 	strb.w	r2, [r3], #1
   81244:	079d      	lsls	r5, r3, #30
   81246:	d1f8      	bne.n	8123a <memset+0x12>
   81248:	2c03      	cmp	r4, #3
   8124a:	d92e      	bls.n	812aa <memset+0x82>
   8124c:	b2cd      	uxtb	r5, r1
   8124e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81252:	2c0f      	cmp	r4, #15
   81254:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81258:	d919      	bls.n	8128e <memset+0x66>
   8125a:	4626      	mov	r6, r4
   8125c:	f103 0210 	add.w	r2, r3, #16
   81260:	3e10      	subs	r6, #16
   81262:	2e0f      	cmp	r6, #15
   81264:	f842 5c10 	str.w	r5, [r2, #-16]
   81268:	f842 5c0c 	str.w	r5, [r2, #-12]
   8126c:	f842 5c08 	str.w	r5, [r2, #-8]
   81270:	f842 5c04 	str.w	r5, [r2, #-4]
   81274:	f102 0210 	add.w	r2, r2, #16
   81278:	d8f2      	bhi.n	81260 <memset+0x38>
   8127a:	f1a4 0210 	sub.w	r2, r4, #16
   8127e:	f022 020f 	bic.w	r2, r2, #15
   81282:	f004 040f 	and.w	r4, r4, #15
   81286:	3210      	adds	r2, #16
   81288:	2c03      	cmp	r4, #3
   8128a:	4413      	add	r3, r2
   8128c:	d90d      	bls.n	812aa <memset+0x82>
   8128e:	461e      	mov	r6, r3
   81290:	4622      	mov	r2, r4
   81292:	3a04      	subs	r2, #4
   81294:	2a03      	cmp	r2, #3
   81296:	f846 5b04 	str.w	r5, [r6], #4
   8129a:	d8fa      	bhi.n	81292 <memset+0x6a>
   8129c:	1f22      	subs	r2, r4, #4
   8129e:	f022 0203 	bic.w	r2, r2, #3
   812a2:	3204      	adds	r2, #4
   812a4:	4413      	add	r3, r2
   812a6:	f004 0403 	and.w	r4, r4, #3
   812aa:	b12c      	cbz	r4, 812b8 <memset+0x90>
   812ac:	b2c9      	uxtb	r1, r1
   812ae:	441c      	add	r4, r3
   812b0:	f803 1b01 	strb.w	r1, [r3], #1
   812b4:	429c      	cmp	r4, r3
   812b6:	d1fb      	bne.n	812b0 <memset+0x88>
   812b8:	bc70      	pop	{r4, r5, r6}
   812ba:	4770      	bx	lr
   812bc:	4614      	mov	r4, r2
   812be:	4603      	mov	r3, r0
   812c0:	e7c2      	b.n	81248 <memset+0x20>
   812c2:	bf00      	nop

000812c4 <setbuf>:
   812c4:	2900      	cmp	r1, #0
   812c6:	bf0c      	ite	eq
   812c8:	2202      	moveq	r2, #2
   812ca:	2200      	movne	r2, #0
   812cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
   812d0:	f000 b800 	b.w	812d4 <setvbuf>

000812d4 <setvbuf>:
   812d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   812d8:	4d61      	ldr	r5, [pc, #388]	; (81460 <setvbuf+0x18c>)
   812da:	b083      	sub	sp, #12
   812dc:	682d      	ldr	r5, [r5, #0]
   812de:	4604      	mov	r4, r0
   812e0:	460f      	mov	r7, r1
   812e2:	4690      	mov	r8, r2
   812e4:	461e      	mov	r6, r3
   812e6:	b115      	cbz	r5, 812ee <setvbuf+0x1a>
   812e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
   812ea:	2b00      	cmp	r3, #0
   812ec:	d064      	beq.n	813b8 <setvbuf+0xe4>
   812ee:	f1b8 0f02 	cmp.w	r8, #2
   812f2:	d006      	beq.n	81302 <setvbuf+0x2e>
   812f4:	f1b8 0f01 	cmp.w	r8, #1
   812f8:	f200 809f 	bhi.w	8143a <setvbuf+0x166>
   812fc:	2e00      	cmp	r6, #0
   812fe:	f2c0 809c 	blt.w	8143a <setvbuf+0x166>
   81302:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81304:	07d8      	lsls	r0, r3, #31
   81306:	d534      	bpl.n	81372 <setvbuf+0x9e>
   81308:	4621      	mov	r1, r4
   8130a:	4628      	mov	r0, r5
   8130c:	f001 f8b0 	bl	82470 <_fflush_r>
   81310:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81312:	b141      	cbz	r1, 81326 <setvbuf+0x52>
   81314:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81318:	4299      	cmp	r1, r3
   8131a:	d002      	beq.n	81322 <setvbuf+0x4e>
   8131c:	4628      	mov	r0, r5
   8131e:	f001 fa25 	bl	8276c <_free_r>
   81322:	2300      	movs	r3, #0
   81324:	6323      	str	r3, [r4, #48]	; 0x30
   81326:	2200      	movs	r2, #0
   81328:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8132c:	61a2      	str	r2, [r4, #24]
   8132e:	6062      	str	r2, [r4, #4]
   81330:	061a      	lsls	r2, r3, #24
   81332:	d43a      	bmi.n	813aa <setvbuf+0xd6>
   81334:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   81338:	f023 0303 	bic.w	r3, r3, #3
   8133c:	f1b8 0f02 	cmp.w	r8, #2
   81340:	81a3      	strh	r3, [r4, #12]
   81342:	d01d      	beq.n	81380 <setvbuf+0xac>
   81344:	ab01      	add	r3, sp, #4
   81346:	466a      	mov	r2, sp
   81348:	4621      	mov	r1, r4
   8134a:	4628      	mov	r0, r5
   8134c:	f001 fcac 	bl	82ca8 <__swhatbuf_r>
   81350:	89a3      	ldrh	r3, [r4, #12]
   81352:	4318      	orrs	r0, r3
   81354:	81a0      	strh	r0, [r4, #12]
   81356:	2e00      	cmp	r6, #0
   81358:	d132      	bne.n	813c0 <setvbuf+0xec>
   8135a:	9e00      	ldr	r6, [sp, #0]
   8135c:	4630      	mov	r0, r6
   8135e:	f001 fd1b 	bl	82d98 <malloc>
   81362:	4607      	mov	r7, r0
   81364:	2800      	cmp	r0, #0
   81366:	d06b      	beq.n	81440 <setvbuf+0x16c>
   81368:	89a3      	ldrh	r3, [r4, #12]
   8136a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8136e:	81a3      	strh	r3, [r4, #12]
   81370:	e028      	b.n	813c4 <setvbuf+0xf0>
   81372:	89a3      	ldrh	r3, [r4, #12]
   81374:	0599      	lsls	r1, r3, #22
   81376:	d4c7      	bmi.n	81308 <setvbuf+0x34>
   81378:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8137a:	f001 fc91 	bl	82ca0 <__retarget_lock_acquire_recursive>
   8137e:	e7c3      	b.n	81308 <setvbuf+0x34>
   81380:	2500      	movs	r5, #0
   81382:	2600      	movs	r6, #0
   81384:	2001      	movs	r0, #1
   81386:	6e61      	ldr	r1, [r4, #100]	; 0x64
   81388:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8138c:	f043 0302 	orr.w	r3, r3, #2
   81390:	60a6      	str	r6, [r4, #8]
   81392:	07ce      	lsls	r6, r1, #31
   81394:	81a3      	strh	r3, [r4, #12]
   81396:	6160      	str	r0, [r4, #20]
   81398:	6022      	str	r2, [r4, #0]
   8139a:	6122      	str	r2, [r4, #16]
   8139c:	d401      	bmi.n	813a2 <setvbuf+0xce>
   8139e:	0598      	lsls	r0, r3, #22
   813a0:	d53e      	bpl.n	81420 <setvbuf+0x14c>
   813a2:	4628      	mov	r0, r5
   813a4:	b003      	add	sp, #12
   813a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   813aa:	6921      	ldr	r1, [r4, #16]
   813ac:	4628      	mov	r0, r5
   813ae:	f001 f9dd 	bl	8276c <_free_r>
   813b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   813b6:	e7bd      	b.n	81334 <setvbuf+0x60>
   813b8:	4628      	mov	r0, r5
   813ba:	f001 f8b1 	bl	82520 <__sinit>
   813be:	e796      	b.n	812ee <setvbuf+0x1a>
   813c0:	2f00      	cmp	r7, #0
   813c2:	d0cb      	beq.n	8135c <setvbuf+0x88>
   813c4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   813c6:	2b00      	cmp	r3, #0
   813c8:	d033      	beq.n	81432 <setvbuf+0x15e>
   813ca:	9b00      	ldr	r3, [sp, #0]
   813cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   813d0:	429e      	cmp	r6, r3
   813d2:	bf1c      	itt	ne
   813d4:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   813d8:	81a2      	strhne	r2, [r4, #12]
   813da:	f1b8 0f01 	cmp.w	r8, #1
   813de:	bf04      	itt	eq
   813e0:	f042 0201 	orreq.w	r2, r2, #1
   813e4:	81a2      	strheq	r2, [r4, #12]
   813e6:	b292      	uxth	r2, r2
   813e8:	f012 0308 	ands.w	r3, r2, #8
   813ec:	6027      	str	r7, [r4, #0]
   813ee:	6127      	str	r7, [r4, #16]
   813f0:	6166      	str	r6, [r4, #20]
   813f2:	d00e      	beq.n	81412 <setvbuf+0x13e>
   813f4:	07d1      	lsls	r1, r2, #31
   813f6:	d51a      	bpl.n	8142e <setvbuf+0x15a>
   813f8:	2300      	movs	r3, #0
   813fa:	6e65      	ldr	r5, [r4, #100]	; 0x64
   813fc:	4276      	negs	r6, r6
   813fe:	f015 0501 	ands.w	r5, r5, #1
   81402:	61a6      	str	r6, [r4, #24]
   81404:	60a3      	str	r3, [r4, #8]
   81406:	d009      	beq.n	8141c <setvbuf+0x148>
   81408:	2500      	movs	r5, #0
   8140a:	4628      	mov	r0, r5
   8140c:	b003      	add	sp, #12
   8140e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81412:	60a3      	str	r3, [r4, #8]
   81414:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81416:	f015 0501 	ands.w	r5, r5, #1
   8141a:	d1f5      	bne.n	81408 <setvbuf+0x134>
   8141c:	0593      	lsls	r3, r2, #22
   8141e:	d4c0      	bmi.n	813a2 <setvbuf+0xce>
   81420:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81422:	f001 fc3f 	bl	82ca4 <__retarget_lock_release_recursive>
   81426:	4628      	mov	r0, r5
   81428:	b003      	add	sp, #12
   8142a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8142e:	60a6      	str	r6, [r4, #8]
   81430:	e7f0      	b.n	81414 <setvbuf+0x140>
   81432:	4628      	mov	r0, r5
   81434:	f001 f874 	bl	82520 <__sinit>
   81438:	e7c7      	b.n	813ca <setvbuf+0xf6>
   8143a:	f04f 35ff 	mov.w	r5, #4294967295
   8143e:	e7b0      	b.n	813a2 <setvbuf+0xce>
   81440:	f8dd 9000 	ldr.w	r9, [sp]
   81444:	45b1      	cmp	r9, r6
   81446:	d004      	beq.n	81452 <setvbuf+0x17e>
   81448:	4648      	mov	r0, r9
   8144a:	f001 fca5 	bl	82d98 <malloc>
   8144e:	4607      	mov	r7, r0
   81450:	b920      	cbnz	r0, 8145c <setvbuf+0x188>
   81452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81456:	f04f 35ff 	mov.w	r5, #4294967295
   8145a:	e792      	b.n	81382 <setvbuf+0xae>
   8145c:	464e      	mov	r6, r9
   8145e:	e783      	b.n	81368 <setvbuf+0x94>
   81460:	20070138 	.word	0x20070138

00081464 <strlen>:
   81464:	f020 0103 	bic.w	r1, r0, #3
   81468:	f010 0003 	ands.w	r0, r0, #3
   8146c:	f1c0 0000 	rsb	r0, r0, #0
   81470:	f851 3b04 	ldr.w	r3, [r1], #4
   81474:	f100 0c04 	add.w	ip, r0, #4
   81478:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   8147c:	f06f 0200 	mvn.w	r2, #0
   81480:	bf1c      	itt	ne
   81482:	fa22 f20c 	lsrne.w	r2, r2, ip
   81486:	4313      	orrne	r3, r2
   81488:	f04f 0c01 	mov.w	ip, #1
   8148c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   81490:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81494:	eba3 020c 	sub.w	r2, r3, ip
   81498:	ea22 0203 	bic.w	r2, r2, r3
   8149c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   814a0:	bf04      	itt	eq
   814a2:	f851 3b04 	ldreq.w	r3, [r1], #4
   814a6:	3004      	addeq	r0, #4
   814a8:	d0f4      	beq.n	81494 <strlen+0x30>
   814aa:	f1c2 0100 	rsb	r1, r2, #0
   814ae:	ea02 0201 	and.w	r2, r2, r1
   814b2:	fab2 f282 	clz	r2, r2
   814b6:	f1c2 021f 	rsb	r2, r2, #31
   814ba:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   814be:	4770      	bx	lr

000814c0 <__sprint_r.part.0>:
   814c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   814c4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   814c6:	4693      	mov	fp, r2
   814c8:	049c      	lsls	r4, r3, #18
   814ca:	d52f      	bpl.n	8152c <__sprint_r.part.0+0x6c>
   814cc:	6893      	ldr	r3, [r2, #8]
   814ce:	6812      	ldr	r2, [r2, #0]
   814d0:	b353      	cbz	r3, 81528 <__sprint_r.part.0+0x68>
   814d2:	460e      	mov	r6, r1
   814d4:	4607      	mov	r7, r0
   814d6:	f102 0908 	add.w	r9, r2, #8
   814da:	e919 0420 	ldmdb	r9, {r5, sl}
   814de:	ea5f 089a 	movs.w	r8, sl, lsr #2
   814e2:	d017      	beq.n	81514 <__sprint_r.part.0+0x54>
   814e4:	2400      	movs	r4, #0
   814e6:	3d04      	subs	r5, #4
   814e8:	e001      	b.n	814ee <__sprint_r.part.0+0x2e>
   814ea:	45a0      	cmp	r8, r4
   814ec:	d010      	beq.n	81510 <__sprint_r.part.0+0x50>
   814ee:	4632      	mov	r2, r6
   814f0:	f855 1f04 	ldr.w	r1, [r5, #4]!
   814f4:	4638      	mov	r0, r7
   814f6:	f001 f8b5 	bl	82664 <_fputwc_r>
   814fa:	1c43      	adds	r3, r0, #1
   814fc:	f104 0401 	add.w	r4, r4, #1
   81500:	d1f3      	bne.n	814ea <__sprint_r.part.0+0x2a>
   81502:	2300      	movs	r3, #0
   81504:	f8cb 3008 	str.w	r3, [fp, #8]
   81508:	f8cb 3004 	str.w	r3, [fp, #4]
   8150c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81510:	f8db 3008 	ldr.w	r3, [fp, #8]
   81514:	f02a 0a03 	bic.w	sl, sl, #3
   81518:	eba3 030a 	sub.w	r3, r3, sl
   8151c:	f8cb 3008 	str.w	r3, [fp, #8]
   81520:	f109 0908 	add.w	r9, r9, #8
   81524:	2b00      	cmp	r3, #0
   81526:	d1d8      	bne.n	814da <__sprint_r.part.0+0x1a>
   81528:	2000      	movs	r0, #0
   8152a:	e7ea      	b.n	81502 <__sprint_r.part.0+0x42>
   8152c:	f001 fa04 	bl	82938 <__sfvwrite_r>
   81530:	2300      	movs	r3, #0
   81532:	f8cb 3008 	str.w	r3, [fp, #8]
   81536:	f8cb 3004 	str.w	r3, [fp, #4]
   8153a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8153e:	bf00      	nop

00081540 <_vfiprintf_r>:
   81540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81544:	b0ad      	sub	sp, #180	; 0xb4
   81546:	461d      	mov	r5, r3
   81548:	468b      	mov	fp, r1
   8154a:	4690      	mov	r8, r2
   8154c:	9307      	str	r3, [sp, #28]
   8154e:	9006      	str	r0, [sp, #24]
   81550:	b118      	cbz	r0, 8155a <_vfiprintf_r+0x1a>
   81552:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81554:	2b00      	cmp	r3, #0
   81556:	f000 80f3 	beq.w	81740 <_vfiprintf_r+0x200>
   8155a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8155e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81562:	07df      	lsls	r7, r3, #31
   81564:	b281      	uxth	r1, r0
   81566:	d402      	bmi.n	8156e <_vfiprintf_r+0x2e>
   81568:	058e      	lsls	r6, r1, #22
   8156a:	f140 80fc 	bpl.w	81766 <_vfiprintf_r+0x226>
   8156e:	048c      	lsls	r4, r1, #18
   81570:	d40a      	bmi.n	81588 <_vfiprintf_r+0x48>
   81572:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81576:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   8157a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8157e:	f8ab 100c 	strh.w	r1, [fp, #12]
   81582:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   81586:	b289      	uxth	r1, r1
   81588:	0708      	lsls	r0, r1, #28
   8158a:	f140 80b3 	bpl.w	816f4 <_vfiprintf_r+0x1b4>
   8158e:	f8db 3010 	ldr.w	r3, [fp, #16]
   81592:	2b00      	cmp	r3, #0
   81594:	f000 80ae 	beq.w	816f4 <_vfiprintf_r+0x1b4>
   81598:	f001 031a 	and.w	r3, r1, #26
   8159c:	2b0a      	cmp	r3, #10
   8159e:	f000 80b5 	beq.w	8170c <_vfiprintf_r+0x1cc>
   815a2:	2300      	movs	r3, #0
   815a4:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   815a8:	46d1      	mov	r9, sl
   815aa:	930b      	str	r3, [sp, #44]	; 0x2c
   815ac:	9303      	str	r3, [sp, #12]
   815ae:	9311      	str	r3, [sp, #68]	; 0x44
   815b0:	9310      	str	r3, [sp, #64]	; 0x40
   815b2:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   815b6:	f8cd b010 	str.w	fp, [sp, #16]
   815ba:	f898 3000 	ldrb.w	r3, [r8]
   815be:	4644      	mov	r4, r8
   815c0:	b1fb      	cbz	r3, 81602 <_vfiprintf_r+0xc2>
   815c2:	2b25      	cmp	r3, #37	; 0x25
   815c4:	d102      	bne.n	815cc <_vfiprintf_r+0x8c>
   815c6:	e01c      	b.n	81602 <_vfiprintf_r+0xc2>
   815c8:	2b25      	cmp	r3, #37	; 0x25
   815ca:	d003      	beq.n	815d4 <_vfiprintf_r+0x94>
   815cc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   815d0:	2b00      	cmp	r3, #0
   815d2:	d1f9      	bne.n	815c8 <_vfiprintf_r+0x88>
   815d4:	eba4 0508 	sub.w	r5, r4, r8
   815d8:	b19d      	cbz	r5, 81602 <_vfiprintf_r+0xc2>
   815da:	9b10      	ldr	r3, [sp, #64]	; 0x40
   815dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   815de:	3301      	adds	r3, #1
   815e0:	442a      	add	r2, r5
   815e2:	2b07      	cmp	r3, #7
   815e4:	f8c9 8000 	str.w	r8, [r9]
   815e8:	f8c9 5004 	str.w	r5, [r9, #4]
   815ec:	9211      	str	r2, [sp, #68]	; 0x44
   815ee:	9310      	str	r3, [sp, #64]	; 0x40
   815f0:	dd7a      	ble.n	816e8 <_vfiprintf_r+0x1a8>
   815f2:	2a00      	cmp	r2, #0
   815f4:	f040 84b5 	bne.w	81f62 <_vfiprintf_r+0xa22>
   815f8:	46d1      	mov	r9, sl
   815fa:	9b03      	ldr	r3, [sp, #12]
   815fc:	9210      	str	r2, [sp, #64]	; 0x40
   815fe:	442b      	add	r3, r5
   81600:	9303      	str	r3, [sp, #12]
   81602:	7823      	ldrb	r3, [r4, #0]
   81604:	2b00      	cmp	r3, #0
   81606:	f000 83e5 	beq.w	81dd4 <_vfiprintf_r+0x894>
   8160a:	2000      	movs	r0, #0
   8160c:	f04f 0300 	mov.w	r3, #0
   81610:	f104 0801 	add.w	r8, r4, #1
   81614:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   81618:	7862      	ldrb	r2, [r4, #1]
   8161a:	4606      	mov	r6, r0
   8161c:	4605      	mov	r5, r0
   8161e:	4603      	mov	r3, r0
   81620:	f04f 34ff 	mov.w	r4, #4294967295
   81624:	f108 0801 	add.w	r8, r8, #1
   81628:	f1a2 0120 	sub.w	r1, r2, #32
   8162c:	2958      	cmp	r1, #88	; 0x58
   8162e:	f200 82d9 	bhi.w	81be4 <_vfiprintf_r+0x6a4>
   81632:	e8df f011 	tbh	[pc, r1, lsl #1]
   81636:	0228      	.short	0x0228
   81638:	02d702d7 	.word	0x02d702d7
   8163c:	02d70230 	.word	0x02d70230
   81640:	02d702d7 	.word	0x02d702d7
   81644:	02d702d7 	.word	0x02d702d7
   81648:	00a002d7 	.word	0x00a002d7
   8164c:	02d70288 	.word	0x02d70288
   81650:	02b800a8 	.word	0x02b800a8
   81654:	01a602d7 	.word	0x01a602d7
   81658:	01ab01ab 	.word	0x01ab01ab
   8165c:	01ab01ab 	.word	0x01ab01ab
   81660:	01ab01ab 	.word	0x01ab01ab
   81664:	01ab01ab 	.word	0x01ab01ab
   81668:	02d701ab 	.word	0x02d701ab
   8166c:	02d702d7 	.word	0x02d702d7
   81670:	02d702d7 	.word	0x02d702d7
   81674:	02d702d7 	.word	0x02d702d7
   81678:	02d702d7 	.word	0x02d702d7
   8167c:	01b902d7 	.word	0x01b902d7
   81680:	02d702d7 	.word	0x02d702d7
   81684:	02d702d7 	.word	0x02d702d7
   81688:	02d702d7 	.word	0x02d702d7
   8168c:	02d702d7 	.word	0x02d702d7
   81690:	02d702d7 	.word	0x02d702d7
   81694:	02d7019e 	.word	0x02d7019e
   81698:	02d702d7 	.word	0x02d702d7
   8169c:	02d702d7 	.word	0x02d702d7
   816a0:	02d701a2 	.word	0x02d701a2
   816a4:	025a02d7 	.word	0x025a02d7
   816a8:	02d702d7 	.word	0x02d702d7
   816ac:	02d702d7 	.word	0x02d702d7
   816b0:	02d702d7 	.word	0x02d702d7
   816b4:	02d702d7 	.word	0x02d702d7
   816b8:	02d702d7 	.word	0x02d702d7
   816bc:	02220261 	.word	0x02220261
   816c0:	02d702d7 	.word	0x02d702d7
   816c4:	027602d7 	.word	0x027602d7
   816c8:	02d70222 	.word	0x02d70222
   816cc:	027b02d7 	.word	0x027b02d7
   816d0:	01fc02d7 	.word	0x01fc02d7
   816d4:	02100189 	.word	0x02100189
   816d8:	02d702d2 	.word	0x02d702d2
   816dc:	02d70295 	.word	0x02d70295
   816e0:	02d700ad 	.word	0x02d700ad
   816e4:	023502d7 	.word	0x023502d7
   816e8:	f109 0908 	add.w	r9, r9, #8
   816ec:	9b03      	ldr	r3, [sp, #12]
   816ee:	442b      	add	r3, r5
   816f0:	9303      	str	r3, [sp, #12]
   816f2:	e786      	b.n	81602 <_vfiprintf_r+0xc2>
   816f4:	4659      	mov	r1, fp
   816f6:	9806      	ldr	r0, [sp, #24]
   816f8:	f000 fdaa 	bl	82250 <__swsetup_r>
   816fc:	bb18      	cbnz	r0, 81746 <_vfiprintf_r+0x206>
   816fe:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   81702:	f001 031a 	and.w	r3, r1, #26
   81706:	2b0a      	cmp	r3, #10
   81708:	f47f af4b 	bne.w	815a2 <_vfiprintf_r+0x62>
   8170c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81710:	2b00      	cmp	r3, #0
   81712:	f6ff af46 	blt.w	815a2 <_vfiprintf_r+0x62>
   81716:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8171a:	07db      	lsls	r3, r3, #31
   8171c:	d405      	bmi.n	8172a <_vfiprintf_r+0x1ea>
   8171e:	058f      	lsls	r7, r1, #22
   81720:	d403      	bmi.n	8172a <_vfiprintf_r+0x1ea>
   81722:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81726:	f001 fabd 	bl	82ca4 <__retarget_lock_release_recursive>
   8172a:	462b      	mov	r3, r5
   8172c:	4642      	mov	r2, r8
   8172e:	4659      	mov	r1, fp
   81730:	9806      	ldr	r0, [sp, #24]
   81732:	f000 fd49 	bl	821c8 <__sbprintf>
   81736:	9003      	str	r0, [sp, #12]
   81738:	9803      	ldr	r0, [sp, #12]
   8173a:	b02d      	add	sp, #180	; 0xb4
   8173c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81740:	f000 feee 	bl	82520 <__sinit>
   81744:	e709      	b.n	8155a <_vfiprintf_r+0x1a>
   81746:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8174a:	07d9      	lsls	r1, r3, #31
   8174c:	d404      	bmi.n	81758 <_vfiprintf_r+0x218>
   8174e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81752:	059a      	lsls	r2, r3, #22
   81754:	f140 84ae 	bpl.w	820b4 <_vfiprintf_r+0xb74>
   81758:	f04f 33ff 	mov.w	r3, #4294967295
   8175c:	9303      	str	r3, [sp, #12]
   8175e:	9803      	ldr	r0, [sp, #12]
   81760:	b02d      	add	sp, #180	; 0xb4
   81762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81766:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8176a:	f001 fa99 	bl	82ca0 <__retarget_lock_acquire_recursive>
   8176e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81772:	b281      	uxth	r1, r0
   81774:	e6fb      	b.n	8156e <_vfiprintf_r+0x2e>
   81776:	9907      	ldr	r1, [sp, #28]
   81778:	460a      	mov	r2, r1
   8177a:	680d      	ldr	r5, [r1, #0]
   8177c:	3204      	adds	r2, #4
   8177e:	2d00      	cmp	r5, #0
   81780:	9207      	str	r2, [sp, #28]
   81782:	da02      	bge.n	8178a <_vfiprintf_r+0x24a>
   81784:	426d      	negs	r5, r5
   81786:	f043 0304 	orr.w	r3, r3, #4
   8178a:	f898 2000 	ldrb.w	r2, [r8]
   8178e:	e749      	b.n	81624 <_vfiprintf_r+0xe4>
   81790:	9508      	str	r5, [sp, #32]
   81792:	069e      	lsls	r6, r3, #26
   81794:	f100 845a 	bmi.w	8204c <_vfiprintf_r+0xb0c>
   81798:	9907      	ldr	r1, [sp, #28]
   8179a:	06dd      	lsls	r5, r3, #27
   8179c:	460a      	mov	r2, r1
   8179e:	f100 83ef 	bmi.w	81f80 <_vfiprintf_r+0xa40>
   817a2:	0658      	lsls	r0, r3, #25
   817a4:	f140 83ec 	bpl.w	81f80 <_vfiprintf_r+0xa40>
   817a8:	2700      	movs	r7, #0
   817aa:	2201      	movs	r2, #1
   817ac:	880e      	ldrh	r6, [r1, #0]
   817ae:	3104      	adds	r1, #4
   817b0:	9107      	str	r1, [sp, #28]
   817b2:	f04f 0100 	mov.w	r1, #0
   817b6:	2500      	movs	r5, #0
   817b8:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   817bc:	1c61      	adds	r1, r4, #1
   817be:	f000 8117 	beq.w	819f0 <_vfiprintf_r+0x4b0>
   817c2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   817c6:	9102      	str	r1, [sp, #8]
   817c8:	ea56 0107 	orrs.w	r1, r6, r7
   817cc:	f040 8115 	bne.w	819fa <_vfiprintf_r+0x4ba>
   817d0:	2c00      	cmp	r4, #0
   817d2:	f040 835b 	bne.w	81e8c <_vfiprintf_r+0x94c>
   817d6:	2a00      	cmp	r2, #0
   817d8:	f040 83b6 	bne.w	81f48 <_vfiprintf_r+0xa08>
   817dc:	f013 0301 	ands.w	r3, r3, #1
   817e0:	9305      	str	r3, [sp, #20]
   817e2:	f000 8455 	beq.w	82090 <_vfiprintf_r+0xb50>
   817e6:	2330      	movs	r3, #48	; 0x30
   817e8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   817ec:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   817f0:	9b05      	ldr	r3, [sp, #20]
   817f2:	42a3      	cmp	r3, r4
   817f4:	bfb8      	it	lt
   817f6:	4623      	movlt	r3, r4
   817f8:	9301      	str	r3, [sp, #4]
   817fa:	b10d      	cbz	r5, 81800 <_vfiprintf_r+0x2c0>
   817fc:	3301      	adds	r3, #1
   817fe:	9301      	str	r3, [sp, #4]
   81800:	9b02      	ldr	r3, [sp, #8]
   81802:	f013 0302 	ands.w	r3, r3, #2
   81806:	9309      	str	r3, [sp, #36]	; 0x24
   81808:	d002      	beq.n	81810 <_vfiprintf_r+0x2d0>
   8180a:	9b01      	ldr	r3, [sp, #4]
   8180c:	3302      	adds	r3, #2
   8180e:	9301      	str	r3, [sp, #4]
   81810:	9b02      	ldr	r3, [sp, #8]
   81812:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   81816:	930a      	str	r3, [sp, #40]	; 0x28
   81818:	f040 8215 	bne.w	81c46 <_vfiprintf_r+0x706>
   8181c:	9b08      	ldr	r3, [sp, #32]
   8181e:	9a01      	ldr	r2, [sp, #4]
   81820:	1a9d      	subs	r5, r3, r2
   81822:	2d00      	cmp	r5, #0
   81824:	f340 820f 	ble.w	81c46 <_vfiprintf_r+0x706>
   81828:	2d10      	cmp	r5, #16
   8182a:	f340 8484 	ble.w	82136 <_vfiprintf_r+0xbf6>
   8182e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81830:	46ce      	mov	lr, r9
   81832:	2710      	movs	r7, #16
   81834:	46a1      	mov	r9, r4
   81836:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81838:	4ec5      	ldr	r6, [pc, #788]	; (81b50 <_vfiprintf_r+0x610>)
   8183a:	4619      	mov	r1, r3
   8183c:	9c06      	ldr	r4, [sp, #24]
   8183e:	e007      	b.n	81850 <_vfiprintf_r+0x310>
   81840:	f101 0c02 	add.w	ip, r1, #2
   81844:	4601      	mov	r1, r0
   81846:	f10e 0e08 	add.w	lr, lr, #8
   8184a:	3d10      	subs	r5, #16
   8184c:	2d10      	cmp	r5, #16
   8184e:	dd11      	ble.n	81874 <_vfiprintf_r+0x334>
   81850:	1c48      	adds	r0, r1, #1
   81852:	3210      	adds	r2, #16
   81854:	2807      	cmp	r0, #7
   81856:	9211      	str	r2, [sp, #68]	; 0x44
   81858:	e88e 00c0 	stmia.w	lr, {r6, r7}
   8185c:	9010      	str	r0, [sp, #64]	; 0x40
   8185e:	ddef      	ble.n	81840 <_vfiprintf_r+0x300>
   81860:	2a00      	cmp	r2, #0
   81862:	f040 81d9 	bne.w	81c18 <_vfiprintf_r+0x6d8>
   81866:	3d10      	subs	r5, #16
   81868:	2d10      	cmp	r5, #16
   8186a:	4611      	mov	r1, r2
   8186c:	f04f 0c01 	mov.w	ip, #1
   81870:	46d6      	mov	lr, sl
   81872:	dced      	bgt.n	81850 <_vfiprintf_r+0x310>
   81874:	464c      	mov	r4, r9
   81876:	4661      	mov	r1, ip
   81878:	46f1      	mov	r9, lr
   8187a:	442a      	add	r2, r5
   8187c:	2907      	cmp	r1, #7
   8187e:	9211      	str	r2, [sp, #68]	; 0x44
   81880:	f8c9 6000 	str.w	r6, [r9]
   81884:	f8c9 5004 	str.w	r5, [r9, #4]
   81888:	9110      	str	r1, [sp, #64]	; 0x40
   8188a:	f300 82eb 	bgt.w	81e64 <_vfiprintf_r+0x924>
   8188e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81892:	f109 0908 	add.w	r9, r9, #8
   81896:	1c48      	adds	r0, r1, #1
   81898:	2d00      	cmp	r5, #0
   8189a:	f040 81dc 	bne.w	81c56 <_vfiprintf_r+0x716>
   8189e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   818a0:	2b00      	cmp	r3, #0
   818a2:	f000 81f6 	beq.w	81c92 <_vfiprintf_r+0x752>
   818a6:	2102      	movs	r1, #2
   818a8:	ab0e      	add	r3, sp, #56	; 0x38
   818aa:	440a      	add	r2, r1
   818ac:	2807      	cmp	r0, #7
   818ae:	9211      	str	r2, [sp, #68]	; 0x44
   818b0:	9010      	str	r0, [sp, #64]	; 0x40
   818b2:	f8c9 1004 	str.w	r1, [r9, #4]
   818b6:	f8c9 3000 	str.w	r3, [r9]
   818ba:	f340 81e6 	ble.w	81c8a <_vfiprintf_r+0x74a>
   818be:	2a00      	cmp	r2, #0
   818c0:	f040 8395 	bne.w	81fee <_vfiprintf_r+0xaae>
   818c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   818c6:	2001      	movs	r0, #1
   818c8:	2b80      	cmp	r3, #128	; 0x80
   818ca:	4611      	mov	r1, r2
   818cc:	46d1      	mov	r9, sl
   818ce:	f040 81e4 	bne.w	81c9a <_vfiprintf_r+0x75a>
   818d2:	9b08      	ldr	r3, [sp, #32]
   818d4:	9d01      	ldr	r5, [sp, #4]
   818d6:	1b5e      	subs	r6, r3, r5
   818d8:	2e00      	cmp	r6, #0
   818da:	f340 81de 	ble.w	81c9a <_vfiprintf_r+0x75a>
   818de:	2e10      	cmp	r6, #16
   818e0:	f340 843c 	ble.w	8215c <_vfiprintf_r+0xc1c>
   818e4:	46cc      	mov	ip, r9
   818e6:	2710      	movs	r7, #16
   818e8:	46a1      	mov	r9, r4
   818ea:	4d9a      	ldr	r5, [pc, #616]	; (81b54 <_vfiprintf_r+0x614>)
   818ec:	9c06      	ldr	r4, [sp, #24]
   818ee:	e007      	b.n	81900 <_vfiprintf_r+0x3c0>
   818f0:	f101 0e02 	add.w	lr, r1, #2
   818f4:	4601      	mov	r1, r0
   818f6:	f10c 0c08 	add.w	ip, ip, #8
   818fa:	3e10      	subs	r6, #16
   818fc:	2e10      	cmp	r6, #16
   818fe:	dd11      	ble.n	81924 <_vfiprintf_r+0x3e4>
   81900:	1c48      	adds	r0, r1, #1
   81902:	3210      	adds	r2, #16
   81904:	2807      	cmp	r0, #7
   81906:	9211      	str	r2, [sp, #68]	; 0x44
   81908:	e88c 00a0 	stmia.w	ip, {r5, r7}
   8190c:	9010      	str	r0, [sp, #64]	; 0x40
   8190e:	ddef      	ble.n	818f0 <_vfiprintf_r+0x3b0>
   81910:	2a00      	cmp	r2, #0
   81912:	f040 829b 	bne.w	81e4c <_vfiprintf_r+0x90c>
   81916:	3e10      	subs	r6, #16
   81918:	2e10      	cmp	r6, #16
   8191a:	f04f 0e01 	mov.w	lr, #1
   8191e:	4611      	mov	r1, r2
   81920:	46d4      	mov	ip, sl
   81922:	dced      	bgt.n	81900 <_vfiprintf_r+0x3c0>
   81924:	464c      	mov	r4, r9
   81926:	46e1      	mov	r9, ip
   81928:	4432      	add	r2, r6
   8192a:	f1be 0f07 	cmp.w	lr, #7
   8192e:	9211      	str	r2, [sp, #68]	; 0x44
   81930:	e889 0060 	stmia.w	r9, {r5, r6}
   81934:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   81938:	f300 8366 	bgt.w	82008 <_vfiprintf_r+0xac8>
   8193c:	f109 0908 	add.w	r9, r9, #8
   81940:	f10e 0001 	add.w	r0, lr, #1
   81944:	4671      	mov	r1, lr
   81946:	e1a8      	b.n	81c9a <_vfiprintf_r+0x75a>
   81948:	9508      	str	r5, [sp, #32]
   8194a:	f013 0220 	ands.w	r2, r3, #32
   8194e:	f040 8389 	bne.w	82064 <_vfiprintf_r+0xb24>
   81952:	f013 0110 	ands.w	r1, r3, #16
   81956:	f040 8319 	bne.w	81f8c <_vfiprintf_r+0xa4c>
   8195a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   8195e:	f000 8315 	beq.w	81f8c <_vfiprintf_r+0xa4c>
   81962:	9807      	ldr	r0, [sp, #28]
   81964:	460a      	mov	r2, r1
   81966:	4601      	mov	r1, r0
   81968:	3104      	adds	r1, #4
   8196a:	8806      	ldrh	r6, [r0, #0]
   8196c:	2700      	movs	r7, #0
   8196e:	9107      	str	r1, [sp, #28]
   81970:	e71f      	b.n	817b2 <_vfiprintf_r+0x272>
   81972:	9508      	str	r5, [sp, #32]
   81974:	f043 0310 	orr.w	r3, r3, #16
   81978:	e7e7      	b.n	8194a <_vfiprintf_r+0x40a>
   8197a:	9508      	str	r5, [sp, #32]
   8197c:	f043 0310 	orr.w	r3, r3, #16
   81980:	e707      	b.n	81792 <_vfiprintf_r+0x252>
   81982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81986:	f898 2000 	ldrb.w	r2, [r8]
   8198a:	e64b      	b.n	81624 <_vfiprintf_r+0xe4>
   8198c:	2500      	movs	r5, #0
   8198e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81992:	f818 2b01 	ldrb.w	r2, [r8], #1
   81996:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8199a:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   8199e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   819a2:	2909      	cmp	r1, #9
   819a4:	d9f5      	bls.n	81992 <_vfiprintf_r+0x452>
   819a6:	e63f      	b.n	81628 <_vfiprintf_r+0xe8>
   819a8:	9508      	str	r5, [sp, #32]
   819aa:	2800      	cmp	r0, #0
   819ac:	f040 8402 	bne.w	821b4 <_vfiprintf_r+0xc74>
   819b0:	f043 0310 	orr.w	r3, r3, #16
   819b4:	069e      	lsls	r6, r3, #26
   819b6:	f100 833d 	bmi.w	82034 <_vfiprintf_r+0xaf4>
   819ba:	9907      	ldr	r1, [sp, #28]
   819bc:	06dd      	lsls	r5, r3, #27
   819be:	460a      	mov	r2, r1
   819c0:	f100 82f0 	bmi.w	81fa4 <_vfiprintf_r+0xa64>
   819c4:	0658      	lsls	r0, r3, #25
   819c6:	f140 82ed 	bpl.w	81fa4 <_vfiprintf_r+0xa64>
   819ca:	f9b1 6000 	ldrsh.w	r6, [r1]
   819ce:	3204      	adds	r2, #4
   819d0:	17f7      	asrs	r7, r6, #31
   819d2:	4630      	mov	r0, r6
   819d4:	4639      	mov	r1, r7
   819d6:	9207      	str	r2, [sp, #28]
   819d8:	2800      	cmp	r0, #0
   819da:	f171 0200 	sbcs.w	r2, r1, #0
   819de:	f2c0 835a 	blt.w	82096 <_vfiprintf_r+0xb56>
   819e2:	1c61      	adds	r1, r4, #1
   819e4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   819e8:	f04f 0201 	mov.w	r2, #1
   819ec:	f47f aee9 	bne.w	817c2 <_vfiprintf_r+0x282>
   819f0:	ea56 0107 	orrs.w	r1, r6, r7
   819f4:	f000 824b 	beq.w	81e8e <_vfiprintf_r+0x94e>
   819f8:	9302      	str	r3, [sp, #8]
   819fa:	2a01      	cmp	r2, #1
   819fc:	f000 828a 	beq.w	81f14 <_vfiprintf_r+0x9d4>
   81a00:	2a02      	cmp	r2, #2
   81a02:	f040 825a 	bne.w	81eba <_vfiprintf_r+0x97a>
   81a06:	46d3      	mov	fp, sl
   81a08:	980b      	ldr	r0, [sp, #44]	; 0x2c
   81a0a:	0933      	lsrs	r3, r6, #4
   81a0c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   81a10:	0939      	lsrs	r1, r7, #4
   81a12:	f006 020f 	and.w	r2, r6, #15
   81a16:	460f      	mov	r7, r1
   81a18:	461e      	mov	r6, r3
   81a1a:	5c83      	ldrb	r3, [r0, r2]
   81a1c:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   81a20:	ea56 0307 	orrs.w	r3, r6, r7
   81a24:	d1f1      	bne.n	81a0a <_vfiprintf_r+0x4ca>
   81a26:	ebaa 030b 	sub.w	r3, sl, fp
   81a2a:	9305      	str	r3, [sp, #20]
   81a2c:	e6e0      	b.n	817f0 <_vfiprintf_r+0x2b0>
   81a2e:	2800      	cmp	r0, #0
   81a30:	f040 83bd 	bne.w	821ae <_vfiprintf_r+0xc6e>
   81a34:	0699      	lsls	r1, r3, #26
   81a36:	f100 8359 	bmi.w	820ec <_vfiprintf_r+0xbac>
   81a3a:	06da      	lsls	r2, r3, #27
   81a3c:	f100 80e5 	bmi.w	81c0a <_vfiprintf_r+0x6ca>
   81a40:	065b      	lsls	r3, r3, #25
   81a42:	f140 80e2 	bpl.w	81c0a <_vfiprintf_r+0x6ca>
   81a46:	9a07      	ldr	r2, [sp, #28]
   81a48:	6813      	ldr	r3, [r2, #0]
   81a4a:	3204      	adds	r2, #4
   81a4c:	9207      	str	r2, [sp, #28]
   81a4e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   81a52:	801a      	strh	r2, [r3, #0]
   81a54:	e5b1      	b.n	815ba <_vfiprintf_r+0x7a>
   81a56:	2278      	movs	r2, #120	; 0x78
   81a58:	2130      	movs	r1, #48	; 0x30
   81a5a:	9508      	str	r5, [sp, #32]
   81a5c:	9d07      	ldr	r5, [sp, #28]
   81a5e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81a62:	1d2a      	adds	r2, r5, #4
   81a64:	9207      	str	r2, [sp, #28]
   81a66:	4a3c      	ldr	r2, [pc, #240]	; (81b58 <_vfiprintf_r+0x618>)
   81a68:	682e      	ldr	r6, [r5, #0]
   81a6a:	920b      	str	r2, [sp, #44]	; 0x2c
   81a6c:	f043 0302 	orr.w	r3, r3, #2
   81a70:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81a74:	2700      	movs	r7, #0
   81a76:	2202      	movs	r2, #2
   81a78:	e69b      	b.n	817b2 <_vfiprintf_r+0x272>
   81a7a:	9508      	str	r5, [sp, #32]
   81a7c:	2800      	cmp	r0, #0
   81a7e:	d099      	beq.n	819b4 <_vfiprintf_r+0x474>
   81a80:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81a84:	e796      	b.n	819b4 <_vfiprintf_r+0x474>
   81a86:	f898 2000 	ldrb.w	r2, [r8]
   81a8a:	2e00      	cmp	r6, #0
   81a8c:	f47f adca 	bne.w	81624 <_vfiprintf_r+0xe4>
   81a90:	2001      	movs	r0, #1
   81a92:	2620      	movs	r6, #32
   81a94:	e5c6      	b.n	81624 <_vfiprintf_r+0xe4>
   81a96:	f043 0301 	orr.w	r3, r3, #1
   81a9a:	f898 2000 	ldrb.w	r2, [r8]
   81a9e:	e5c1      	b.n	81624 <_vfiprintf_r+0xe4>
   81aa0:	9508      	str	r5, [sp, #32]
   81aa2:	2800      	cmp	r0, #0
   81aa4:	f040 8380 	bne.w	821a8 <_vfiprintf_r+0xc68>
   81aa8:	492b      	ldr	r1, [pc, #172]	; (81b58 <_vfiprintf_r+0x618>)
   81aaa:	910b      	str	r1, [sp, #44]	; 0x2c
   81aac:	069f      	lsls	r7, r3, #26
   81aae:	f100 82e5 	bmi.w	8207c <_vfiprintf_r+0xb3c>
   81ab2:	9807      	ldr	r0, [sp, #28]
   81ab4:	06de      	lsls	r6, r3, #27
   81ab6:	4601      	mov	r1, r0
   81ab8:	f100 826f 	bmi.w	81f9a <_vfiprintf_r+0xa5a>
   81abc:	065d      	lsls	r5, r3, #25
   81abe:	f140 826c 	bpl.w	81f9a <_vfiprintf_r+0xa5a>
   81ac2:	2700      	movs	r7, #0
   81ac4:	3104      	adds	r1, #4
   81ac6:	8806      	ldrh	r6, [r0, #0]
   81ac8:	9107      	str	r1, [sp, #28]
   81aca:	07d8      	lsls	r0, r3, #31
   81acc:	f140 8220 	bpl.w	81f10 <_vfiprintf_r+0x9d0>
   81ad0:	ea56 0107 	orrs.w	r1, r6, r7
   81ad4:	f000 821c 	beq.w	81f10 <_vfiprintf_r+0x9d0>
   81ad8:	2130      	movs	r1, #48	; 0x30
   81ada:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81ade:	f043 0302 	orr.w	r3, r3, #2
   81ae2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81ae6:	2202      	movs	r2, #2
   81ae8:	e663      	b.n	817b2 <_vfiprintf_r+0x272>
   81aea:	9508      	str	r5, [sp, #32]
   81aec:	2800      	cmp	r0, #0
   81aee:	f040 8355 	bne.w	8219c <_vfiprintf_r+0xc5c>
   81af2:	491a      	ldr	r1, [pc, #104]	; (81b5c <_vfiprintf_r+0x61c>)
   81af4:	910b      	str	r1, [sp, #44]	; 0x2c
   81af6:	e7d9      	b.n	81aac <_vfiprintf_r+0x56c>
   81af8:	2201      	movs	r2, #1
   81afa:	9807      	ldr	r0, [sp, #28]
   81afc:	4611      	mov	r1, r2
   81afe:	9201      	str	r2, [sp, #4]
   81b00:	6802      	ldr	r2, [r0, #0]
   81b02:	f04f 0400 	mov.w	r4, #0
   81b06:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81b0a:	4602      	mov	r2, r0
   81b0c:	3204      	adds	r2, #4
   81b0e:	9508      	str	r5, [sp, #32]
   81b10:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   81b14:	9105      	str	r1, [sp, #20]
   81b16:	9207      	str	r2, [sp, #28]
   81b18:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   81b1c:	9302      	str	r3, [sp, #8]
   81b1e:	2400      	movs	r4, #0
   81b20:	e66e      	b.n	81800 <_vfiprintf_r+0x2c0>
   81b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81b26:	f898 2000 	ldrb.w	r2, [r8]
   81b2a:	e57b      	b.n	81624 <_vfiprintf_r+0xe4>
   81b2c:	f898 2000 	ldrb.w	r2, [r8]
   81b30:	2a6c      	cmp	r2, #108	; 0x6c
   81b32:	bf03      	ittte	eq
   81b34:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   81b38:	f043 0320 	orreq.w	r3, r3, #32
   81b3c:	f108 0801 	addeq.w	r8, r8, #1
   81b40:	f043 0310 	orrne.w	r3, r3, #16
   81b44:	e56e      	b.n	81624 <_vfiprintf_r+0xe4>
   81b46:	f898 2000 	ldrb.w	r2, [r8]
   81b4a:	2001      	movs	r0, #1
   81b4c:	262b      	movs	r6, #43	; 0x2b
   81b4e:	e569      	b.n	81624 <_vfiprintf_r+0xe4>
   81b50:	00083fb4 	.word	0x00083fb4
   81b54:	00083fc4 	.word	0x00083fc4
   81b58:	00083f98 	.word	0x00083f98
   81b5c:	00083f84 	.word	0x00083f84
   81b60:	f04f 0200 	mov.w	r2, #0
   81b64:	9907      	ldr	r1, [sp, #28]
   81b66:	9508      	str	r5, [sp, #32]
   81b68:	f8d1 b000 	ldr.w	fp, [r1]
   81b6c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   81b70:	1d0d      	adds	r5, r1, #4
   81b72:	f1bb 0f00 	cmp.w	fp, #0
   81b76:	f000 82e4 	beq.w	82142 <_vfiprintf_r+0xc02>
   81b7a:	1c67      	adds	r7, r4, #1
   81b7c:	f000 82c3 	beq.w	82106 <_vfiprintf_r+0xbc6>
   81b80:	4622      	mov	r2, r4
   81b82:	2100      	movs	r1, #0
   81b84:	4658      	mov	r0, fp
   81b86:	9301      	str	r3, [sp, #4]
   81b88:	f001 fbc6 	bl	83318 <memchr>
   81b8c:	9b01      	ldr	r3, [sp, #4]
   81b8e:	2800      	cmp	r0, #0
   81b90:	f000 82e8 	beq.w	82164 <_vfiprintf_r+0xc24>
   81b94:	eba0 020b 	sub.w	r2, r0, fp
   81b98:	9507      	str	r5, [sp, #28]
   81b9a:	9205      	str	r2, [sp, #20]
   81b9c:	9302      	str	r3, [sp, #8]
   81b9e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81ba2:	2400      	movs	r4, #0
   81ba4:	e624      	b.n	817f0 <_vfiprintf_r+0x2b0>
   81ba6:	f898 2000 	ldrb.w	r2, [r8]
   81baa:	f108 0701 	add.w	r7, r8, #1
   81bae:	2a2a      	cmp	r2, #42	; 0x2a
   81bb0:	f000 82e9 	beq.w	82186 <_vfiprintf_r+0xc46>
   81bb4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81bb8:	2909      	cmp	r1, #9
   81bba:	46b8      	mov	r8, r7
   81bbc:	f04f 0400 	mov.w	r4, #0
   81bc0:	f63f ad32 	bhi.w	81628 <_vfiprintf_r+0xe8>
   81bc4:	f818 2b01 	ldrb.w	r2, [r8], #1
   81bc8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   81bcc:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   81bd0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81bd4:	2909      	cmp	r1, #9
   81bd6:	d9f5      	bls.n	81bc4 <_vfiprintf_r+0x684>
   81bd8:	e526      	b.n	81628 <_vfiprintf_r+0xe8>
   81bda:	f043 0320 	orr.w	r3, r3, #32
   81bde:	f898 2000 	ldrb.w	r2, [r8]
   81be2:	e51f      	b.n	81624 <_vfiprintf_r+0xe4>
   81be4:	9508      	str	r5, [sp, #32]
   81be6:	2800      	cmp	r0, #0
   81be8:	f040 82db 	bne.w	821a2 <_vfiprintf_r+0xc62>
   81bec:	2a00      	cmp	r2, #0
   81bee:	f000 80f1 	beq.w	81dd4 <_vfiprintf_r+0x894>
   81bf2:	2101      	movs	r1, #1
   81bf4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81bf8:	f04f 0200 	mov.w	r2, #0
   81bfc:	9101      	str	r1, [sp, #4]
   81bfe:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   81c02:	9105      	str	r1, [sp, #20]
   81c04:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   81c08:	e788      	b.n	81b1c <_vfiprintf_r+0x5dc>
   81c0a:	9a07      	ldr	r2, [sp, #28]
   81c0c:	6813      	ldr	r3, [r2, #0]
   81c0e:	3204      	adds	r2, #4
   81c10:	9207      	str	r2, [sp, #28]
   81c12:	9a03      	ldr	r2, [sp, #12]
   81c14:	601a      	str	r2, [r3, #0]
   81c16:	e4d0      	b.n	815ba <_vfiprintf_r+0x7a>
   81c18:	aa0f      	add	r2, sp, #60	; 0x3c
   81c1a:	9904      	ldr	r1, [sp, #16]
   81c1c:	4620      	mov	r0, r4
   81c1e:	f7ff fc4f 	bl	814c0 <__sprint_r.part.0>
   81c22:	2800      	cmp	r0, #0
   81c24:	f040 8143 	bne.w	81eae <_vfiprintf_r+0x96e>
   81c28:	9910      	ldr	r1, [sp, #64]	; 0x40
   81c2a:	46d6      	mov	lr, sl
   81c2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81c2e:	f101 0c01 	add.w	ip, r1, #1
   81c32:	e60a      	b.n	8184a <_vfiprintf_r+0x30a>
   81c34:	aa0f      	add	r2, sp, #60	; 0x3c
   81c36:	9904      	ldr	r1, [sp, #16]
   81c38:	9806      	ldr	r0, [sp, #24]
   81c3a:	f7ff fc41 	bl	814c0 <__sprint_r.part.0>
   81c3e:	2800      	cmp	r0, #0
   81c40:	f040 8135 	bne.w	81eae <_vfiprintf_r+0x96e>
   81c44:	46d1      	mov	r9, sl
   81c46:	9910      	ldr	r1, [sp, #64]	; 0x40
   81c48:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81c4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81c4e:	1c48      	adds	r0, r1, #1
   81c50:	2d00      	cmp	r5, #0
   81c52:	f43f ae24 	beq.w	8189e <_vfiprintf_r+0x35e>
   81c56:	2101      	movs	r1, #1
   81c58:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   81c5c:	440a      	add	r2, r1
   81c5e:	2807      	cmp	r0, #7
   81c60:	9211      	str	r2, [sp, #68]	; 0x44
   81c62:	9010      	str	r0, [sp, #64]	; 0x40
   81c64:	f8c9 1004 	str.w	r1, [r9, #4]
   81c68:	f8c9 5000 	str.w	r5, [r9]
   81c6c:	f340 8109 	ble.w	81e82 <_vfiprintf_r+0x942>
   81c70:	2a00      	cmp	r2, #0
   81c72:	f040 81af 	bne.w	81fd4 <_vfiprintf_r+0xa94>
   81c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81c78:	2b00      	cmp	r3, #0
   81c7a:	f43f ae23 	beq.w	818c4 <_vfiprintf_r+0x384>
   81c7e:	2202      	movs	r2, #2
   81c80:	4608      	mov	r0, r1
   81c82:	46d1      	mov	r9, sl
   81c84:	ab0e      	add	r3, sp, #56	; 0x38
   81c86:	921d      	str	r2, [sp, #116]	; 0x74
   81c88:	931c      	str	r3, [sp, #112]	; 0x70
   81c8a:	4601      	mov	r1, r0
   81c8c:	f109 0908 	add.w	r9, r9, #8
   81c90:	3001      	adds	r0, #1
   81c92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81c94:	2b80      	cmp	r3, #128	; 0x80
   81c96:	f43f ae1c 	beq.w	818d2 <_vfiprintf_r+0x392>
   81c9a:	9b05      	ldr	r3, [sp, #20]
   81c9c:	1ae4      	subs	r4, r4, r3
   81c9e:	2c00      	cmp	r4, #0
   81ca0:	dd2f      	ble.n	81d02 <_vfiprintf_r+0x7c2>
   81ca2:	2c10      	cmp	r4, #16
   81ca4:	f340 8220 	ble.w	820e8 <_vfiprintf_r+0xba8>
   81ca8:	46ce      	mov	lr, r9
   81caa:	2610      	movs	r6, #16
   81cac:	4db2      	ldr	r5, [pc, #712]	; (81f78 <_vfiprintf_r+0xa38>)
   81cae:	9f06      	ldr	r7, [sp, #24]
   81cb0:	f8dd 9010 	ldr.w	r9, [sp, #16]
   81cb4:	e006      	b.n	81cc4 <_vfiprintf_r+0x784>
   81cb6:	1c88      	adds	r0, r1, #2
   81cb8:	4619      	mov	r1, r3
   81cba:	f10e 0e08 	add.w	lr, lr, #8
   81cbe:	3c10      	subs	r4, #16
   81cc0:	2c10      	cmp	r4, #16
   81cc2:	dd10      	ble.n	81ce6 <_vfiprintf_r+0x7a6>
   81cc4:	1c4b      	adds	r3, r1, #1
   81cc6:	3210      	adds	r2, #16
   81cc8:	2b07      	cmp	r3, #7
   81cca:	9211      	str	r2, [sp, #68]	; 0x44
   81ccc:	e88e 0060 	stmia.w	lr, {r5, r6}
   81cd0:	9310      	str	r3, [sp, #64]	; 0x40
   81cd2:	ddf0      	ble.n	81cb6 <_vfiprintf_r+0x776>
   81cd4:	2a00      	cmp	r2, #0
   81cd6:	d165      	bne.n	81da4 <_vfiprintf_r+0x864>
   81cd8:	3c10      	subs	r4, #16
   81cda:	2c10      	cmp	r4, #16
   81cdc:	f04f 0001 	mov.w	r0, #1
   81ce0:	4611      	mov	r1, r2
   81ce2:	46d6      	mov	lr, sl
   81ce4:	dcee      	bgt.n	81cc4 <_vfiprintf_r+0x784>
   81ce6:	46f1      	mov	r9, lr
   81ce8:	4422      	add	r2, r4
   81cea:	2807      	cmp	r0, #7
   81cec:	9211      	str	r2, [sp, #68]	; 0x44
   81cee:	f8c9 5000 	str.w	r5, [r9]
   81cf2:	f8c9 4004 	str.w	r4, [r9, #4]
   81cf6:	9010      	str	r0, [sp, #64]	; 0x40
   81cf8:	f300 8085 	bgt.w	81e06 <_vfiprintf_r+0x8c6>
   81cfc:	f109 0908 	add.w	r9, r9, #8
   81d00:	3001      	adds	r0, #1
   81d02:	9905      	ldr	r1, [sp, #20]
   81d04:	2807      	cmp	r0, #7
   81d06:	440a      	add	r2, r1
   81d08:	9211      	str	r2, [sp, #68]	; 0x44
   81d0a:	f8c9 b000 	str.w	fp, [r9]
   81d0e:	f8c9 1004 	str.w	r1, [r9, #4]
   81d12:	9010      	str	r0, [sp, #64]	; 0x40
   81d14:	f340 8082 	ble.w	81e1c <_vfiprintf_r+0x8dc>
   81d18:	2a00      	cmp	r2, #0
   81d1a:	f040 8118 	bne.w	81f4e <_vfiprintf_r+0xa0e>
   81d1e:	9b02      	ldr	r3, [sp, #8]
   81d20:	9210      	str	r2, [sp, #64]	; 0x40
   81d22:	0758      	lsls	r0, r3, #29
   81d24:	d535      	bpl.n	81d92 <_vfiprintf_r+0x852>
   81d26:	9b08      	ldr	r3, [sp, #32]
   81d28:	9901      	ldr	r1, [sp, #4]
   81d2a:	1a5c      	subs	r4, r3, r1
   81d2c:	2c00      	cmp	r4, #0
   81d2e:	f340 80e7 	ble.w	81f00 <_vfiprintf_r+0x9c0>
   81d32:	46d1      	mov	r9, sl
   81d34:	2c10      	cmp	r4, #16
   81d36:	f340 820d 	ble.w	82154 <_vfiprintf_r+0xc14>
   81d3a:	2510      	movs	r5, #16
   81d3c:	9910      	ldr	r1, [sp, #64]	; 0x40
   81d3e:	4e8f      	ldr	r6, [pc, #572]	; (81f7c <_vfiprintf_r+0xa3c>)
   81d40:	9f06      	ldr	r7, [sp, #24]
   81d42:	f8dd b010 	ldr.w	fp, [sp, #16]
   81d46:	e006      	b.n	81d56 <_vfiprintf_r+0x816>
   81d48:	1c88      	adds	r0, r1, #2
   81d4a:	4619      	mov	r1, r3
   81d4c:	f109 0908 	add.w	r9, r9, #8
   81d50:	3c10      	subs	r4, #16
   81d52:	2c10      	cmp	r4, #16
   81d54:	dd11      	ble.n	81d7a <_vfiprintf_r+0x83a>
   81d56:	1c4b      	adds	r3, r1, #1
   81d58:	3210      	adds	r2, #16
   81d5a:	2b07      	cmp	r3, #7
   81d5c:	9211      	str	r2, [sp, #68]	; 0x44
   81d5e:	f8c9 6000 	str.w	r6, [r9]
   81d62:	f8c9 5004 	str.w	r5, [r9, #4]
   81d66:	9310      	str	r3, [sp, #64]	; 0x40
   81d68:	ddee      	ble.n	81d48 <_vfiprintf_r+0x808>
   81d6a:	bb42      	cbnz	r2, 81dbe <_vfiprintf_r+0x87e>
   81d6c:	3c10      	subs	r4, #16
   81d6e:	2c10      	cmp	r4, #16
   81d70:	f04f 0001 	mov.w	r0, #1
   81d74:	4611      	mov	r1, r2
   81d76:	46d1      	mov	r9, sl
   81d78:	dced      	bgt.n	81d56 <_vfiprintf_r+0x816>
   81d7a:	4422      	add	r2, r4
   81d7c:	2807      	cmp	r0, #7
   81d7e:	9211      	str	r2, [sp, #68]	; 0x44
   81d80:	f8c9 6000 	str.w	r6, [r9]
   81d84:	f8c9 4004 	str.w	r4, [r9, #4]
   81d88:	9010      	str	r0, [sp, #64]	; 0x40
   81d8a:	dd51      	ble.n	81e30 <_vfiprintf_r+0x8f0>
   81d8c:	2a00      	cmp	r2, #0
   81d8e:	f040 819a 	bne.w	820c6 <_vfiprintf_r+0xb86>
   81d92:	9b03      	ldr	r3, [sp, #12]
   81d94:	9a08      	ldr	r2, [sp, #32]
   81d96:	9901      	ldr	r1, [sp, #4]
   81d98:	428a      	cmp	r2, r1
   81d9a:	bfac      	ite	ge
   81d9c:	189b      	addge	r3, r3, r2
   81d9e:	185b      	addlt	r3, r3, r1
   81da0:	9303      	str	r3, [sp, #12]
   81da2:	e04e      	b.n	81e42 <_vfiprintf_r+0x902>
   81da4:	aa0f      	add	r2, sp, #60	; 0x3c
   81da6:	4649      	mov	r1, r9
   81da8:	4638      	mov	r0, r7
   81daa:	f7ff fb89 	bl	814c0 <__sprint_r.part.0>
   81dae:	2800      	cmp	r0, #0
   81db0:	f040 813e 	bne.w	82030 <_vfiprintf_r+0xaf0>
   81db4:	9910      	ldr	r1, [sp, #64]	; 0x40
   81db6:	46d6      	mov	lr, sl
   81db8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81dba:	1c48      	adds	r0, r1, #1
   81dbc:	e77f      	b.n	81cbe <_vfiprintf_r+0x77e>
   81dbe:	aa0f      	add	r2, sp, #60	; 0x3c
   81dc0:	4659      	mov	r1, fp
   81dc2:	4638      	mov	r0, r7
   81dc4:	f7ff fb7c 	bl	814c0 <__sprint_r.part.0>
   81dc8:	b960      	cbnz	r0, 81de4 <_vfiprintf_r+0x8a4>
   81dca:	9910      	ldr	r1, [sp, #64]	; 0x40
   81dcc:	46d1      	mov	r9, sl
   81dce:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81dd0:	1c48      	adds	r0, r1, #1
   81dd2:	e7bd      	b.n	81d50 <_vfiprintf_r+0x810>
   81dd4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   81dd6:	f8dd b010 	ldr.w	fp, [sp, #16]
   81dda:	2b00      	cmp	r3, #0
   81ddc:	f040 81ca 	bne.w	82174 <_vfiprintf_r+0xc34>
   81de0:	2300      	movs	r3, #0
   81de2:	9310      	str	r3, [sp, #64]	; 0x40
   81de4:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81de8:	f013 0f01 	tst.w	r3, #1
   81dec:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81df0:	d102      	bne.n	81df8 <_vfiprintf_r+0x8b8>
   81df2:	059a      	lsls	r2, r3, #22
   81df4:	f140 80dd 	bpl.w	81fb2 <_vfiprintf_r+0xa72>
   81df8:	065b      	lsls	r3, r3, #25
   81dfa:	f53f acad 	bmi.w	81758 <_vfiprintf_r+0x218>
   81dfe:	9803      	ldr	r0, [sp, #12]
   81e00:	b02d      	add	sp, #180	; 0xb4
   81e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81e06:	2a00      	cmp	r2, #0
   81e08:	f040 8105 	bne.w	82016 <_vfiprintf_r+0xad6>
   81e0c:	2301      	movs	r3, #1
   81e0e:	46d1      	mov	r9, sl
   81e10:	9a05      	ldr	r2, [sp, #20]
   81e12:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   81e16:	921d      	str	r2, [sp, #116]	; 0x74
   81e18:	9211      	str	r2, [sp, #68]	; 0x44
   81e1a:	9310      	str	r3, [sp, #64]	; 0x40
   81e1c:	f109 0908 	add.w	r9, r9, #8
   81e20:	9b02      	ldr	r3, [sp, #8]
   81e22:	0759      	lsls	r1, r3, #29
   81e24:	d504      	bpl.n	81e30 <_vfiprintf_r+0x8f0>
   81e26:	9b08      	ldr	r3, [sp, #32]
   81e28:	9901      	ldr	r1, [sp, #4]
   81e2a:	1a5c      	subs	r4, r3, r1
   81e2c:	2c00      	cmp	r4, #0
   81e2e:	dc81      	bgt.n	81d34 <_vfiprintf_r+0x7f4>
   81e30:	9b03      	ldr	r3, [sp, #12]
   81e32:	9908      	ldr	r1, [sp, #32]
   81e34:	9801      	ldr	r0, [sp, #4]
   81e36:	4281      	cmp	r1, r0
   81e38:	bfac      	ite	ge
   81e3a:	185b      	addge	r3, r3, r1
   81e3c:	181b      	addlt	r3, r3, r0
   81e3e:	9303      	str	r3, [sp, #12]
   81e40:	bb72      	cbnz	r2, 81ea0 <_vfiprintf_r+0x960>
   81e42:	2300      	movs	r3, #0
   81e44:	46d1      	mov	r9, sl
   81e46:	9310      	str	r3, [sp, #64]	; 0x40
   81e48:	f7ff bbb7 	b.w	815ba <_vfiprintf_r+0x7a>
   81e4c:	aa0f      	add	r2, sp, #60	; 0x3c
   81e4e:	9904      	ldr	r1, [sp, #16]
   81e50:	4620      	mov	r0, r4
   81e52:	f7ff fb35 	bl	814c0 <__sprint_r.part.0>
   81e56:	bb50      	cbnz	r0, 81eae <_vfiprintf_r+0x96e>
   81e58:	9910      	ldr	r1, [sp, #64]	; 0x40
   81e5a:	46d4      	mov	ip, sl
   81e5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81e5e:	f101 0e01 	add.w	lr, r1, #1
   81e62:	e54a      	b.n	818fa <_vfiprintf_r+0x3ba>
   81e64:	2a00      	cmp	r2, #0
   81e66:	f47f aee5 	bne.w	81c34 <_vfiprintf_r+0x6f4>
   81e6a:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   81e6e:	2900      	cmp	r1, #0
   81e70:	f000 811a 	beq.w	820a8 <_vfiprintf_r+0xb68>
   81e74:	2201      	movs	r2, #1
   81e76:	46d1      	mov	r9, sl
   81e78:	4610      	mov	r0, r2
   81e7a:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   81e7e:	921d      	str	r2, [sp, #116]	; 0x74
   81e80:	911c      	str	r1, [sp, #112]	; 0x70
   81e82:	4601      	mov	r1, r0
   81e84:	f109 0908 	add.w	r9, r9, #8
   81e88:	3001      	adds	r0, #1
   81e8a:	e508      	b.n	8189e <_vfiprintf_r+0x35e>
   81e8c:	9b02      	ldr	r3, [sp, #8]
   81e8e:	2a01      	cmp	r2, #1
   81e90:	f000 8097 	beq.w	81fc2 <_vfiprintf_r+0xa82>
   81e94:	2a02      	cmp	r2, #2
   81e96:	d10d      	bne.n	81eb4 <_vfiprintf_r+0x974>
   81e98:	9302      	str	r3, [sp, #8]
   81e9a:	2600      	movs	r6, #0
   81e9c:	2700      	movs	r7, #0
   81e9e:	e5b2      	b.n	81a06 <_vfiprintf_r+0x4c6>
   81ea0:	aa0f      	add	r2, sp, #60	; 0x3c
   81ea2:	9904      	ldr	r1, [sp, #16]
   81ea4:	9806      	ldr	r0, [sp, #24]
   81ea6:	f7ff fb0b 	bl	814c0 <__sprint_r.part.0>
   81eaa:	2800      	cmp	r0, #0
   81eac:	d0c9      	beq.n	81e42 <_vfiprintf_r+0x902>
   81eae:	f8dd b010 	ldr.w	fp, [sp, #16]
   81eb2:	e797      	b.n	81de4 <_vfiprintf_r+0x8a4>
   81eb4:	2600      	movs	r6, #0
   81eb6:	2700      	movs	r7, #0
   81eb8:	9302      	str	r3, [sp, #8]
   81eba:	4651      	mov	r1, sl
   81ebc:	e000      	b.n	81ec0 <_vfiprintf_r+0x980>
   81ebe:	4659      	mov	r1, fp
   81ec0:	08f2      	lsrs	r2, r6, #3
   81ec2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   81ec6:	08f8      	lsrs	r0, r7, #3
   81ec8:	f006 0307 	and.w	r3, r6, #7
   81ecc:	4607      	mov	r7, r0
   81ece:	4616      	mov	r6, r2
   81ed0:	3330      	adds	r3, #48	; 0x30
   81ed2:	ea56 0207 	orrs.w	r2, r6, r7
   81ed6:	f801 3c01 	strb.w	r3, [r1, #-1]
   81eda:	f101 3bff 	add.w	fp, r1, #4294967295
   81ede:	d1ee      	bne.n	81ebe <_vfiprintf_r+0x97e>
   81ee0:	9a02      	ldr	r2, [sp, #8]
   81ee2:	07d6      	lsls	r6, r2, #31
   81ee4:	f57f ad9f 	bpl.w	81a26 <_vfiprintf_r+0x4e6>
   81ee8:	2b30      	cmp	r3, #48	; 0x30
   81eea:	f43f ad9c 	beq.w	81a26 <_vfiprintf_r+0x4e6>
   81eee:	2330      	movs	r3, #48	; 0x30
   81ef0:	3902      	subs	r1, #2
   81ef2:	f80b 3c01 	strb.w	r3, [fp, #-1]
   81ef6:	ebaa 0301 	sub.w	r3, sl, r1
   81efa:	9305      	str	r3, [sp, #20]
   81efc:	468b      	mov	fp, r1
   81efe:	e477      	b.n	817f0 <_vfiprintf_r+0x2b0>
   81f00:	9b03      	ldr	r3, [sp, #12]
   81f02:	9a08      	ldr	r2, [sp, #32]
   81f04:	428a      	cmp	r2, r1
   81f06:	bfac      	ite	ge
   81f08:	189b      	addge	r3, r3, r2
   81f0a:	185b      	addlt	r3, r3, r1
   81f0c:	9303      	str	r3, [sp, #12]
   81f0e:	e798      	b.n	81e42 <_vfiprintf_r+0x902>
   81f10:	2202      	movs	r2, #2
   81f12:	e44e      	b.n	817b2 <_vfiprintf_r+0x272>
   81f14:	2f00      	cmp	r7, #0
   81f16:	bf08      	it	eq
   81f18:	2e0a      	cmpeq	r6, #10
   81f1a:	d351      	bcc.n	81fc0 <_vfiprintf_r+0xa80>
   81f1c:	46d3      	mov	fp, sl
   81f1e:	4630      	mov	r0, r6
   81f20:	4639      	mov	r1, r7
   81f22:	220a      	movs	r2, #10
   81f24:	2300      	movs	r3, #0
   81f26:	f001 fe85 	bl	83c34 <__aeabi_uldivmod>
   81f2a:	3230      	adds	r2, #48	; 0x30
   81f2c:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   81f30:	4630      	mov	r0, r6
   81f32:	4639      	mov	r1, r7
   81f34:	2300      	movs	r3, #0
   81f36:	220a      	movs	r2, #10
   81f38:	f001 fe7c 	bl	83c34 <__aeabi_uldivmod>
   81f3c:	4606      	mov	r6, r0
   81f3e:	460f      	mov	r7, r1
   81f40:	ea56 0307 	orrs.w	r3, r6, r7
   81f44:	d1eb      	bne.n	81f1e <_vfiprintf_r+0x9de>
   81f46:	e56e      	b.n	81a26 <_vfiprintf_r+0x4e6>
   81f48:	9405      	str	r4, [sp, #20]
   81f4a:	46d3      	mov	fp, sl
   81f4c:	e450      	b.n	817f0 <_vfiprintf_r+0x2b0>
   81f4e:	aa0f      	add	r2, sp, #60	; 0x3c
   81f50:	9904      	ldr	r1, [sp, #16]
   81f52:	9806      	ldr	r0, [sp, #24]
   81f54:	f7ff fab4 	bl	814c0 <__sprint_r.part.0>
   81f58:	2800      	cmp	r0, #0
   81f5a:	d1a8      	bne.n	81eae <_vfiprintf_r+0x96e>
   81f5c:	46d1      	mov	r9, sl
   81f5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81f60:	e75e      	b.n	81e20 <_vfiprintf_r+0x8e0>
   81f62:	aa0f      	add	r2, sp, #60	; 0x3c
   81f64:	9904      	ldr	r1, [sp, #16]
   81f66:	9806      	ldr	r0, [sp, #24]
   81f68:	f7ff faaa 	bl	814c0 <__sprint_r.part.0>
   81f6c:	2800      	cmp	r0, #0
   81f6e:	d19e      	bne.n	81eae <_vfiprintf_r+0x96e>
   81f70:	46d1      	mov	r9, sl
   81f72:	f7ff bbbb 	b.w	816ec <_vfiprintf_r+0x1ac>
   81f76:	bf00      	nop
   81f78:	00083fc4 	.word	0x00083fc4
   81f7c:	00083fb4 	.word	0x00083fb4
   81f80:	3104      	adds	r1, #4
   81f82:	6816      	ldr	r6, [r2, #0]
   81f84:	2700      	movs	r7, #0
   81f86:	2201      	movs	r2, #1
   81f88:	9107      	str	r1, [sp, #28]
   81f8a:	e412      	b.n	817b2 <_vfiprintf_r+0x272>
   81f8c:	9807      	ldr	r0, [sp, #28]
   81f8e:	2700      	movs	r7, #0
   81f90:	4601      	mov	r1, r0
   81f92:	3104      	adds	r1, #4
   81f94:	6806      	ldr	r6, [r0, #0]
   81f96:	9107      	str	r1, [sp, #28]
   81f98:	e40b      	b.n	817b2 <_vfiprintf_r+0x272>
   81f9a:	680e      	ldr	r6, [r1, #0]
   81f9c:	3104      	adds	r1, #4
   81f9e:	9107      	str	r1, [sp, #28]
   81fa0:	2700      	movs	r7, #0
   81fa2:	e592      	b.n	81aca <_vfiprintf_r+0x58a>
   81fa4:	6816      	ldr	r6, [r2, #0]
   81fa6:	3204      	adds	r2, #4
   81fa8:	17f7      	asrs	r7, r6, #31
   81faa:	9207      	str	r2, [sp, #28]
   81fac:	4630      	mov	r0, r6
   81fae:	4639      	mov	r1, r7
   81fb0:	e512      	b.n	819d8 <_vfiprintf_r+0x498>
   81fb2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81fb6:	f000 fe75 	bl	82ca4 <__retarget_lock_release_recursive>
   81fba:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81fbe:	e71b      	b.n	81df8 <_vfiprintf_r+0x8b8>
   81fc0:	9b02      	ldr	r3, [sp, #8]
   81fc2:	9302      	str	r3, [sp, #8]
   81fc4:	2301      	movs	r3, #1
   81fc6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   81fca:	3630      	adds	r6, #48	; 0x30
   81fcc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   81fd0:	9305      	str	r3, [sp, #20]
   81fd2:	e40d      	b.n	817f0 <_vfiprintf_r+0x2b0>
   81fd4:	aa0f      	add	r2, sp, #60	; 0x3c
   81fd6:	9904      	ldr	r1, [sp, #16]
   81fd8:	9806      	ldr	r0, [sp, #24]
   81fda:	f7ff fa71 	bl	814c0 <__sprint_r.part.0>
   81fde:	2800      	cmp	r0, #0
   81fe0:	f47f af65 	bne.w	81eae <_vfiprintf_r+0x96e>
   81fe4:	9910      	ldr	r1, [sp, #64]	; 0x40
   81fe6:	46d1      	mov	r9, sl
   81fe8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81fea:	1c48      	adds	r0, r1, #1
   81fec:	e457      	b.n	8189e <_vfiprintf_r+0x35e>
   81fee:	aa0f      	add	r2, sp, #60	; 0x3c
   81ff0:	9904      	ldr	r1, [sp, #16]
   81ff2:	9806      	ldr	r0, [sp, #24]
   81ff4:	f7ff fa64 	bl	814c0 <__sprint_r.part.0>
   81ff8:	2800      	cmp	r0, #0
   81ffa:	f47f af58 	bne.w	81eae <_vfiprintf_r+0x96e>
   81ffe:	9910      	ldr	r1, [sp, #64]	; 0x40
   82000:	46d1      	mov	r9, sl
   82002:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82004:	1c48      	adds	r0, r1, #1
   82006:	e644      	b.n	81c92 <_vfiprintf_r+0x752>
   82008:	2a00      	cmp	r2, #0
   8200a:	f040 8087 	bne.w	8211c <_vfiprintf_r+0xbdc>
   8200e:	2001      	movs	r0, #1
   82010:	4611      	mov	r1, r2
   82012:	46d1      	mov	r9, sl
   82014:	e641      	b.n	81c9a <_vfiprintf_r+0x75a>
   82016:	aa0f      	add	r2, sp, #60	; 0x3c
   82018:	9904      	ldr	r1, [sp, #16]
   8201a:	9806      	ldr	r0, [sp, #24]
   8201c:	f7ff fa50 	bl	814c0 <__sprint_r.part.0>
   82020:	2800      	cmp	r0, #0
   82022:	f47f af44 	bne.w	81eae <_vfiprintf_r+0x96e>
   82026:	9810      	ldr	r0, [sp, #64]	; 0x40
   82028:	46d1      	mov	r9, sl
   8202a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8202c:	3001      	adds	r0, #1
   8202e:	e668      	b.n	81d02 <_vfiprintf_r+0x7c2>
   82030:	46cb      	mov	fp, r9
   82032:	e6d7      	b.n	81de4 <_vfiprintf_r+0x8a4>
   82034:	9d07      	ldr	r5, [sp, #28]
   82036:	3507      	adds	r5, #7
   82038:	f025 0507 	bic.w	r5, r5, #7
   8203c:	f105 0208 	add.w	r2, r5, #8
   82040:	e9d5 0100 	ldrd	r0, r1, [r5]
   82044:	9207      	str	r2, [sp, #28]
   82046:	4606      	mov	r6, r0
   82048:	460f      	mov	r7, r1
   8204a:	e4c5      	b.n	819d8 <_vfiprintf_r+0x498>
   8204c:	9d07      	ldr	r5, [sp, #28]
   8204e:	3507      	adds	r5, #7
   82050:	f025 0207 	bic.w	r2, r5, #7
   82054:	f102 0108 	add.w	r1, r2, #8
   82058:	e9d2 6700 	ldrd	r6, r7, [r2]
   8205c:	9107      	str	r1, [sp, #28]
   8205e:	2201      	movs	r2, #1
   82060:	f7ff bba7 	b.w	817b2 <_vfiprintf_r+0x272>
   82064:	9d07      	ldr	r5, [sp, #28]
   82066:	3507      	adds	r5, #7
   82068:	f025 0207 	bic.w	r2, r5, #7
   8206c:	f102 0108 	add.w	r1, r2, #8
   82070:	e9d2 6700 	ldrd	r6, r7, [r2]
   82074:	9107      	str	r1, [sp, #28]
   82076:	2200      	movs	r2, #0
   82078:	f7ff bb9b 	b.w	817b2 <_vfiprintf_r+0x272>
   8207c:	9d07      	ldr	r5, [sp, #28]
   8207e:	3507      	adds	r5, #7
   82080:	f025 0107 	bic.w	r1, r5, #7
   82084:	f101 0008 	add.w	r0, r1, #8
   82088:	9007      	str	r0, [sp, #28]
   8208a:	e9d1 6700 	ldrd	r6, r7, [r1]
   8208e:	e51c      	b.n	81aca <_vfiprintf_r+0x58a>
   82090:	46d3      	mov	fp, sl
   82092:	f7ff bbad 	b.w	817f0 <_vfiprintf_r+0x2b0>
   82096:	252d      	movs	r5, #45	; 0x2d
   82098:	4276      	negs	r6, r6
   8209a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   8209e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   820a2:	2201      	movs	r2, #1
   820a4:	f7ff bb8a 	b.w	817bc <_vfiprintf_r+0x27c>
   820a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   820aa:	b9b3      	cbnz	r3, 820da <_vfiprintf_r+0xb9a>
   820ac:	4611      	mov	r1, r2
   820ae:	2001      	movs	r0, #1
   820b0:	46d1      	mov	r9, sl
   820b2:	e5f2      	b.n	81c9a <_vfiprintf_r+0x75a>
   820b4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   820b8:	f000 fdf4 	bl	82ca4 <__retarget_lock_release_recursive>
   820bc:	f04f 33ff 	mov.w	r3, #4294967295
   820c0:	9303      	str	r3, [sp, #12]
   820c2:	f7ff bb4c 	b.w	8175e <_vfiprintf_r+0x21e>
   820c6:	aa0f      	add	r2, sp, #60	; 0x3c
   820c8:	9904      	ldr	r1, [sp, #16]
   820ca:	9806      	ldr	r0, [sp, #24]
   820cc:	f7ff f9f8 	bl	814c0 <__sprint_r.part.0>
   820d0:	2800      	cmp	r0, #0
   820d2:	f47f aeec 	bne.w	81eae <_vfiprintf_r+0x96e>
   820d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   820d8:	e6aa      	b.n	81e30 <_vfiprintf_r+0x8f0>
   820da:	2202      	movs	r2, #2
   820dc:	ab0e      	add	r3, sp, #56	; 0x38
   820de:	921d      	str	r2, [sp, #116]	; 0x74
   820e0:	931c      	str	r3, [sp, #112]	; 0x70
   820e2:	2001      	movs	r0, #1
   820e4:	46d1      	mov	r9, sl
   820e6:	e5d0      	b.n	81c8a <_vfiprintf_r+0x74a>
   820e8:	4d34      	ldr	r5, [pc, #208]	; (821bc <_vfiprintf_r+0xc7c>)
   820ea:	e5fd      	b.n	81ce8 <_vfiprintf_r+0x7a8>
   820ec:	9a07      	ldr	r2, [sp, #28]
   820ee:	4613      	mov	r3, r2
   820f0:	3304      	adds	r3, #4
   820f2:	9307      	str	r3, [sp, #28]
   820f4:	9b03      	ldr	r3, [sp, #12]
   820f6:	6811      	ldr	r1, [r2, #0]
   820f8:	17dd      	asrs	r5, r3, #31
   820fa:	461a      	mov	r2, r3
   820fc:	462b      	mov	r3, r5
   820fe:	e9c1 2300 	strd	r2, r3, [r1]
   82102:	f7ff ba5a 	b.w	815ba <_vfiprintf_r+0x7a>
   82106:	4658      	mov	r0, fp
   82108:	9507      	str	r5, [sp, #28]
   8210a:	9302      	str	r3, [sp, #8]
   8210c:	f7ff f9aa 	bl	81464 <strlen>
   82110:	2400      	movs	r4, #0
   82112:	9005      	str	r0, [sp, #20]
   82114:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82118:	f7ff bb6a 	b.w	817f0 <_vfiprintf_r+0x2b0>
   8211c:	aa0f      	add	r2, sp, #60	; 0x3c
   8211e:	9904      	ldr	r1, [sp, #16]
   82120:	9806      	ldr	r0, [sp, #24]
   82122:	f7ff f9cd 	bl	814c0 <__sprint_r.part.0>
   82126:	2800      	cmp	r0, #0
   82128:	f47f aec1 	bne.w	81eae <_vfiprintf_r+0x96e>
   8212c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8212e:	46d1      	mov	r9, sl
   82130:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82132:	1c48      	adds	r0, r1, #1
   82134:	e5b1      	b.n	81c9a <_vfiprintf_r+0x75a>
   82136:	9910      	ldr	r1, [sp, #64]	; 0x40
   82138:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8213a:	3101      	adds	r1, #1
   8213c:	4e20      	ldr	r6, [pc, #128]	; (821c0 <_vfiprintf_r+0xc80>)
   8213e:	f7ff bb9c 	b.w	8187a <_vfiprintf_r+0x33a>
   82142:	2c06      	cmp	r4, #6
   82144:	bf28      	it	cs
   82146:	2406      	movcs	r4, #6
   82148:	9507      	str	r5, [sp, #28]
   8214a:	9405      	str	r4, [sp, #20]
   8214c:	9401      	str	r4, [sp, #4]
   8214e:	f8df b074 	ldr.w	fp, [pc, #116]	; 821c4 <_vfiprintf_r+0xc84>
   82152:	e4e3      	b.n	81b1c <_vfiprintf_r+0x5dc>
   82154:	9810      	ldr	r0, [sp, #64]	; 0x40
   82156:	4e1a      	ldr	r6, [pc, #104]	; (821c0 <_vfiprintf_r+0xc80>)
   82158:	3001      	adds	r0, #1
   8215a:	e60e      	b.n	81d7a <_vfiprintf_r+0x83a>
   8215c:	4686      	mov	lr, r0
   8215e:	4d17      	ldr	r5, [pc, #92]	; (821bc <_vfiprintf_r+0xc7c>)
   82160:	f7ff bbe2 	b.w	81928 <_vfiprintf_r+0x3e8>
   82164:	9405      	str	r4, [sp, #20]
   82166:	9507      	str	r5, [sp, #28]
   82168:	9302      	str	r3, [sp, #8]
   8216a:	4604      	mov	r4, r0
   8216c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82170:	f7ff bb3e 	b.w	817f0 <_vfiprintf_r+0x2b0>
   82174:	9806      	ldr	r0, [sp, #24]
   82176:	aa0f      	add	r2, sp, #60	; 0x3c
   82178:	4659      	mov	r1, fp
   8217a:	f7ff f9a1 	bl	814c0 <__sprint_r.part.0>
   8217e:	2800      	cmp	r0, #0
   82180:	f43f ae2e 	beq.w	81de0 <_vfiprintf_r+0x8a0>
   82184:	e62e      	b.n	81de4 <_vfiprintf_r+0x8a4>
   82186:	9907      	ldr	r1, [sp, #28]
   82188:	f898 2001 	ldrb.w	r2, [r8, #1]
   8218c:	680c      	ldr	r4, [r1, #0]
   8218e:	3104      	adds	r1, #4
   82190:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   82194:	46b8      	mov	r8, r7
   82196:	9107      	str	r1, [sp, #28]
   82198:	f7ff ba44 	b.w	81624 <_vfiprintf_r+0xe4>
   8219c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   821a0:	e4a7      	b.n	81af2 <_vfiprintf_r+0x5b2>
   821a2:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   821a6:	e521      	b.n	81bec <_vfiprintf_r+0x6ac>
   821a8:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   821ac:	e47c      	b.n	81aa8 <_vfiprintf_r+0x568>
   821ae:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   821b2:	e43f      	b.n	81a34 <_vfiprintf_r+0x4f4>
   821b4:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   821b8:	f7ff bbfa 	b.w	819b0 <_vfiprintf_r+0x470>
   821bc:	00083fc4 	.word	0x00083fc4
   821c0:	00083fb4 	.word	0x00083fb4
   821c4:	00083fac 	.word	0x00083fac

000821c8 <__sbprintf>:
   821c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   821cc:	460c      	mov	r4, r1
   821ce:	f04f 0e00 	mov.w	lr, #0
   821d2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   821d6:	4606      	mov	r6, r0
   821d8:	4617      	mov	r7, r2
   821da:	4698      	mov	r8, r3
   821dc:	6e62      	ldr	r2, [r4, #100]	; 0x64
   821de:	89e3      	ldrh	r3, [r4, #14]
   821e0:	8989      	ldrh	r1, [r1, #12]
   821e2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   821e6:	f021 0102 	bic.w	r1, r1, #2
   821ea:	9219      	str	r2, [sp, #100]	; 0x64
   821ec:	f8ad 300e 	strh.w	r3, [sp, #14]
   821f0:	69e2      	ldr	r2, [r4, #28]
   821f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   821f4:	f8ad 100c 	strh.w	r1, [sp, #12]
   821f8:	a816      	add	r0, sp, #88	; 0x58
   821fa:	a91a      	add	r1, sp, #104	; 0x68
   821fc:	f8cd e018 	str.w	lr, [sp, #24]
   82200:	9207      	str	r2, [sp, #28]
   82202:	9309      	str	r3, [sp, #36]	; 0x24
   82204:	9100      	str	r1, [sp, #0]
   82206:	9104      	str	r1, [sp, #16]
   82208:	9502      	str	r5, [sp, #8]
   8220a:	9505      	str	r5, [sp, #20]
   8220c:	f000 fd44 	bl	82c98 <__retarget_lock_init_recursive>
   82210:	4643      	mov	r3, r8
   82212:	463a      	mov	r2, r7
   82214:	4669      	mov	r1, sp
   82216:	4630      	mov	r0, r6
   82218:	f7ff f992 	bl	81540 <_vfiprintf_r>
   8221c:	1e05      	subs	r5, r0, #0
   8221e:	db07      	blt.n	82230 <__sbprintf+0x68>
   82220:	4630      	mov	r0, r6
   82222:	4669      	mov	r1, sp
   82224:	f000 f924 	bl	82470 <_fflush_r>
   82228:	2800      	cmp	r0, #0
   8222a:	bf18      	it	ne
   8222c:	f04f 35ff 	movne.w	r5, #4294967295
   82230:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82234:	065b      	lsls	r3, r3, #25
   82236:	d503      	bpl.n	82240 <__sbprintf+0x78>
   82238:	89a3      	ldrh	r3, [r4, #12]
   8223a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8223e:	81a3      	strh	r3, [r4, #12]
   82240:	9816      	ldr	r0, [sp, #88]	; 0x58
   82242:	f000 fd2b 	bl	82c9c <__retarget_lock_close_recursive>
   82246:	4628      	mov	r0, r5
   82248:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   8224c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082250 <__swsetup_r>:
   82250:	b538      	push	{r3, r4, r5, lr}
   82252:	4b30      	ldr	r3, [pc, #192]	; (82314 <__swsetup_r+0xc4>)
   82254:	4605      	mov	r5, r0
   82256:	6818      	ldr	r0, [r3, #0]
   82258:	460c      	mov	r4, r1
   8225a:	b110      	cbz	r0, 82262 <__swsetup_r+0x12>
   8225c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8225e:	2b00      	cmp	r3, #0
   82260:	d038      	beq.n	822d4 <__swsetup_r+0x84>
   82262:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82266:	b293      	uxth	r3, r2
   82268:	0718      	lsls	r0, r3, #28
   8226a:	d50c      	bpl.n	82286 <__swsetup_r+0x36>
   8226c:	6920      	ldr	r0, [r4, #16]
   8226e:	b1a8      	cbz	r0, 8229c <__swsetup_r+0x4c>
   82270:	f013 0201 	ands.w	r2, r3, #1
   82274:	d01e      	beq.n	822b4 <__swsetup_r+0x64>
   82276:	2200      	movs	r2, #0
   82278:	6963      	ldr	r3, [r4, #20]
   8227a:	60a2      	str	r2, [r4, #8]
   8227c:	425b      	negs	r3, r3
   8227e:	61a3      	str	r3, [r4, #24]
   82280:	b1f0      	cbz	r0, 822c0 <__swsetup_r+0x70>
   82282:	2000      	movs	r0, #0
   82284:	bd38      	pop	{r3, r4, r5, pc}
   82286:	06d9      	lsls	r1, r3, #27
   82288:	d53b      	bpl.n	82302 <__swsetup_r+0xb2>
   8228a:	0758      	lsls	r0, r3, #29
   8228c:	d425      	bmi.n	822da <__swsetup_r+0x8a>
   8228e:	6920      	ldr	r0, [r4, #16]
   82290:	f042 0308 	orr.w	r3, r2, #8
   82294:	81a3      	strh	r3, [r4, #12]
   82296:	b29b      	uxth	r3, r3
   82298:	2800      	cmp	r0, #0
   8229a:	d1e9      	bne.n	82270 <__swsetup_r+0x20>
   8229c:	f403 7220 	and.w	r2, r3, #640	; 0x280
   822a0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   822a4:	d0e4      	beq.n	82270 <__swsetup_r+0x20>
   822a6:	4628      	mov	r0, r5
   822a8:	4621      	mov	r1, r4
   822aa:	f000 fd2b 	bl	82d04 <__smakebuf_r>
   822ae:	89a3      	ldrh	r3, [r4, #12]
   822b0:	6920      	ldr	r0, [r4, #16]
   822b2:	e7dd      	b.n	82270 <__swsetup_r+0x20>
   822b4:	0799      	lsls	r1, r3, #30
   822b6:	bf58      	it	pl
   822b8:	6962      	ldrpl	r2, [r4, #20]
   822ba:	60a2      	str	r2, [r4, #8]
   822bc:	2800      	cmp	r0, #0
   822be:	d1e0      	bne.n	82282 <__swsetup_r+0x32>
   822c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   822c4:	061a      	lsls	r2, r3, #24
   822c6:	d5dd      	bpl.n	82284 <__swsetup_r+0x34>
   822c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   822cc:	81a3      	strh	r3, [r4, #12]
   822ce:	f04f 30ff 	mov.w	r0, #4294967295
   822d2:	bd38      	pop	{r3, r4, r5, pc}
   822d4:	f000 f924 	bl	82520 <__sinit>
   822d8:	e7c3      	b.n	82262 <__swsetup_r+0x12>
   822da:	6b21      	ldr	r1, [r4, #48]	; 0x30
   822dc:	b151      	cbz	r1, 822f4 <__swsetup_r+0xa4>
   822de:	f104 0340 	add.w	r3, r4, #64	; 0x40
   822e2:	4299      	cmp	r1, r3
   822e4:	d004      	beq.n	822f0 <__swsetup_r+0xa0>
   822e6:	4628      	mov	r0, r5
   822e8:	f000 fa40 	bl	8276c <_free_r>
   822ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   822f0:	2300      	movs	r3, #0
   822f2:	6323      	str	r3, [r4, #48]	; 0x30
   822f4:	2300      	movs	r3, #0
   822f6:	6920      	ldr	r0, [r4, #16]
   822f8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   822fc:	e884 0009 	stmia.w	r4, {r0, r3}
   82300:	e7c6      	b.n	82290 <__swsetup_r+0x40>
   82302:	2309      	movs	r3, #9
   82304:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   82308:	602b      	str	r3, [r5, #0]
   8230a:	f04f 30ff 	mov.w	r0, #4294967295
   8230e:	81a2      	strh	r2, [r4, #12]
   82310:	bd38      	pop	{r3, r4, r5, pc}
   82312:	bf00      	nop
   82314:	20070138 	.word	0x20070138

00082318 <register_fini>:
   82318:	4b02      	ldr	r3, [pc, #8]	; (82324 <register_fini+0xc>)
   8231a:	b113      	cbz	r3, 82322 <register_fini+0xa>
   8231c:	4802      	ldr	r0, [pc, #8]	; (82328 <register_fini+0x10>)
   8231e:	f000 b805 	b.w	8232c <atexit>
   82322:	4770      	bx	lr
   82324:	00000000 	.word	0x00000000
   82328:	00082599 	.word	0x00082599

0008232c <atexit>:
   8232c:	2300      	movs	r3, #0
   8232e:	4601      	mov	r1, r0
   82330:	461a      	mov	r2, r3
   82332:	4618      	mov	r0, r3
   82334:	f001 bb56 	b.w	839e4 <__register_exitproc>

00082338 <__sflush_r>:
   82338:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   8233c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82340:	b29a      	uxth	r2, r3
   82342:	460d      	mov	r5, r1
   82344:	0711      	lsls	r1, r2, #28
   82346:	4680      	mov	r8, r0
   82348:	d43a      	bmi.n	823c0 <__sflush_r+0x88>
   8234a:	686a      	ldr	r2, [r5, #4]
   8234c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82350:	2a00      	cmp	r2, #0
   82352:	81ab      	strh	r3, [r5, #12]
   82354:	dd70      	ble.n	82438 <__sflush_r+0x100>
   82356:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82358:	2c00      	cmp	r4, #0
   8235a:	d04a      	beq.n	823f2 <__sflush_r+0xba>
   8235c:	2200      	movs	r2, #0
   8235e:	b29b      	uxth	r3, r3
   82360:	f8d8 6000 	ldr.w	r6, [r8]
   82364:	f8c8 2000 	str.w	r2, [r8]
   82368:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   8236c:	d068      	beq.n	82440 <__sflush_r+0x108>
   8236e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82370:	075f      	lsls	r7, r3, #29
   82372:	d505      	bpl.n	82380 <__sflush_r+0x48>
   82374:	6869      	ldr	r1, [r5, #4]
   82376:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82378:	1a52      	subs	r2, r2, r1
   8237a:	b10b      	cbz	r3, 82380 <__sflush_r+0x48>
   8237c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8237e:	1ad2      	subs	r2, r2, r3
   82380:	2300      	movs	r3, #0
   82382:	69e9      	ldr	r1, [r5, #28]
   82384:	4640      	mov	r0, r8
   82386:	47a0      	blx	r4
   82388:	1c44      	adds	r4, r0, #1
   8238a:	d03d      	beq.n	82408 <__sflush_r+0xd0>
   8238c:	2100      	movs	r1, #0
   8238e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82392:	692a      	ldr	r2, [r5, #16]
   82394:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82398:	81ab      	strh	r3, [r5, #12]
   8239a:	04db      	lsls	r3, r3, #19
   8239c:	6069      	str	r1, [r5, #4]
   8239e:	602a      	str	r2, [r5, #0]
   823a0:	d448      	bmi.n	82434 <__sflush_r+0xfc>
   823a2:	6b29      	ldr	r1, [r5, #48]	; 0x30
   823a4:	f8c8 6000 	str.w	r6, [r8]
   823a8:	b319      	cbz	r1, 823f2 <__sflush_r+0xba>
   823aa:	f105 0340 	add.w	r3, r5, #64	; 0x40
   823ae:	4299      	cmp	r1, r3
   823b0:	d002      	beq.n	823b8 <__sflush_r+0x80>
   823b2:	4640      	mov	r0, r8
   823b4:	f000 f9da 	bl	8276c <_free_r>
   823b8:	2000      	movs	r0, #0
   823ba:	6328      	str	r0, [r5, #48]	; 0x30
   823bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   823c0:	692e      	ldr	r6, [r5, #16]
   823c2:	b1b6      	cbz	r6, 823f2 <__sflush_r+0xba>
   823c4:	0791      	lsls	r1, r2, #30
   823c6:	bf18      	it	ne
   823c8:	2300      	movne	r3, #0
   823ca:	682c      	ldr	r4, [r5, #0]
   823cc:	bf08      	it	eq
   823ce:	696b      	ldreq	r3, [r5, #20]
   823d0:	602e      	str	r6, [r5, #0]
   823d2:	1ba4      	subs	r4, r4, r6
   823d4:	60ab      	str	r3, [r5, #8]
   823d6:	e00a      	b.n	823ee <__sflush_r+0xb6>
   823d8:	4623      	mov	r3, r4
   823da:	4632      	mov	r2, r6
   823dc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   823de:	69e9      	ldr	r1, [r5, #28]
   823e0:	4640      	mov	r0, r8
   823e2:	47b8      	blx	r7
   823e4:	2800      	cmp	r0, #0
   823e6:	eba4 0400 	sub.w	r4, r4, r0
   823ea:	4406      	add	r6, r0
   823ec:	dd04      	ble.n	823f8 <__sflush_r+0xc0>
   823ee:	2c00      	cmp	r4, #0
   823f0:	dcf2      	bgt.n	823d8 <__sflush_r+0xa0>
   823f2:	2000      	movs	r0, #0
   823f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   823f8:	89ab      	ldrh	r3, [r5, #12]
   823fa:	f04f 30ff 	mov.w	r0, #4294967295
   823fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82402:	81ab      	strh	r3, [r5, #12]
   82404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82408:	f8d8 4000 	ldr.w	r4, [r8]
   8240c:	2c1d      	cmp	r4, #29
   8240e:	d8f3      	bhi.n	823f8 <__sflush_r+0xc0>
   82410:	4b16      	ldr	r3, [pc, #88]	; (8246c <__sflush_r+0x134>)
   82412:	40e3      	lsrs	r3, r4
   82414:	43db      	mvns	r3, r3
   82416:	f013 0301 	ands.w	r3, r3, #1
   8241a:	d1ed      	bne.n	823f8 <__sflush_r+0xc0>
   8241c:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   82420:	6929      	ldr	r1, [r5, #16]
   82422:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82426:	81aa      	strh	r2, [r5, #12]
   82428:	04d2      	lsls	r2, r2, #19
   8242a:	606b      	str	r3, [r5, #4]
   8242c:	6029      	str	r1, [r5, #0]
   8242e:	d5b8      	bpl.n	823a2 <__sflush_r+0x6a>
   82430:	2c00      	cmp	r4, #0
   82432:	d1b6      	bne.n	823a2 <__sflush_r+0x6a>
   82434:	6528      	str	r0, [r5, #80]	; 0x50
   82436:	e7b4      	b.n	823a2 <__sflush_r+0x6a>
   82438:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8243a:	2a00      	cmp	r2, #0
   8243c:	dc8b      	bgt.n	82356 <__sflush_r+0x1e>
   8243e:	e7d8      	b.n	823f2 <__sflush_r+0xba>
   82440:	2301      	movs	r3, #1
   82442:	69e9      	ldr	r1, [r5, #28]
   82444:	4640      	mov	r0, r8
   82446:	47a0      	blx	r4
   82448:	1c43      	adds	r3, r0, #1
   8244a:	4602      	mov	r2, r0
   8244c:	d002      	beq.n	82454 <__sflush_r+0x11c>
   8244e:	89ab      	ldrh	r3, [r5, #12]
   82450:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82452:	e78d      	b.n	82370 <__sflush_r+0x38>
   82454:	f8d8 3000 	ldr.w	r3, [r8]
   82458:	2b00      	cmp	r3, #0
   8245a:	d0f8      	beq.n	8244e <__sflush_r+0x116>
   8245c:	2b1d      	cmp	r3, #29
   8245e:	d001      	beq.n	82464 <__sflush_r+0x12c>
   82460:	2b16      	cmp	r3, #22
   82462:	d1c9      	bne.n	823f8 <__sflush_r+0xc0>
   82464:	f8c8 6000 	str.w	r6, [r8]
   82468:	e7c3      	b.n	823f2 <__sflush_r+0xba>
   8246a:	bf00      	nop
   8246c:	20400001 	.word	0x20400001

00082470 <_fflush_r>:
   82470:	b538      	push	{r3, r4, r5, lr}
   82472:	460d      	mov	r5, r1
   82474:	4604      	mov	r4, r0
   82476:	b108      	cbz	r0, 8247c <_fflush_r+0xc>
   82478:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8247a:	b1bb      	cbz	r3, 824ac <_fflush_r+0x3c>
   8247c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82480:	b188      	cbz	r0, 824a6 <_fflush_r+0x36>
   82482:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82484:	07db      	lsls	r3, r3, #31
   82486:	d401      	bmi.n	8248c <_fflush_r+0x1c>
   82488:	0581      	lsls	r1, r0, #22
   8248a:	d517      	bpl.n	824bc <_fflush_r+0x4c>
   8248c:	4620      	mov	r0, r4
   8248e:	4629      	mov	r1, r5
   82490:	f7ff ff52 	bl	82338 <__sflush_r>
   82494:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82496:	4604      	mov	r4, r0
   82498:	07da      	lsls	r2, r3, #31
   8249a:	d402      	bmi.n	824a2 <_fflush_r+0x32>
   8249c:	89ab      	ldrh	r3, [r5, #12]
   8249e:	059b      	lsls	r3, r3, #22
   824a0:	d507      	bpl.n	824b2 <_fflush_r+0x42>
   824a2:	4620      	mov	r0, r4
   824a4:	bd38      	pop	{r3, r4, r5, pc}
   824a6:	4604      	mov	r4, r0
   824a8:	4620      	mov	r0, r4
   824aa:	bd38      	pop	{r3, r4, r5, pc}
   824ac:	f000 f838 	bl	82520 <__sinit>
   824b0:	e7e4      	b.n	8247c <_fflush_r+0xc>
   824b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
   824b4:	f000 fbf6 	bl	82ca4 <__retarget_lock_release_recursive>
   824b8:	4620      	mov	r0, r4
   824ba:	bd38      	pop	{r3, r4, r5, pc}
   824bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
   824be:	f000 fbef 	bl	82ca0 <__retarget_lock_acquire_recursive>
   824c2:	e7e3      	b.n	8248c <_fflush_r+0x1c>

000824c4 <_cleanup_r>:
   824c4:	4901      	ldr	r1, [pc, #4]	; (824cc <_cleanup_r+0x8>)
   824c6:	f000 bbb1 	b.w	82c2c <_fwalk_reent>
   824ca:	bf00      	nop
   824cc:	00083acd 	.word	0x00083acd

000824d0 <std.isra.0>:
   824d0:	2300      	movs	r3, #0
   824d2:	b510      	push	{r4, lr}
   824d4:	4604      	mov	r4, r0
   824d6:	8181      	strh	r1, [r0, #12]
   824d8:	81c2      	strh	r2, [r0, #14]
   824da:	6003      	str	r3, [r0, #0]
   824dc:	6043      	str	r3, [r0, #4]
   824de:	6083      	str	r3, [r0, #8]
   824e0:	6643      	str	r3, [r0, #100]	; 0x64
   824e2:	6103      	str	r3, [r0, #16]
   824e4:	6143      	str	r3, [r0, #20]
   824e6:	6183      	str	r3, [r0, #24]
   824e8:	4619      	mov	r1, r3
   824ea:	2208      	movs	r2, #8
   824ec:	305c      	adds	r0, #92	; 0x5c
   824ee:	f7fe fe9b 	bl	81228 <memset>
   824f2:	4807      	ldr	r0, [pc, #28]	; (82510 <std.isra.0+0x40>)
   824f4:	4907      	ldr	r1, [pc, #28]	; (82514 <std.isra.0+0x44>)
   824f6:	4a08      	ldr	r2, [pc, #32]	; (82518 <std.isra.0+0x48>)
   824f8:	4b08      	ldr	r3, [pc, #32]	; (8251c <std.isra.0+0x4c>)
   824fa:	6220      	str	r0, [r4, #32]
   824fc:	61e4      	str	r4, [r4, #28]
   824fe:	6261      	str	r1, [r4, #36]	; 0x24
   82500:	62a2      	str	r2, [r4, #40]	; 0x28
   82502:	62e3      	str	r3, [r4, #44]	; 0x2c
   82504:	f104 0058 	add.w	r0, r4, #88	; 0x58
   82508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8250c:	f000 bbc4 	b.w	82c98 <__retarget_lock_init_recursive>
   82510:	00083815 	.word	0x00083815
   82514:	00083839 	.word	0x00083839
   82518:	00083875 	.word	0x00083875
   8251c:	00083895 	.word	0x00083895

00082520 <__sinit>:
   82520:	b510      	push	{r4, lr}
   82522:	4604      	mov	r4, r0
   82524:	4814      	ldr	r0, [pc, #80]	; (82578 <__sinit+0x58>)
   82526:	f000 fbbb 	bl	82ca0 <__retarget_lock_acquire_recursive>
   8252a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8252c:	b9fa      	cbnz	r2, 8256e <__sinit+0x4e>
   8252e:	2003      	movs	r0, #3
   82530:	4912      	ldr	r1, [pc, #72]	; (8257c <__sinit+0x5c>)
   82532:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   82536:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   8253a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   8253e:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   82542:	63e1      	str	r1, [r4, #60]	; 0x3c
   82544:	6860      	ldr	r0, [r4, #4]
   82546:	2104      	movs	r1, #4
   82548:	f7ff ffc2 	bl	824d0 <std.isra.0>
   8254c:	68a0      	ldr	r0, [r4, #8]
   8254e:	2201      	movs	r2, #1
   82550:	2109      	movs	r1, #9
   82552:	f7ff ffbd 	bl	824d0 <std.isra.0>
   82556:	68e0      	ldr	r0, [r4, #12]
   82558:	2202      	movs	r2, #2
   8255a:	2112      	movs	r1, #18
   8255c:	f7ff ffb8 	bl	824d0 <std.isra.0>
   82560:	2301      	movs	r3, #1
   82562:	4805      	ldr	r0, [pc, #20]	; (82578 <__sinit+0x58>)
   82564:	63a3      	str	r3, [r4, #56]	; 0x38
   82566:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8256a:	f000 bb9b 	b.w	82ca4 <__retarget_lock_release_recursive>
   8256e:	4802      	ldr	r0, [pc, #8]	; (82578 <__sinit+0x58>)
   82570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82574:	f000 bb96 	b.w	82ca4 <__retarget_lock_release_recursive>
   82578:	20070cf0 	.word	0x20070cf0
   8257c:	000824c5 	.word	0x000824c5

00082580 <__sfp_lock_acquire>:
   82580:	4801      	ldr	r0, [pc, #4]	; (82588 <__sfp_lock_acquire+0x8>)
   82582:	f000 bb8d 	b.w	82ca0 <__retarget_lock_acquire_recursive>
   82586:	bf00      	nop
   82588:	20070d04 	.word	0x20070d04

0008258c <__sfp_lock_release>:
   8258c:	4801      	ldr	r0, [pc, #4]	; (82594 <__sfp_lock_release+0x8>)
   8258e:	f000 bb89 	b.w	82ca4 <__retarget_lock_release_recursive>
   82592:	bf00      	nop
   82594:	20070d04 	.word	0x20070d04

00082598 <__libc_fini_array>:
   82598:	b538      	push	{r3, r4, r5, lr}
   8259a:	4c0a      	ldr	r4, [pc, #40]	; (825c4 <__libc_fini_array+0x2c>)
   8259c:	4d0a      	ldr	r5, [pc, #40]	; (825c8 <__libc_fini_array+0x30>)
   8259e:	1b64      	subs	r4, r4, r5
   825a0:	10a4      	asrs	r4, r4, #2
   825a2:	d00a      	beq.n	825ba <__libc_fini_array+0x22>
   825a4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   825a8:	3b01      	subs	r3, #1
   825aa:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   825ae:	3c01      	subs	r4, #1
   825b0:	f855 3904 	ldr.w	r3, [r5], #-4
   825b4:	4798      	blx	r3
   825b6:	2c00      	cmp	r4, #0
   825b8:	d1f9      	bne.n	825ae <__libc_fini_array+0x16>
   825ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   825be:	f001 bd9d 	b.w	840fc <_fini>
   825c2:	bf00      	nop
   825c4:	0008410c 	.word	0x0008410c
   825c8:	00084108 	.word	0x00084108

000825cc <__fputwc>:
   825cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   825d0:	b083      	sub	sp, #12
   825d2:	4607      	mov	r7, r0
   825d4:	4688      	mov	r8, r1
   825d6:	4614      	mov	r4, r2
   825d8:	f000 fb50 	bl	82c7c <__locale_mb_cur_max>
   825dc:	2801      	cmp	r0, #1
   825de:	d033      	beq.n	82648 <__fputwc+0x7c>
   825e0:	4642      	mov	r2, r8
   825e2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   825e6:	a901      	add	r1, sp, #4
   825e8:	4638      	mov	r0, r7
   825ea:	f001 f9af 	bl	8394c <_wcrtomb_r>
   825ee:	1c42      	adds	r2, r0, #1
   825f0:	4606      	mov	r6, r0
   825f2:	d022      	beq.n	8263a <__fputwc+0x6e>
   825f4:	b390      	cbz	r0, 8265c <__fputwc+0x90>
   825f6:	f89d 1004 	ldrb.w	r1, [sp, #4]
   825fa:	2500      	movs	r5, #0
   825fc:	f10d 0904 	add.w	r9, sp, #4
   82600:	e008      	b.n	82614 <__fputwc+0x48>
   82602:	6823      	ldr	r3, [r4, #0]
   82604:	1c5a      	adds	r2, r3, #1
   82606:	6022      	str	r2, [r4, #0]
   82608:	7019      	strb	r1, [r3, #0]
   8260a:	3501      	adds	r5, #1
   8260c:	42b5      	cmp	r5, r6
   8260e:	d225      	bcs.n	8265c <__fputwc+0x90>
   82610:	f815 1009 	ldrb.w	r1, [r5, r9]
   82614:	68a3      	ldr	r3, [r4, #8]
   82616:	3b01      	subs	r3, #1
   82618:	2b00      	cmp	r3, #0
   8261a:	60a3      	str	r3, [r4, #8]
   8261c:	daf1      	bge.n	82602 <__fputwc+0x36>
   8261e:	69a2      	ldr	r2, [r4, #24]
   82620:	4293      	cmp	r3, r2
   82622:	db01      	blt.n	82628 <__fputwc+0x5c>
   82624:	290a      	cmp	r1, #10
   82626:	d1ec      	bne.n	82602 <__fputwc+0x36>
   82628:	4622      	mov	r2, r4
   8262a:	4638      	mov	r0, r7
   8262c:	f001 f936 	bl	8389c <__swbuf_r>
   82630:	1c43      	adds	r3, r0, #1
   82632:	d1ea      	bne.n	8260a <__fputwc+0x3e>
   82634:	b003      	add	sp, #12
   82636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8263a:	89a3      	ldrh	r3, [r4, #12]
   8263c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82640:	81a3      	strh	r3, [r4, #12]
   82642:	b003      	add	sp, #12
   82644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82648:	f108 33ff 	add.w	r3, r8, #4294967295
   8264c:	2bfe      	cmp	r3, #254	; 0xfe
   8264e:	d8c7      	bhi.n	825e0 <__fputwc+0x14>
   82650:	fa5f f188 	uxtb.w	r1, r8
   82654:	4606      	mov	r6, r0
   82656:	f88d 1004 	strb.w	r1, [sp, #4]
   8265a:	e7ce      	b.n	825fa <__fputwc+0x2e>
   8265c:	4640      	mov	r0, r8
   8265e:	b003      	add	sp, #12
   82660:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00082664 <_fputwc_r>:
   82664:	b530      	push	{r4, r5, lr}
   82666:	6e53      	ldr	r3, [r2, #100]	; 0x64
   82668:	4614      	mov	r4, r2
   8266a:	f013 0f01 	tst.w	r3, #1
   8266e:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   82672:	b083      	sub	sp, #12
   82674:	4605      	mov	r5, r0
   82676:	b29a      	uxth	r2, r3
   82678:	d101      	bne.n	8267e <_fputwc_r+0x1a>
   8267a:	0590      	lsls	r0, r2, #22
   8267c:	d51c      	bpl.n	826b8 <_fputwc_r+0x54>
   8267e:	0490      	lsls	r0, r2, #18
   82680:	d406      	bmi.n	82690 <_fputwc_r+0x2c>
   82682:	6e62      	ldr	r2, [r4, #100]	; 0x64
   82684:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82688:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8268c:	81a3      	strh	r3, [r4, #12]
   8268e:	6662      	str	r2, [r4, #100]	; 0x64
   82690:	4628      	mov	r0, r5
   82692:	4622      	mov	r2, r4
   82694:	f7ff ff9a 	bl	825cc <__fputwc>
   82698:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8269a:	4605      	mov	r5, r0
   8269c:	07da      	lsls	r2, r3, #31
   8269e:	d402      	bmi.n	826a6 <_fputwc_r+0x42>
   826a0:	89a3      	ldrh	r3, [r4, #12]
   826a2:	059b      	lsls	r3, r3, #22
   826a4:	d502      	bpl.n	826ac <_fputwc_r+0x48>
   826a6:	4628      	mov	r0, r5
   826a8:	b003      	add	sp, #12
   826aa:	bd30      	pop	{r4, r5, pc}
   826ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
   826ae:	f000 faf9 	bl	82ca4 <__retarget_lock_release_recursive>
   826b2:	4628      	mov	r0, r5
   826b4:	b003      	add	sp, #12
   826b6:	bd30      	pop	{r4, r5, pc}
   826b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   826ba:	9101      	str	r1, [sp, #4]
   826bc:	f000 faf0 	bl	82ca0 <__retarget_lock_acquire_recursive>
   826c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   826c4:	9901      	ldr	r1, [sp, #4]
   826c6:	b29a      	uxth	r2, r3
   826c8:	e7d9      	b.n	8267e <_fputwc_r+0x1a>
   826ca:	bf00      	nop

000826cc <_malloc_trim_r>:
   826cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   826ce:	460c      	mov	r4, r1
   826d0:	4f23      	ldr	r7, [pc, #140]	; (82760 <_malloc_trim_r+0x94>)
   826d2:	4606      	mov	r6, r0
   826d4:	f000 feca 	bl	8346c <__malloc_lock>
   826d8:	68bb      	ldr	r3, [r7, #8]
   826da:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   826de:	685d      	ldr	r5, [r3, #4]
   826e0:	310f      	adds	r1, #15
   826e2:	f025 0503 	bic.w	r5, r5, #3
   826e6:	4429      	add	r1, r5
   826e8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   826ec:	f021 010f 	bic.w	r1, r1, #15
   826f0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   826f4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   826f8:	db07      	blt.n	8270a <_malloc_trim_r+0x3e>
   826fa:	2100      	movs	r1, #0
   826fc:	4630      	mov	r0, r6
   826fe:	f001 f877 	bl	837f0 <_sbrk_r>
   82702:	68bb      	ldr	r3, [r7, #8]
   82704:	442b      	add	r3, r5
   82706:	4298      	cmp	r0, r3
   82708:	d004      	beq.n	82714 <_malloc_trim_r+0x48>
   8270a:	4630      	mov	r0, r6
   8270c:	f000 feb4 	bl	83478 <__malloc_unlock>
   82710:	2000      	movs	r0, #0
   82712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82714:	4261      	negs	r1, r4
   82716:	4630      	mov	r0, r6
   82718:	f001 f86a 	bl	837f0 <_sbrk_r>
   8271c:	3001      	adds	r0, #1
   8271e:	d00d      	beq.n	8273c <_malloc_trim_r+0x70>
   82720:	4b10      	ldr	r3, [pc, #64]	; (82764 <_malloc_trim_r+0x98>)
   82722:	68ba      	ldr	r2, [r7, #8]
   82724:	6819      	ldr	r1, [r3, #0]
   82726:	1b2d      	subs	r5, r5, r4
   82728:	f045 0501 	orr.w	r5, r5, #1
   8272c:	4630      	mov	r0, r6
   8272e:	1b09      	subs	r1, r1, r4
   82730:	6055      	str	r5, [r2, #4]
   82732:	6019      	str	r1, [r3, #0]
   82734:	f000 fea0 	bl	83478 <__malloc_unlock>
   82738:	2001      	movs	r0, #1
   8273a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8273c:	2100      	movs	r1, #0
   8273e:	4630      	mov	r0, r6
   82740:	f001 f856 	bl	837f0 <_sbrk_r>
   82744:	68ba      	ldr	r2, [r7, #8]
   82746:	1a83      	subs	r3, r0, r2
   82748:	2b0f      	cmp	r3, #15
   8274a:	ddde      	ble.n	8270a <_malloc_trim_r+0x3e>
   8274c:	4c06      	ldr	r4, [pc, #24]	; (82768 <_malloc_trim_r+0x9c>)
   8274e:	4905      	ldr	r1, [pc, #20]	; (82764 <_malloc_trim_r+0x98>)
   82750:	6824      	ldr	r4, [r4, #0]
   82752:	f043 0301 	orr.w	r3, r3, #1
   82756:	1b00      	subs	r0, r0, r4
   82758:	6053      	str	r3, [r2, #4]
   8275a:	6008      	str	r0, [r1, #0]
   8275c:	e7d5      	b.n	8270a <_malloc_trim_r+0x3e>
   8275e:	bf00      	nop
   82760:	200706d8 	.word	0x200706d8
   82764:	20070ca4 	.word	0x20070ca4
   82768:	20070ae0 	.word	0x20070ae0

0008276c <_free_r>:
   8276c:	2900      	cmp	r1, #0
   8276e:	d044      	beq.n	827fa <_free_r+0x8e>
   82770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82774:	460d      	mov	r5, r1
   82776:	4680      	mov	r8, r0
   82778:	f000 fe78 	bl	8346c <__malloc_lock>
   8277c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82780:	4969      	ldr	r1, [pc, #420]	; (82928 <_free_r+0x1bc>)
   82782:	f1a5 0408 	sub.w	r4, r5, #8
   82786:	f027 0301 	bic.w	r3, r7, #1
   8278a:	18e2      	adds	r2, r4, r3
   8278c:	688e      	ldr	r6, [r1, #8]
   8278e:	6850      	ldr	r0, [r2, #4]
   82790:	42b2      	cmp	r2, r6
   82792:	f020 0003 	bic.w	r0, r0, #3
   82796:	d05e      	beq.n	82856 <_free_r+0xea>
   82798:	07fe      	lsls	r6, r7, #31
   8279a:	6050      	str	r0, [r2, #4]
   8279c:	d40b      	bmi.n	827b6 <_free_r+0x4a>
   8279e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   827a2:	f101 0e08 	add.w	lr, r1, #8
   827a6:	1be4      	subs	r4, r4, r7
   827a8:	68a5      	ldr	r5, [r4, #8]
   827aa:	443b      	add	r3, r7
   827ac:	4575      	cmp	r5, lr
   827ae:	d06d      	beq.n	8288c <_free_r+0x120>
   827b0:	68e7      	ldr	r7, [r4, #12]
   827b2:	60ef      	str	r7, [r5, #12]
   827b4:	60bd      	str	r5, [r7, #8]
   827b6:	1815      	adds	r5, r2, r0
   827b8:	686d      	ldr	r5, [r5, #4]
   827ba:	07ed      	lsls	r5, r5, #31
   827bc:	d53e      	bpl.n	8283c <_free_r+0xd0>
   827be:	f043 0201 	orr.w	r2, r3, #1
   827c2:	6062      	str	r2, [r4, #4]
   827c4:	50e3      	str	r3, [r4, r3]
   827c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   827ca:	d217      	bcs.n	827fc <_free_r+0x90>
   827cc:	2201      	movs	r2, #1
   827ce:	08db      	lsrs	r3, r3, #3
   827d0:	1098      	asrs	r0, r3, #2
   827d2:	684d      	ldr	r5, [r1, #4]
   827d4:	4413      	add	r3, r2
   827d6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   827da:	4082      	lsls	r2, r0
   827dc:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   827e0:	432a      	orrs	r2, r5
   827e2:	3808      	subs	r0, #8
   827e4:	60e0      	str	r0, [r4, #12]
   827e6:	60a7      	str	r7, [r4, #8]
   827e8:	604a      	str	r2, [r1, #4]
   827ea:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   827ee:	60fc      	str	r4, [r7, #12]
   827f0:	4640      	mov	r0, r8
   827f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   827f6:	f000 be3f 	b.w	83478 <__malloc_unlock>
   827fa:	4770      	bx	lr
   827fc:	0a5a      	lsrs	r2, r3, #9
   827fe:	2a04      	cmp	r2, #4
   82800:	d852      	bhi.n	828a8 <_free_r+0x13c>
   82802:	099a      	lsrs	r2, r3, #6
   82804:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82808:	00ff      	lsls	r7, r7, #3
   8280a:	f102 0538 	add.w	r5, r2, #56	; 0x38
   8280e:	19c8      	adds	r0, r1, r7
   82810:	59ca      	ldr	r2, [r1, r7]
   82812:	3808      	subs	r0, #8
   82814:	4290      	cmp	r0, r2
   82816:	d04f      	beq.n	828b8 <_free_r+0x14c>
   82818:	6851      	ldr	r1, [r2, #4]
   8281a:	f021 0103 	bic.w	r1, r1, #3
   8281e:	428b      	cmp	r3, r1
   82820:	d232      	bcs.n	82888 <_free_r+0x11c>
   82822:	6892      	ldr	r2, [r2, #8]
   82824:	4290      	cmp	r0, r2
   82826:	d1f7      	bne.n	82818 <_free_r+0xac>
   82828:	68c3      	ldr	r3, [r0, #12]
   8282a:	60a0      	str	r0, [r4, #8]
   8282c:	60e3      	str	r3, [r4, #12]
   8282e:	609c      	str	r4, [r3, #8]
   82830:	60c4      	str	r4, [r0, #12]
   82832:	4640      	mov	r0, r8
   82834:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82838:	f000 be1e 	b.w	83478 <__malloc_unlock>
   8283c:	6895      	ldr	r5, [r2, #8]
   8283e:	4f3b      	ldr	r7, [pc, #236]	; (8292c <_free_r+0x1c0>)
   82840:	4403      	add	r3, r0
   82842:	42bd      	cmp	r5, r7
   82844:	d040      	beq.n	828c8 <_free_r+0x15c>
   82846:	68d0      	ldr	r0, [r2, #12]
   82848:	f043 0201 	orr.w	r2, r3, #1
   8284c:	60e8      	str	r0, [r5, #12]
   8284e:	6085      	str	r5, [r0, #8]
   82850:	6062      	str	r2, [r4, #4]
   82852:	50e3      	str	r3, [r4, r3]
   82854:	e7b7      	b.n	827c6 <_free_r+0x5a>
   82856:	07ff      	lsls	r7, r7, #31
   82858:	4403      	add	r3, r0
   8285a:	d407      	bmi.n	8286c <_free_r+0x100>
   8285c:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82860:	1b64      	subs	r4, r4, r5
   82862:	68e2      	ldr	r2, [r4, #12]
   82864:	68a0      	ldr	r0, [r4, #8]
   82866:	442b      	add	r3, r5
   82868:	60c2      	str	r2, [r0, #12]
   8286a:	6090      	str	r0, [r2, #8]
   8286c:	4a30      	ldr	r2, [pc, #192]	; (82930 <_free_r+0x1c4>)
   8286e:	f043 0001 	orr.w	r0, r3, #1
   82872:	6812      	ldr	r2, [r2, #0]
   82874:	6060      	str	r0, [r4, #4]
   82876:	4293      	cmp	r3, r2
   82878:	608c      	str	r4, [r1, #8]
   8287a:	d3b9      	bcc.n	827f0 <_free_r+0x84>
   8287c:	4b2d      	ldr	r3, [pc, #180]	; (82934 <_free_r+0x1c8>)
   8287e:	4640      	mov	r0, r8
   82880:	6819      	ldr	r1, [r3, #0]
   82882:	f7ff ff23 	bl	826cc <_malloc_trim_r>
   82886:	e7b3      	b.n	827f0 <_free_r+0x84>
   82888:	4610      	mov	r0, r2
   8288a:	e7cd      	b.n	82828 <_free_r+0xbc>
   8288c:	1811      	adds	r1, r2, r0
   8288e:	6849      	ldr	r1, [r1, #4]
   82890:	07c9      	lsls	r1, r1, #31
   82892:	d444      	bmi.n	8291e <_free_r+0x1b2>
   82894:	6891      	ldr	r1, [r2, #8]
   82896:	4403      	add	r3, r0
   82898:	68d2      	ldr	r2, [r2, #12]
   8289a:	f043 0001 	orr.w	r0, r3, #1
   8289e:	60ca      	str	r2, [r1, #12]
   828a0:	6091      	str	r1, [r2, #8]
   828a2:	6060      	str	r0, [r4, #4]
   828a4:	50e3      	str	r3, [r4, r3]
   828a6:	e7a3      	b.n	827f0 <_free_r+0x84>
   828a8:	2a14      	cmp	r2, #20
   828aa:	d816      	bhi.n	828da <_free_r+0x16e>
   828ac:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   828b0:	00ff      	lsls	r7, r7, #3
   828b2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   828b6:	e7aa      	b.n	8280e <_free_r+0xa2>
   828b8:	2301      	movs	r3, #1
   828ba:	10aa      	asrs	r2, r5, #2
   828bc:	684d      	ldr	r5, [r1, #4]
   828be:	4093      	lsls	r3, r2
   828c0:	432b      	orrs	r3, r5
   828c2:	604b      	str	r3, [r1, #4]
   828c4:	4603      	mov	r3, r0
   828c6:	e7b0      	b.n	8282a <_free_r+0xbe>
   828c8:	f043 0201 	orr.w	r2, r3, #1
   828cc:	614c      	str	r4, [r1, #20]
   828ce:	610c      	str	r4, [r1, #16]
   828d0:	60e5      	str	r5, [r4, #12]
   828d2:	60a5      	str	r5, [r4, #8]
   828d4:	6062      	str	r2, [r4, #4]
   828d6:	50e3      	str	r3, [r4, r3]
   828d8:	e78a      	b.n	827f0 <_free_r+0x84>
   828da:	2a54      	cmp	r2, #84	; 0x54
   828dc:	d806      	bhi.n	828ec <_free_r+0x180>
   828de:	0b1a      	lsrs	r2, r3, #12
   828e0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   828e4:	00ff      	lsls	r7, r7, #3
   828e6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   828ea:	e790      	b.n	8280e <_free_r+0xa2>
   828ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   828f0:	d806      	bhi.n	82900 <_free_r+0x194>
   828f2:	0bda      	lsrs	r2, r3, #15
   828f4:	f102 0778 	add.w	r7, r2, #120	; 0x78
   828f8:	00ff      	lsls	r7, r7, #3
   828fa:	f102 0577 	add.w	r5, r2, #119	; 0x77
   828fe:	e786      	b.n	8280e <_free_r+0xa2>
   82900:	f240 5054 	movw	r0, #1364	; 0x554
   82904:	4282      	cmp	r2, r0
   82906:	d806      	bhi.n	82916 <_free_r+0x1aa>
   82908:	0c9a      	lsrs	r2, r3, #18
   8290a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   8290e:	00ff      	lsls	r7, r7, #3
   82910:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   82914:	e77b      	b.n	8280e <_free_r+0xa2>
   82916:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   8291a:	257e      	movs	r5, #126	; 0x7e
   8291c:	e777      	b.n	8280e <_free_r+0xa2>
   8291e:	f043 0101 	orr.w	r1, r3, #1
   82922:	6061      	str	r1, [r4, #4]
   82924:	6013      	str	r3, [r2, #0]
   82926:	e763      	b.n	827f0 <_free_r+0x84>
   82928:	200706d8 	.word	0x200706d8
   8292c:	200706e0 	.word	0x200706e0
   82930:	20070ae4 	.word	0x20070ae4
   82934:	20070cd4 	.word	0x20070cd4

00082938 <__sfvwrite_r>:
   82938:	6893      	ldr	r3, [r2, #8]
   8293a:	2b00      	cmp	r3, #0
   8293c:	d071      	beq.n	82a22 <__sfvwrite_r+0xea>
   8293e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82942:	898b      	ldrh	r3, [r1, #12]
   82944:	b083      	sub	sp, #12
   82946:	460c      	mov	r4, r1
   82948:	0719      	lsls	r1, r3, #28
   8294a:	9000      	str	r0, [sp, #0]
   8294c:	4616      	mov	r6, r2
   8294e:	d525      	bpl.n	8299c <__sfvwrite_r+0x64>
   82950:	6922      	ldr	r2, [r4, #16]
   82952:	b31a      	cbz	r2, 8299c <__sfvwrite_r+0x64>
   82954:	f013 0002 	ands.w	r0, r3, #2
   82958:	6835      	ldr	r5, [r6, #0]
   8295a:	d02b      	beq.n	829b4 <__sfvwrite_r+0x7c>
   8295c:	f04f 0900 	mov.w	r9, #0
   82960:	46b0      	mov	r8, r6
   82962:	464f      	mov	r7, r9
   82964:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 82c28 <__sfvwrite_r+0x2f0>
   82968:	2f00      	cmp	r7, #0
   8296a:	d055      	beq.n	82a18 <__sfvwrite_r+0xe0>
   8296c:	4557      	cmp	r7, sl
   8296e:	463b      	mov	r3, r7
   82970:	464a      	mov	r2, r9
   82972:	bf28      	it	cs
   82974:	4653      	movcs	r3, sl
   82976:	69e1      	ldr	r1, [r4, #28]
   82978:	9800      	ldr	r0, [sp, #0]
   8297a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8297c:	47b0      	blx	r6
   8297e:	2800      	cmp	r0, #0
   82980:	dd56      	ble.n	82a30 <__sfvwrite_r+0xf8>
   82982:	f8d8 3008 	ldr.w	r3, [r8, #8]
   82986:	4481      	add	r9, r0
   82988:	1a1b      	subs	r3, r3, r0
   8298a:	1a3f      	subs	r7, r7, r0
   8298c:	f8c8 3008 	str.w	r3, [r8, #8]
   82990:	2b00      	cmp	r3, #0
   82992:	d1e9      	bne.n	82968 <__sfvwrite_r+0x30>
   82994:	2000      	movs	r0, #0
   82996:	b003      	add	sp, #12
   82998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8299c:	4621      	mov	r1, r4
   8299e:	9800      	ldr	r0, [sp, #0]
   829a0:	f7ff fc56 	bl	82250 <__swsetup_r>
   829a4:	2800      	cmp	r0, #0
   829a6:	f040 8135 	bne.w	82c14 <__sfvwrite_r+0x2dc>
   829aa:	89a3      	ldrh	r3, [r4, #12]
   829ac:	6835      	ldr	r5, [r6, #0]
   829ae:	f013 0002 	ands.w	r0, r3, #2
   829b2:	d1d3      	bne.n	8295c <__sfvwrite_r+0x24>
   829b4:	f013 0901 	ands.w	r9, r3, #1
   829b8:	d144      	bne.n	82a44 <__sfvwrite_r+0x10c>
   829ba:	464f      	mov	r7, r9
   829bc:	9601      	str	r6, [sp, #4]
   829be:	b337      	cbz	r7, 82a0e <__sfvwrite_r+0xd6>
   829c0:	059a      	lsls	r2, r3, #22
   829c2:	f8d4 8008 	ldr.w	r8, [r4, #8]
   829c6:	f140 8085 	bpl.w	82ad4 <__sfvwrite_r+0x19c>
   829ca:	4547      	cmp	r7, r8
   829cc:	46c3      	mov	fp, r8
   829ce:	f0c0 80ad 	bcc.w	82b2c <__sfvwrite_r+0x1f4>
   829d2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   829d6:	f040 80ae 	bne.w	82b36 <__sfvwrite_r+0x1fe>
   829da:	46ba      	mov	sl, r7
   829dc:	6820      	ldr	r0, [r4, #0]
   829de:	465a      	mov	r2, fp
   829e0:	4649      	mov	r1, r9
   829e2:	f000 fcdf 	bl	833a4 <memmove>
   829e6:	68a2      	ldr	r2, [r4, #8]
   829e8:	6823      	ldr	r3, [r4, #0]
   829ea:	eba2 0208 	sub.w	r2, r2, r8
   829ee:	445b      	add	r3, fp
   829f0:	60a2      	str	r2, [r4, #8]
   829f2:	6023      	str	r3, [r4, #0]
   829f4:	9a01      	ldr	r2, [sp, #4]
   829f6:	44d1      	add	r9, sl
   829f8:	6893      	ldr	r3, [r2, #8]
   829fa:	eba7 070a 	sub.w	r7, r7, sl
   829fe:	eba3 030a 	sub.w	r3, r3, sl
   82a02:	6093      	str	r3, [r2, #8]
   82a04:	2b00      	cmp	r3, #0
   82a06:	d0c5      	beq.n	82994 <__sfvwrite_r+0x5c>
   82a08:	89a3      	ldrh	r3, [r4, #12]
   82a0a:	2f00      	cmp	r7, #0
   82a0c:	d1d8      	bne.n	829c0 <__sfvwrite_r+0x88>
   82a0e:	f8d5 9000 	ldr.w	r9, [r5]
   82a12:	686f      	ldr	r7, [r5, #4]
   82a14:	3508      	adds	r5, #8
   82a16:	e7d2      	b.n	829be <__sfvwrite_r+0x86>
   82a18:	f8d5 9000 	ldr.w	r9, [r5]
   82a1c:	686f      	ldr	r7, [r5, #4]
   82a1e:	3508      	adds	r5, #8
   82a20:	e7a2      	b.n	82968 <__sfvwrite_r+0x30>
   82a22:	2000      	movs	r0, #0
   82a24:	4770      	bx	lr
   82a26:	4621      	mov	r1, r4
   82a28:	9800      	ldr	r0, [sp, #0]
   82a2a:	f7ff fd21 	bl	82470 <_fflush_r>
   82a2e:	b378      	cbz	r0, 82a90 <__sfvwrite_r+0x158>
   82a30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82a34:	f04f 30ff 	mov.w	r0, #4294967295
   82a38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82a3c:	81a3      	strh	r3, [r4, #12]
   82a3e:	b003      	add	sp, #12
   82a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a44:	4681      	mov	r9, r0
   82a46:	4633      	mov	r3, r6
   82a48:	464e      	mov	r6, r9
   82a4a:	46a8      	mov	r8, r5
   82a4c:	469a      	mov	sl, r3
   82a4e:	464d      	mov	r5, r9
   82a50:	b356      	cbz	r6, 82aa8 <__sfvwrite_r+0x170>
   82a52:	2800      	cmp	r0, #0
   82a54:	d032      	beq.n	82abc <__sfvwrite_r+0x184>
   82a56:	45b1      	cmp	r9, r6
   82a58:	46cb      	mov	fp, r9
   82a5a:	bf28      	it	cs
   82a5c:	46b3      	movcs	fp, r6
   82a5e:	6820      	ldr	r0, [r4, #0]
   82a60:	6923      	ldr	r3, [r4, #16]
   82a62:	465f      	mov	r7, fp
   82a64:	4298      	cmp	r0, r3
   82a66:	6962      	ldr	r2, [r4, #20]
   82a68:	d904      	bls.n	82a74 <__sfvwrite_r+0x13c>
   82a6a:	68a3      	ldr	r3, [r4, #8]
   82a6c:	4413      	add	r3, r2
   82a6e:	459b      	cmp	fp, r3
   82a70:	f300 80a8 	bgt.w	82bc4 <__sfvwrite_r+0x28c>
   82a74:	4593      	cmp	fp, r2
   82a76:	db4d      	blt.n	82b14 <__sfvwrite_r+0x1dc>
   82a78:	4613      	mov	r3, r2
   82a7a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82a7c:	462a      	mov	r2, r5
   82a7e:	69e1      	ldr	r1, [r4, #28]
   82a80:	9800      	ldr	r0, [sp, #0]
   82a82:	47b8      	blx	r7
   82a84:	1e07      	subs	r7, r0, #0
   82a86:	ddd3      	ble.n	82a30 <__sfvwrite_r+0xf8>
   82a88:	ebb9 0907 	subs.w	r9, r9, r7
   82a8c:	d0cb      	beq.n	82a26 <__sfvwrite_r+0xee>
   82a8e:	2001      	movs	r0, #1
   82a90:	f8da 3008 	ldr.w	r3, [sl, #8]
   82a94:	443d      	add	r5, r7
   82a96:	1bdb      	subs	r3, r3, r7
   82a98:	1bf6      	subs	r6, r6, r7
   82a9a:	f8ca 3008 	str.w	r3, [sl, #8]
   82a9e:	2b00      	cmp	r3, #0
   82aa0:	f43f af78 	beq.w	82994 <__sfvwrite_r+0x5c>
   82aa4:	2e00      	cmp	r6, #0
   82aa6:	d1d4      	bne.n	82a52 <__sfvwrite_r+0x11a>
   82aa8:	f108 0308 	add.w	r3, r8, #8
   82aac:	f853 6c04 	ldr.w	r6, [r3, #-4]
   82ab0:	4698      	mov	r8, r3
   82ab2:	f853 5c08 	ldr.w	r5, [r3, #-8]
   82ab6:	3308      	adds	r3, #8
   82ab8:	2e00      	cmp	r6, #0
   82aba:	d0f7      	beq.n	82aac <__sfvwrite_r+0x174>
   82abc:	4632      	mov	r2, r6
   82abe:	210a      	movs	r1, #10
   82ac0:	4628      	mov	r0, r5
   82ac2:	f000 fc29 	bl	83318 <memchr>
   82ac6:	2800      	cmp	r0, #0
   82ac8:	f000 80a1 	beq.w	82c0e <__sfvwrite_r+0x2d6>
   82acc:	3001      	adds	r0, #1
   82ace:	eba0 0905 	sub.w	r9, r0, r5
   82ad2:	e7c0      	b.n	82a56 <__sfvwrite_r+0x11e>
   82ad4:	6820      	ldr	r0, [r4, #0]
   82ad6:	6923      	ldr	r3, [r4, #16]
   82ad8:	4298      	cmp	r0, r3
   82ada:	d802      	bhi.n	82ae2 <__sfvwrite_r+0x1aa>
   82adc:	6963      	ldr	r3, [r4, #20]
   82ade:	429f      	cmp	r7, r3
   82ae0:	d25d      	bcs.n	82b9e <__sfvwrite_r+0x266>
   82ae2:	45b8      	cmp	r8, r7
   82ae4:	bf28      	it	cs
   82ae6:	46b8      	movcs	r8, r7
   82ae8:	4649      	mov	r1, r9
   82aea:	4642      	mov	r2, r8
   82aec:	f000 fc5a 	bl	833a4 <memmove>
   82af0:	68a3      	ldr	r3, [r4, #8]
   82af2:	6822      	ldr	r2, [r4, #0]
   82af4:	eba3 0308 	sub.w	r3, r3, r8
   82af8:	4442      	add	r2, r8
   82afa:	60a3      	str	r3, [r4, #8]
   82afc:	6022      	str	r2, [r4, #0]
   82afe:	b10b      	cbz	r3, 82b04 <__sfvwrite_r+0x1cc>
   82b00:	46c2      	mov	sl, r8
   82b02:	e777      	b.n	829f4 <__sfvwrite_r+0xbc>
   82b04:	4621      	mov	r1, r4
   82b06:	9800      	ldr	r0, [sp, #0]
   82b08:	f7ff fcb2 	bl	82470 <_fflush_r>
   82b0c:	2800      	cmp	r0, #0
   82b0e:	d18f      	bne.n	82a30 <__sfvwrite_r+0xf8>
   82b10:	46c2      	mov	sl, r8
   82b12:	e76f      	b.n	829f4 <__sfvwrite_r+0xbc>
   82b14:	465a      	mov	r2, fp
   82b16:	4629      	mov	r1, r5
   82b18:	f000 fc44 	bl	833a4 <memmove>
   82b1c:	68a2      	ldr	r2, [r4, #8]
   82b1e:	6823      	ldr	r3, [r4, #0]
   82b20:	eba2 020b 	sub.w	r2, r2, fp
   82b24:	445b      	add	r3, fp
   82b26:	60a2      	str	r2, [r4, #8]
   82b28:	6023      	str	r3, [r4, #0]
   82b2a:	e7ad      	b.n	82a88 <__sfvwrite_r+0x150>
   82b2c:	46b8      	mov	r8, r7
   82b2e:	46ba      	mov	sl, r7
   82b30:	46bb      	mov	fp, r7
   82b32:	6820      	ldr	r0, [r4, #0]
   82b34:	e753      	b.n	829de <__sfvwrite_r+0xa6>
   82b36:	6962      	ldr	r2, [r4, #20]
   82b38:	6820      	ldr	r0, [r4, #0]
   82b3a:	6921      	ldr	r1, [r4, #16]
   82b3c:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   82b40:	eba0 0a01 	sub.w	sl, r0, r1
   82b44:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   82b48:	f10a 0001 	add.w	r0, sl, #1
   82b4c:	ea4f 0868 	mov.w	r8, r8, asr #1
   82b50:	4438      	add	r0, r7
   82b52:	4540      	cmp	r0, r8
   82b54:	4642      	mov	r2, r8
   82b56:	bf84      	itt	hi
   82b58:	4680      	movhi	r8, r0
   82b5a:	4642      	movhi	r2, r8
   82b5c:	055b      	lsls	r3, r3, #21
   82b5e:	d544      	bpl.n	82bea <__sfvwrite_r+0x2b2>
   82b60:	4611      	mov	r1, r2
   82b62:	9800      	ldr	r0, [sp, #0]
   82b64:	f000 f920 	bl	82da8 <_malloc_r>
   82b68:	4683      	mov	fp, r0
   82b6a:	2800      	cmp	r0, #0
   82b6c:	d055      	beq.n	82c1a <__sfvwrite_r+0x2e2>
   82b6e:	4652      	mov	r2, sl
   82b70:	6921      	ldr	r1, [r4, #16]
   82b72:	f7fe fae3 	bl	8113c <memcpy>
   82b76:	89a3      	ldrh	r3, [r4, #12]
   82b78:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   82b7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82b80:	81a3      	strh	r3, [r4, #12]
   82b82:	eb0b 000a 	add.w	r0, fp, sl
   82b86:	eba8 030a 	sub.w	r3, r8, sl
   82b8a:	f8c4 b010 	str.w	fp, [r4, #16]
   82b8e:	f8c4 8014 	str.w	r8, [r4, #20]
   82b92:	6020      	str	r0, [r4, #0]
   82b94:	60a3      	str	r3, [r4, #8]
   82b96:	46b8      	mov	r8, r7
   82b98:	46ba      	mov	sl, r7
   82b9a:	46bb      	mov	fp, r7
   82b9c:	e71f      	b.n	829de <__sfvwrite_r+0xa6>
   82b9e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   82ba2:	42ba      	cmp	r2, r7
   82ba4:	bf28      	it	cs
   82ba6:	463a      	movcs	r2, r7
   82ba8:	fb92 f2f3 	sdiv	r2, r2, r3
   82bac:	69e1      	ldr	r1, [r4, #28]
   82bae:	fb03 f302 	mul.w	r3, r3, r2
   82bb2:	9800      	ldr	r0, [sp, #0]
   82bb4:	464a      	mov	r2, r9
   82bb6:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82bb8:	47b0      	blx	r6
   82bba:	f1b0 0a00 	subs.w	sl, r0, #0
   82bbe:	f73f af19 	bgt.w	829f4 <__sfvwrite_r+0xbc>
   82bc2:	e735      	b.n	82a30 <__sfvwrite_r+0xf8>
   82bc4:	461a      	mov	r2, r3
   82bc6:	4629      	mov	r1, r5
   82bc8:	9301      	str	r3, [sp, #4]
   82bca:	f000 fbeb 	bl	833a4 <memmove>
   82bce:	6822      	ldr	r2, [r4, #0]
   82bd0:	9b01      	ldr	r3, [sp, #4]
   82bd2:	4621      	mov	r1, r4
   82bd4:	441a      	add	r2, r3
   82bd6:	6022      	str	r2, [r4, #0]
   82bd8:	9800      	ldr	r0, [sp, #0]
   82bda:	f7ff fc49 	bl	82470 <_fflush_r>
   82bde:	9b01      	ldr	r3, [sp, #4]
   82be0:	2800      	cmp	r0, #0
   82be2:	f47f af25 	bne.w	82a30 <__sfvwrite_r+0xf8>
   82be6:	461f      	mov	r7, r3
   82be8:	e74e      	b.n	82a88 <__sfvwrite_r+0x150>
   82bea:	9800      	ldr	r0, [sp, #0]
   82bec:	f000 fc4a 	bl	83484 <_realloc_r>
   82bf0:	4683      	mov	fp, r0
   82bf2:	2800      	cmp	r0, #0
   82bf4:	d1c5      	bne.n	82b82 <__sfvwrite_r+0x24a>
   82bf6:	9d00      	ldr	r5, [sp, #0]
   82bf8:	6921      	ldr	r1, [r4, #16]
   82bfa:	4628      	mov	r0, r5
   82bfc:	f7ff fdb6 	bl	8276c <_free_r>
   82c00:	220c      	movs	r2, #12
   82c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82c06:	602a      	str	r2, [r5, #0]
   82c08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82c0c:	e712      	b.n	82a34 <__sfvwrite_r+0xfc>
   82c0e:	f106 0901 	add.w	r9, r6, #1
   82c12:	e720      	b.n	82a56 <__sfvwrite_r+0x11e>
   82c14:	f04f 30ff 	mov.w	r0, #4294967295
   82c18:	e6bd      	b.n	82996 <__sfvwrite_r+0x5e>
   82c1a:	220c      	movs	r2, #12
   82c1c:	9900      	ldr	r1, [sp, #0]
   82c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82c22:	600a      	str	r2, [r1, #0]
   82c24:	e706      	b.n	82a34 <__sfvwrite_r+0xfc>
   82c26:	bf00      	nop
   82c28:	7ffffc00 	.word	0x7ffffc00

00082c2c <_fwalk_reent>:
   82c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82c30:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   82c34:	d01e      	beq.n	82c74 <_fwalk_reent+0x48>
   82c36:	4688      	mov	r8, r1
   82c38:	4607      	mov	r7, r0
   82c3a:	f04f 0900 	mov.w	r9, #0
   82c3e:	6875      	ldr	r5, [r6, #4]
   82c40:	68b4      	ldr	r4, [r6, #8]
   82c42:	3d01      	subs	r5, #1
   82c44:	d410      	bmi.n	82c68 <_fwalk_reent+0x3c>
   82c46:	89a3      	ldrh	r3, [r4, #12]
   82c48:	3d01      	subs	r5, #1
   82c4a:	2b01      	cmp	r3, #1
   82c4c:	d908      	bls.n	82c60 <_fwalk_reent+0x34>
   82c4e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82c52:	3301      	adds	r3, #1
   82c54:	d004      	beq.n	82c60 <_fwalk_reent+0x34>
   82c56:	4621      	mov	r1, r4
   82c58:	4638      	mov	r0, r7
   82c5a:	47c0      	blx	r8
   82c5c:	ea49 0900 	orr.w	r9, r9, r0
   82c60:	1c6b      	adds	r3, r5, #1
   82c62:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82c66:	d1ee      	bne.n	82c46 <_fwalk_reent+0x1a>
   82c68:	6836      	ldr	r6, [r6, #0]
   82c6a:	2e00      	cmp	r6, #0
   82c6c:	d1e7      	bne.n	82c3e <_fwalk_reent+0x12>
   82c6e:	4648      	mov	r0, r9
   82c70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82c74:	46b1      	mov	r9, r6
   82c76:	4648      	mov	r0, r9
   82c78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00082c7c <__locale_mb_cur_max>:
   82c7c:	4b04      	ldr	r3, [pc, #16]	; (82c90 <__locale_mb_cur_max+0x14>)
   82c7e:	4a05      	ldr	r2, [pc, #20]	; (82c94 <__locale_mb_cur_max+0x18>)
   82c80:	681b      	ldr	r3, [r3, #0]
   82c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   82c84:	2b00      	cmp	r3, #0
   82c86:	bf08      	it	eq
   82c88:	4613      	moveq	r3, r2
   82c8a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   82c8e:	4770      	bx	lr
   82c90:	20070138 	.word	0x20070138
   82c94:	2007056c 	.word	0x2007056c

00082c98 <__retarget_lock_init_recursive>:
   82c98:	4770      	bx	lr
   82c9a:	bf00      	nop

00082c9c <__retarget_lock_close_recursive>:
   82c9c:	4770      	bx	lr
   82c9e:	bf00      	nop

00082ca0 <__retarget_lock_acquire_recursive>:
   82ca0:	4770      	bx	lr
   82ca2:	bf00      	nop

00082ca4 <__retarget_lock_release_recursive>:
   82ca4:	4770      	bx	lr
   82ca6:	bf00      	nop

00082ca8 <__swhatbuf_r>:
   82ca8:	b570      	push	{r4, r5, r6, lr}
   82caa:	460c      	mov	r4, r1
   82cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82cb0:	b090      	sub	sp, #64	; 0x40
   82cb2:	2900      	cmp	r1, #0
   82cb4:	4615      	mov	r5, r2
   82cb6:	461e      	mov	r6, r3
   82cb8:	db14      	blt.n	82ce4 <__swhatbuf_r+0x3c>
   82cba:	aa01      	add	r2, sp, #4
   82cbc:	f000 ff68 	bl	83b90 <_fstat_r>
   82cc0:	2800      	cmp	r0, #0
   82cc2:	db0f      	blt.n	82ce4 <__swhatbuf_r+0x3c>
   82cc4:	9a02      	ldr	r2, [sp, #8]
   82cc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82cca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   82cce:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   82cd2:	fab2 f282 	clz	r2, r2
   82cd6:	f44f 6000 	mov.w	r0, #2048	; 0x800
   82cda:	0952      	lsrs	r2, r2, #5
   82cdc:	6032      	str	r2, [r6, #0]
   82cde:	602b      	str	r3, [r5, #0]
   82ce0:	b010      	add	sp, #64	; 0x40
   82ce2:	bd70      	pop	{r4, r5, r6, pc}
   82ce4:	2300      	movs	r3, #0
   82ce6:	89a2      	ldrh	r2, [r4, #12]
   82ce8:	6033      	str	r3, [r6, #0]
   82cea:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   82cee:	d004      	beq.n	82cfa <__swhatbuf_r+0x52>
   82cf0:	2240      	movs	r2, #64	; 0x40
   82cf2:	4618      	mov	r0, r3
   82cf4:	602a      	str	r2, [r5, #0]
   82cf6:	b010      	add	sp, #64	; 0x40
   82cf8:	bd70      	pop	{r4, r5, r6, pc}
   82cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82cfe:	602b      	str	r3, [r5, #0]
   82d00:	b010      	add	sp, #64	; 0x40
   82d02:	bd70      	pop	{r4, r5, r6, pc}

00082d04 <__smakebuf_r>:
   82d04:	898a      	ldrh	r2, [r1, #12]
   82d06:	460b      	mov	r3, r1
   82d08:	0792      	lsls	r2, r2, #30
   82d0a:	d506      	bpl.n	82d1a <__smakebuf_r+0x16>
   82d0c:	2101      	movs	r1, #1
   82d0e:	f103 0243 	add.w	r2, r3, #67	; 0x43
   82d12:	6159      	str	r1, [r3, #20]
   82d14:	601a      	str	r2, [r3, #0]
   82d16:	611a      	str	r2, [r3, #16]
   82d18:	4770      	bx	lr
   82d1a:	b5f0      	push	{r4, r5, r6, r7, lr}
   82d1c:	b083      	sub	sp, #12
   82d1e:	ab01      	add	r3, sp, #4
   82d20:	466a      	mov	r2, sp
   82d22:	460c      	mov	r4, r1
   82d24:	4606      	mov	r6, r0
   82d26:	f7ff ffbf 	bl	82ca8 <__swhatbuf_r>
   82d2a:	9900      	ldr	r1, [sp, #0]
   82d2c:	4605      	mov	r5, r0
   82d2e:	4630      	mov	r0, r6
   82d30:	f000 f83a 	bl	82da8 <_malloc_r>
   82d34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82d38:	b1d8      	cbz	r0, 82d72 <__smakebuf_r+0x6e>
   82d3a:	e89d 0006 	ldmia.w	sp, {r1, r2}
   82d3e:	4f15      	ldr	r7, [pc, #84]	; (82d94 <__smakebuf_r+0x90>)
   82d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82d44:	63f7      	str	r7, [r6, #60]	; 0x3c
   82d46:	81a3      	strh	r3, [r4, #12]
   82d48:	6020      	str	r0, [r4, #0]
   82d4a:	6120      	str	r0, [r4, #16]
   82d4c:	6161      	str	r1, [r4, #20]
   82d4e:	b91a      	cbnz	r2, 82d58 <__smakebuf_r+0x54>
   82d50:	432b      	orrs	r3, r5
   82d52:	81a3      	strh	r3, [r4, #12]
   82d54:	b003      	add	sp, #12
   82d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82d58:	4630      	mov	r0, r6
   82d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82d5e:	f000 ff2b 	bl	83bb8 <_isatty_r>
   82d62:	b1a0      	cbz	r0, 82d8e <__smakebuf_r+0x8a>
   82d64:	89a3      	ldrh	r3, [r4, #12]
   82d66:	f023 0303 	bic.w	r3, r3, #3
   82d6a:	f043 0301 	orr.w	r3, r3, #1
   82d6e:	b21b      	sxth	r3, r3
   82d70:	e7ee      	b.n	82d50 <__smakebuf_r+0x4c>
   82d72:	059a      	lsls	r2, r3, #22
   82d74:	d4ee      	bmi.n	82d54 <__smakebuf_r+0x50>
   82d76:	2101      	movs	r1, #1
   82d78:	f023 0303 	bic.w	r3, r3, #3
   82d7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82d80:	f043 0302 	orr.w	r3, r3, #2
   82d84:	81a3      	strh	r3, [r4, #12]
   82d86:	6161      	str	r1, [r4, #20]
   82d88:	6022      	str	r2, [r4, #0]
   82d8a:	6122      	str	r2, [r4, #16]
   82d8c:	e7e2      	b.n	82d54 <__smakebuf_r+0x50>
   82d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82d92:	e7dd      	b.n	82d50 <__smakebuf_r+0x4c>
   82d94:	000824c5 	.word	0x000824c5

00082d98 <malloc>:
   82d98:	4b02      	ldr	r3, [pc, #8]	; (82da4 <malloc+0xc>)
   82d9a:	4601      	mov	r1, r0
   82d9c:	6818      	ldr	r0, [r3, #0]
   82d9e:	f000 b803 	b.w	82da8 <_malloc_r>
   82da2:	bf00      	nop
   82da4:	20070138 	.word	0x20070138

00082da8 <_malloc_r>:
   82da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82dac:	f101 060b 	add.w	r6, r1, #11
   82db0:	2e16      	cmp	r6, #22
   82db2:	b083      	sub	sp, #12
   82db4:	4605      	mov	r5, r0
   82db6:	f240 809e 	bls.w	82ef6 <_malloc_r+0x14e>
   82dba:	f036 0607 	bics.w	r6, r6, #7
   82dbe:	f100 80bd 	bmi.w	82f3c <_malloc_r+0x194>
   82dc2:	42b1      	cmp	r1, r6
   82dc4:	f200 80ba 	bhi.w	82f3c <_malloc_r+0x194>
   82dc8:	f000 fb50 	bl	8346c <__malloc_lock>
   82dcc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   82dd0:	f0c0 8285 	bcc.w	832de <_malloc_r+0x536>
   82dd4:	0a73      	lsrs	r3, r6, #9
   82dd6:	f000 80b8 	beq.w	82f4a <_malloc_r+0x1a2>
   82dda:	2b04      	cmp	r3, #4
   82ddc:	f200 816c 	bhi.w	830b8 <_malloc_r+0x310>
   82de0:	09b3      	lsrs	r3, r6, #6
   82de2:	f103 0039 	add.w	r0, r3, #57	; 0x39
   82de6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   82dea:	00c1      	lsls	r1, r0, #3
   82dec:	4fb8      	ldr	r7, [pc, #736]	; (830d0 <_malloc_r+0x328>)
   82dee:	4439      	add	r1, r7
   82df0:	684c      	ldr	r4, [r1, #4]
   82df2:	3908      	subs	r1, #8
   82df4:	42a1      	cmp	r1, r4
   82df6:	d106      	bne.n	82e06 <_malloc_r+0x5e>
   82df8:	e00c      	b.n	82e14 <_malloc_r+0x6c>
   82dfa:	2a00      	cmp	r2, #0
   82dfc:	f280 80ab 	bge.w	82f56 <_malloc_r+0x1ae>
   82e00:	68e4      	ldr	r4, [r4, #12]
   82e02:	42a1      	cmp	r1, r4
   82e04:	d006      	beq.n	82e14 <_malloc_r+0x6c>
   82e06:	6863      	ldr	r3, [r4, #4]
   82e08:	f023 0303 	bic.w	r3, r3, #3
   82e0c:	1b9a      	subs	r2, r3, r6
   82e0e:	2a0f      	cmp	r2, #15
   82e10:	ddf3      	ble.n	82dfa <_malloc_r+0x52>
   82e12:	4670      	mov	r0, lr
   82e14:	693c      	ldr	r4, [r7, #16]
   82e16:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 830e4 <_malloc_r+0x33c>
   82e1a:	4574      	cmp	r4, lr
   82e1c:	f000 819e 	beq.w	8315c <_malloc_r+0x3b4>
   82e20:	6863      	ldr	r3, [r4, #4]
   82e22:	f023 0303 	bic.w	r3, r3, #3
   82e26:	1b9a      	subs	r2, r3, r6
   82e28:	2a0f      	cmp	r2, #15
   82e2a:	f300 8183 	bgt.w	83134 <_malloc_r+0x38c>
   82e2e:	2a00      	cmp	r2, #0
   82e30:	f8c7 e014 	str.w	lr, [r7, #20]
   82e34:	f8c7 e010 	str.w	lr, [r7, #16]
   82e38:	f280 8091 	bge.w	82f5e <_malloc_r+0x1b6>
   82e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82e40:	f080 8154 	bcs.w	830ec <_malloc_r+0x344>
   82e44:	2201      	movs	r2, #1
   82e46:	08db      	lsrs	r3, r3, #3
   82e48:	6879      	ldr	r1, [r7, #4]
   82e4a:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   82e4e:	4413      	add	r3, r2
   82e50:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   82e54:	fa02 f20c 	lsl.w	r2, r2, ip
   82e58:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   82e5c:	430a      	orrs	r2, r1
   82e5e:	f1ac 0108 	sub.w	r1, ip, #8
   82e62:	60e1      	str	r1, [r4, #12]
   82e64:	f8c4 8008 	str.w	r8, [r4, #8]
   82e68:	607a      	str	r2, [r7, #4]
   82e6a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   82e6e:	f8c8 400c 	str.w	r4, [r8, #12]
   82e72:	2401      	movs	r4, #1
   82e74:	1083      	asrs	r3, r0, #2
   82e76:	409c      	lsls	r4, r3
   82e78:	4294      	cmp	r4, r2
   82e7a:	d87d      	bhi.n	82f78 <_malloc_r+0x1d0>
   82e7c:	4214      	tst	r4, r2
   82e7e:	d106      	bne.n	82e8e <_malloc_r+0xe6>
   82e80:	f020 0003 	bic.w	r0, r0, #3
   82e84:	0064      	lsls	r4, r4, #1
   82e86:	4214      	tst	r4, r2
   82e88:	f100 0004 	add.w	r0, r0, #4
   82e8c:	d0fa      	beq.n	82e84 <_malloc_r+0xdc>
   82e8e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   82e92:	46cc      	mov	ip, r9
   82e94:	4680      	mov	r8, r0
   82e96:	f8dc 300c 	ldr.w	r3, [ip, #12]
   82e9a:	459c      	cmp	ip, r3
   82e9c:	d107      	bne.n	82eae <_malloc_r+0x106>
   82e9e:	e15f      	b.n	83160 <_malloc_r+0x3b8>
   82ea0:	2a00      	cmp	r2, #0
   82ea2:	f280 816d 	bge.w	83180 <_malloc_r+0x3d8>
   82ea6:	68db      	ldr	r3, [r3, #12]
   82ea8:	459c      	cmp	ip, r3
   82eaa:	f000 8159 	beq.w	83160 <_malloc_r+0x3b8>
   82eae:	6859      	ldr	r1, [r3, #4]
   82eb0:	f021 0103 	bic.w	r1, r1, #3
   82eb4:	1b8a      	subs	r2, r1, r6
   82eb6:	2a0f      	cmp	r2, #15
   82eb8:	ddf2      	ble.n	82ea0 <_malloc_r+0xf8>
   82eba:	68dc      	ldr	r4, [r3, #12]
   82ebc:	f8d3 c008 	ldr.w	ip, [r3, #8]
   82ec0:	f046 0801 	orr.w	r8, r6, #1
   82ec4:	4628      	mov	r0, r5
   82ec6:	441e      	add	r6, r3
   82ec8:	f042 0501 	orr.w	r5, r2, #1
   82ecc:	f8c3 8004 	str.w	r8, [r3, #4]
   82ed0:	f8cc 400c 	str.w	r4, [ip, #12]
   82ed4:	f8c4 c008 	str.w	ip, [r4, #8]
   82ed8:	617e      	str	r6, [r7, #20]
   82eda:	613e      	str	r6, [r7, #16]
   82edc:	f8c6 e00c 	str.w	lr, [r6, #12]
   82ee0:	f8c6 e008 	str.w	lr, [r6, #8]
   82ee4:	6075      	str	r5, [r6, #4]
   82ee6:	505a      	str	r2, [r3, r1]
   82ee8:	9300      	str	r3, [sp, #0]
   82eea:	f000 fac5 	bl	83478 <__malloc_unlock>
   82eee:	9b00      	ldr	r3, [sp, #0]
   82ef0:	f103 0408 	add.w	r4, r3, #8
   82ef4:	e01e      	b.n	82f34 <_malloc_r+0x18c>
   82ef6:	2910      	cmp	r1, #16
   82ef8:	d820      	bhi.n	82f3c <_malloc_r+0x194>
   82efa:	f000 fab7 	bl	8346c <__malloc_lock>
   82efe:	2610      	movs	r6, #16
   82f00:	2318      	movs	r3, #24
   82f02:	2002      	movs	r0, #2
   82f04:	4f72      	ldr	r7, [pc, #456]	; (830d0 <_malloc_r+0x328>)
   82f06:	443b      	add	r3, r7
   82f08:	685c      	ldr	r4, [r3, #4]
   82f0a:	f1a3 0208 	sub.w	r2, r3, #8
   82f0e:	4294      	cmp	r4, r2
   82f10:	f000 812f 	beq.w	83172 <_malloc_r+0x3ca>
   82f14:	6863      	ldr	r3, [r4, #4]
   82f16:	68e1      	ldr	r1, [r4, #12]
   82f18:	f023 0303 	bic.w	r3, r3, #3
   82f1c:	4423      	add	r3, r4
   82f1e:	685a      	ldr	r2, [r3, #4]
   82f20:	68a6      	ldr	r6, [r4, #8]
   82f22:	f042 0201 	orr.w	r2, r2, #1
   82f26:	60f1      	str	r1, [r6, #12]
   82f28:	4628      	mov	r0, r5
   82f2a:	608e      	str	r6, [r1, #8]
   82f2c:	605a      	str	r2, [r3, #4]
   82f2e:	f000 faa3 	bl	83478 <__malloc_unlock>
   82f32:	3408      	adds	r4, #8
   82f34:	4620      	mov	r0, r4
   82f36:	b003      	add	sp, #12
   82f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f3c:	2400      	movs	r4, #0
   82f3e:	230c      	movs	r3, #12
   82f40:	4620      	mov	r0, r4
   82f42:	602b      	str	r3, [r5, #0]
   82f44:	b003      	add	sp, #12
   82f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f4a:	2040      	movs	r0, #64	; 0x40
   82f4c:	f44f 7100 	mov.w	r1, #512	; 0x200
   82f50:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   82f54:	e74a      	b.n	82dec <_malloc_r+0x44>
   82f56:	4423      	add	r3, r4
   82f58:	685a      	ldr	r2, [r3, #4]
   82f5a:	68e1      	ldr	r1, [r4, #12]
   82f5c:	e7e0      	b.n	82f20 <_malloc_r+0x178>
   82f5e:	4423      	add	r3, r4
   82f60:	685a      	ldr	r2, [r3, #4]
   82f62:	4628      	mov	r0, r5
   82f64:	f042 0201 	orr.w	r2, r2, #1
   82f68:	605a      	str	r2, [r3, #4]
   82f6a:	3408      	adds	r4, #8
   82f6c:	f000 fa84 	bl	83478 <__malloc_unlock>
   82f70:	4620      	mov	r0, r4
   82f72:	b003      	add	sp, #12
   82f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f78:	68bc      	ldr	r4, [r7, #8]
   82f7a:	6863      	ldr	r3, [r4, #4]
   82f7c:	f023 0803 	bic.w	r8, r3, #3
   82f80:	45b0      	cmp	r8, r6
   82f82:	d304      	bcc.n	82f8e <_malloc_r+0x1e6>
   82f84:	eba8 0306 	sub.w	r3, r8, r6
   82f88:	2b0f      	cmp	r3, #15
   82f8a:	f300 8085 	bgt.w	83098 <_malloc_r+0x2f0>
   82f8e:	f8df 9158 	ldr.w	r9, [pc, #344]	; 830e8 <_malloc_r+0x340>
   82f92:	4b50      	ldr	r3, [pc, #320]	; (830d4 <_malloc_r+0x32c>)
   82f94:	f8d9 2000 	ldr.w	r2, [r9]
   82f98:	681b      	ldr	r3, [r3, #0]
   82f9a:	3201      	adds	r2, #1
   82f9c:	4433      	add	r3, r6
   82f9e:	eb04 0a08 	add.w	sl, r4, r8
   82fa2:	f000 8154 	beq.w	8324e <_malloc_r+0x4a6>
   82fa6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   82faa:	330f      	adds	r3, #15
   82fac:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   82fb0:	f02b 0b0f 	bic.w	fp, fp, #15
   82fb4:	4659      	mov	r1, fp
   82fb6:	4628      	mov	r0, r5
   82fb8:	f000 fc1a 	bl	837f0 <_sbrk_r>
   82fbc:	1c41      	adds	r1, r0, #1
   82fbe:	4602      	mov	r2, r0
   82fc0:	f000 80fb 	beq.w	831ba <_malloc_r+0x412>
   82fc4:	4582      	cmp	sl, r0
   82fc6:	f200 80f6 	bhi.w	831b6 <_malloc_r+0x40e>
   82fca:	4b43      	ldr	r3, [pc, #268]	; (830d8 <_malloc_r+0x330>)
   82fcc:	6819      	ldr	r1, [r3, #0]
   82fce:	4459      	add	r1, fp
   82fd0:	6019      	str	r1, [r3, #0]
   82fd2:	f000 814c 	beq.w	8326e <_malloc_r+0x4c6>
   82fd6:	f8d9 0000 	ldr.w	r0, [r9]
   82fda:	3001      	adds	r0, #1
   82fdc:	bf1b      	ittet	ne
   82fde:	eba2 0a0a 	subne.w	sl, r2, sl
   82fe2:	4451      	addne	r1, sl
   82fe4:	f8c9 2000 	streq.w	r2, [r9]
   82fe8:	6019      	strne	r1, [r3, #0]
   82fea:	f012 0107 	ands.w	r1, r2, #7
   82fee:	f000 8114 	beq.w	8321a <_malloc_r+0x472>
   82ff2:	f1c1 0008 	rsb	r0, r1, #8
   82ff6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   82ffa:	4402      	add	r2, r0
   82ffc:	3108      	adds	r1, #8
   82ffe:	eb02 090b 	add.w	r9, r2, fp
   83002:	f3c9 090b 	ubfx	r9, r9, #0, #12
   83006:	eba1 0909 	sub.w	r9, r1, r9
   8300a:	4649      	mov	r1, r9
   8300c:	4628      	mov	r0, r5
   8300e:	9301      	str	r3, [sp, #4]
   83010:	9200      	str	r2, [sp, #0]
   83012:	f000 fbed 	bl	837f0 <_sbrk_r>
   83016:	1c43      	adds	r3, r0, #1
   83018:	e89d 000c 	ldmia.w	sp, {r2, r3}
   8301c:	f000 8142 	beq.w	832a4 <_malloc_r+0x4fc>
   83020:	1a80      	subs	r0, r0, r2
   83022:	4448      	add	r0, r9
   83024:	f040 0001 	orr.w	r0, r0, #1
   83028:	6819      	ldr	r1, [r3, #0]
   8302a:	42bc      	cmp	r4, r7
   8302c:	4449      	add	r1, r9
   8302e:	60ba      	str	r2, [r7, #8]
   83030:	6019      	str	r1, [r3, #0]
   83032:	6050      	str	r0, [r2, #4]
   83034:	d017      	beq.n	83066 <_malloc_r+0x2be>
   83036:	f1b8 0f0f 	cmp.w	r8, #15
   8303a:	f240 80fa 	bls.w	83232 <_malloc_r+0x48a>
   8303e:	f04f 0c05 	mov.w	ip, #5
   83042:	6862      	ldr	r2, [r4, #4]
   83044:	f1a8 000c 	sub.w	r0, r8, #12
   83048:	f020 0007 	bic.w	r0, r0, #7
   8304c:	f002 0201 	and.w	r2, r2, #1
   83050:	eb04 0e00 	add.w	lr, r4, r0
   83054:	4302      	orrs	r2, r0
   83056:	280f      	cmp	r0, #15
   83058:	6062      	str	r2, [r4, #4]
   8305a:	f8ce c004 	str.w	ip, [lr, #4]
   8305e:	f8ce c008 	str.w	ip, [lr, #8]
   83062:	f200 8116 	bhi.w	83292 <_malloc_r+0x4ea>
   83066:	4b1d      	ldr	r3, [pc, #116]	; (830dc <_malloc_r+0x334>)
   83068:	68bc      	ldr	r4, [r7, #8]
   8306a:	681a      	ldr	r2, [r3, #0]
   8306c:	4291      	cmp	r1, r2
   8306e:	bf88      	it	hi
   83070:	6019      	strhi	r1, [r3, #0]
   83072:	4b1b      	ldr	r3, [pc, #108]	; (830e0 <_malloc_r+0x338>)
   83074:	681a      	ldr	r2, [r3, #0]
   83076:	4291      	cmp	r1, r2
   83078:	6862      	ldr	r2, [r4, #4]
   8307a:	bf88      	it	hi
   8307c:	6019      	strhi	r1, [r3, #0]
   8307e:	f022 0203 	bic.w	r2, r2, #3
   83082:	4296      	cmp	r6, r2
   83084:	eba2 0306 	sub.w	r3, r2, r6
   83088:	d801      	bhi.n	8308e <_malloc_r+0x2e6>
   8308a:	2b0f      	cmp	r3, #15
   8308c:	dc04      	bgt.n	83098 <_malloc_r+0x2f0>
   8308e:	4628      	mov	r0, r5
   83090:	f000 f9f2 	bl	83478 <__malloc_unlock>
   83094:	2400      	movs	r4, #0
   83096:	e74d      	b.n	82f34 <_malloc_r+0x18c>
   83098:	f046 0201 	orr.w	r2, r6, #1
   8309c:	f043 0301 	orr.w	r3, r3, #1
   830a0:	4426      	add	r6, r4
   830a2:	6062      	str	r2, [r4, #4]
   830a4:	4628      	mov	r0, r5
   830a6:	60be      	str	r6, [r7, #8]
   830a8:	3408      	adds	r4, #8
   830aa:	6073      	str	r3, [r6, #4]
   830ac:	f000 f9e4 	bl	83478 <__malloc_unlock>
   830b0:	4620      	mov	r0, r4
   830b2:	b003      	add	sp, #12
   830b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   830b8:	2b14      	cmp	r3, #20
   830ba:	d970      	bls.n	8319e <_malloc_r+0x3f6>
   830bc:	2b54      	cmp	r3, #84	; 0x54
   830be:	f200 80a2 	bhi.w	83206 <_malloc_r+0x45e>
   830c2:	0b33      	lsrs	r3, r6, #12
   830c4:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   830c8:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   830cc:	00c1      	lsls	r1, r0, #3
   830ce:	e68d      	b.n	82dec <_malloc_r+0x44>
   830d0:	200706d8 	.word	0x200706d8
   830d4:	20070cd4 	.word	0x20070cd4
   830d8:	20070ca4 	.word	0x20070ca4
   830dc:	20070ccc 	.word	0x20070ccc
   830e0:	20070cd0 	.word	0x20070cd0
   830e4:	200706e0 	.word	0x200706e0
   830e8:	20070ae0 	.word	0x20070ae0
   830ec:	0a5a      	lsrs	r2, r3, #9
   830ee:	2a04      	cmp	r2, #4
   830f0:	d95b      	bls.n	831aa <_malloc_r+0x402>
   830f2:	2a14      	cmp	r2, #20
   830f4:	f200 80ae 	bhi.w	83254 <_malloc_r+0x4ac>
   830f8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   830fc:	00c9      	lsls	r1, r1, #3
   830fe:	325b      	adds	r2, #91	; 0x5b
   83100:	eb07 0c01 	add.w	ip, r7, r1
   83104:	5879      	ldr	r1, [r7, r1]
   83106:	f1ac 0c08 	sub.w	ip, ip, #8
   8310a:	458c      	cmp	ip, r1
   8310c:	f000 8088 	beq.w	83220 <_malloc_r+0x478>
   83110:	684a      	ldr	r2, [r1, #4]
   83112:	f022 0203 	bic.w	r2, r2, #3
   83116:	4293      	cmp	r3, r2
   83118:	d273      	bcs.n	83202 <_malloc_r+0x45a>
   8311a:	6889      	ldr	r1, [r1, #8]
   8311c:	458c      	cmp	ip, r1
   8311e:	d1f7      	bne.n	83110 <_malloc_r+0x368>
   83120:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83124:	687a      	ldr	r2, [r7, #4]
   83126:	60e3      	str	r3, [r4, #12]
   83128:	f8c4 c008 	str.w	ip, [r4, #8]
   8312c:	609c      	str	r4, [r3, #8]
   8312e:	f8cc 400c 	str.w	r4, [ip, #12]
   83132:	e69e      	b.n	82e72 <_malloc_r+0xca>
   83134:	f046 0c01 	orr.w	ip, r6, #1
   83138:	f042 0101 	orr.w	r1, r2, #1
   8313c:	4426      	add	r6, r4
   8313e:	f8c4 c004 	str.w	ip, [r4, #4]
   83142:	4628      	mov	r0, r5
   83144:	617e      	str	r6, [r7, #20]
   83146:	613e      	str	r6, [r7, #16]
   83148:	f8c6 e00c 	str.w	lr, [r6, #12]
   8314c:	f8c6 e008 	str.w	lr, [r6, #8]
   83150:	6071      	str	r1, [r6, #4]
   83152:	50e2      	str	r2, [r4, r3]
   83154:	f000 f990 	bl	83478 <__malloc_unlock>
   83158:	3408      	adds	r4, #8
   8315a:	e6eb      	b.n	82f34 <_malloc_r+0x18c>
   8315c:	687a      	ldr	r2, [r7, #4]
   8315e:	e688      	b.n	82e72 <_malloc_r+0xca>
   83160:	f108 0801 	add.w	r8, r8, #1
   83164:	f018 0f03 	tst.w	r8, #3
   83168:	f10c 0c08 	add.w	ip, ip, #8
   8316c:	f47f ae93 	bne.w	82e96 <_malloc_r+0xee>
   83170:	e02d      	b.n	831ce <_malloc_r+0x426>
   83172:	68dc      	ldr	r4, [r3, #12]
   83174:	42a3      	cmp	r3, r4
   83176:	bf08      	it	eq
   83178:	3002      	addeq	r0, #2
   8317a:	f43f ae4b 	beq.w	82e14 <_malloc_r+0x6c>
   8317e:	e6c9      	b.n	82f14 <_malloc_r+0x16c>
   83180:	461c      	mov	r4, r3
   83182:	4419      	add	r1, r3
   83184:	684a      	ldr	r2, [r1, #4]
   83186:	68db      	ldr	r3, [r3, #12]
   83188:	f854 6f08 	ldr.w	r6, [r4, #8]!
   8318c:	f042 0201 	orr.w	r2, r2, #1
   83190:	604a      	str	r2, [r1, #4]
   83192:	4628      	mov	r0, r5
   83194:	60f3      	str	r3, [r6, #12]
   83196:	609e      	str	r6, [r3, #8]
   83198:	f000 f96e 	bl	83478 <__malloc_unlock>
   8319c:	e6ca      	b.n	82f34 <_malloc_r+0x18c>
   8319e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   831a2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   831a6:	00c1      	lsls	r1, r0, #3
   831a8:	e620      	b.n	82dec <_malloc_r+0x44>
   831aa:	099a      	lsrs	r2, r3, #6
   831ac:	f102 0139 	add.w	r1, r2, #57	; 0x39
   831b0:	00c9      	lsls	r1, r1, #3
   831b2:	3238      	adds	r2, #56	; 0x38
   831b4:	e7a4      	b.n	83100 <_malloc_r+0x358>
   831b6:	42bc      	cmp	r4, r7
   831b8:	d054      	beq.n	83264 <_malloc_r+0x4bc>
   831ba:	68bc      	ldr	r4, [r7, #8]
   831bc:	6862      	ldr	r2, [r4, #4]
   831be:	f022 0203 	bic.w	r2, r2, #3
   831c2:	e75e      	b.n	83082 <_malloc_r+0x2da>
   831c4:	f859 3908 	ldr.w	r3, [r9], #-8
   831c8:	4599      	cmp	r9, r3
   831ca:	f040 8086 	bne.w	832da <_malloc_r+0x532>
   831ce:	f010 0f03 	tst.w	r0, #3
   831d2:	f100 30ff 	add.w	r0, r0, #4294967295
   831d6:	d1f5      	bne.n	831c4 <_malloc_r+0x41c>
   831d8:	687b      	ldr	r3, [r7, #4]
   831da:	ea23 0304 	bic.w	r3, r3, r4
   831de:	607b      	str	r3, [r7, #4]
   831e0:	0064      	lsls	r4, r4, #1
   831e2:	429c      	cmp	r4, r3
   831e4:	f63f aec8 	bhi.w	82f78 <_malloc_r+0x1d0>
   831e8:	2c00      	cmp	r4, #0
   831ea:	f43f aec5 	beq.w	82f78 <_malloc_r+0x1d0>
   831ee:	421c      	tst	r4, r3
   831f0:	4640      	mov	r0, r8
   831f2:	f47f ae4c 	bne.w	82e8e <_malloc_r+0xe6>
   831f6:	0064      	lsls	r4, r4, #1
   831f8:	421c      	tst	r4, r3
   831fa:	f100 0004 	add.w	r0, r0, #4
   831fe:	d0fa      	beq.n	831f6 <_malloc_r+0x44e>
   83200:	e645      	b.n	82e8e <_malloc_r+0xe6>
   83202:	468c      	mov	ip, r1
   83204:	e78c      	b.n	83120 <_malloc_r+0x378>
   83206:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8320a:	d815      	bhi.n	83238 <_malloc_r+0x490>
   8320c:	0bf3      	lsrs	r3, r6, #15
   8320e:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83212:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83216:	00c1      	lsls	r1, r0, #3
   83218:	e5e8      	b.n	82dec <_malloc_r+0x44>
   8321a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8321e:	e6ee      	b.n	82ffe <_malloc_r+0x256>
   83220:	2101      	movs	r1, #1
   83222:	687b      	ldr	r3, [r7, #4]
   83224:	1092      	asrs	r2, r2, #2
   83226:	fa01 f202 	lsl.w	r2, r1, r2
   8322a:	431a      	orrs	r2, r3
   8322c:	607a      	str	r2, [r7, #4]
   8322e:	4663      	mov	r3, ip
   83230:	e779      	b.n	83126 <_malloc_r+0x37e>
   83232:	2301      	movs	r3, #1
   83234:	6053      	str	r3, [r2, #4]
   83236:	e72a      	b.n	8308e <_malloc_r+0x2e6>
   83238:	f240 5254 	movw	r2, #1364	; 0x554
   8323c:	4293      	cmp	r3, r2
   8323e:	d822      	bhi.n	83286 <_malloc_r+0x4de>
   83240:	0cb3      	lsrs	r3, r6, #18
   83242:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83246:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8324a:	00c1      	lsls	r1, r0, #3
   8324c:	e5ce      	b.n	82dec <_malloc_r+0x44>
   8324e:	f103 0b10 	add.w	fp, r3, #16
   83252:	e6af      	b.n	82fb4 <_malloc_r+0x20c>
   83254:	2a54      	cmp	r2, #84	; 0x54
   83256:	d829      	bhi.n	832ac <_malloc_r+0x504>
   83258:	0b1a      	lsrs	r2, r3, #12
   8325a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   8325e:	00c9      	lsls	r1, r1, #3
   83260:	326e      	adds	r2, #110	; 0x6e
   83262:	e74d      	b.n	83100 <_malloc_r+0x358>
   83264:	4b20      	ldr	r3, [pc, #128]	; (832e8 <_malloc_r+0x540>)
   83266:	6819      	ldr	r1, [r3, #0]
   83268:	4459      	add	r1, fp
   8326a:	6019      	str	r1, [r3, #0]
   8326c:	e6b3      	b.n	82fd6 <_malloc_r+0x22e>
   8326e:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83272:	2800      	cmp	r0, #0
   83274:	f47f aeaf 	bne.w	82fd6 <_malloc_r+0x22e>
   83278:	eb08 030b 	add.w	r3, r8, fp
   8327c:	68ba      	ldr	r2, [r7, #8]
   8327e:	f043 0301 	orr.w	r3, r3, #1
   83282:	6053      	str	r3, [r2, #4]
   83284:	e6ef      	b.n	83066 <_malloc_r+0x2be>
   83286:	207f      	movs	r0, #127	; 0x7f
   83288:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8328c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83290:	e5ac      	b.n	82dec <_malloc_r+0x44>
   83292:	f104 0108 	add.w	r1, r4, #8
   83296:	4628      	mov	r0, r5
   83298:	9300      	str	r3, [sp, #0]
   8329a:	f7ff fa67 	bl	8276c <_free_r>
   8329e:	9b00      	ldr	r3, [sp, #0]
   832a0:	6819      	ldr	r1, [r3, #0]
   832a2:	e6e0      	b.n	83066 <_malloc_r+0x2be>
   832a4:	2001      	movs	r0, #1
   832a6:	f04f 0900 	mov.w	r9, #0
   832aa:	e6bd      	b.n	83028 <_malloc_r+0x280>
   832ac:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   832b0:	d805      	bhi.n	832be <_malloc_r+0x516>
   832b2:	0bda      	lsrs	r2, r3, #15
   832b4:	f102 0178 	add.w	r1, r2, #120	; 0x78
   832b8:	00c9      	lsls	r1, r1, #3
   832ba:	3277      	adds	r2, #119	; 0x77
   832bc:	e720      	b.n	83100 <_malloc_r+0x358>
   832be:	f240 5154 	movw	r1, #1364	; 0x554
   832c2:	428a      	cmp	r2, r1
   832c4:	d805      	bhi.n	832d2 <_malloc_r+0x52a>
   832c6:	0c9a      	lsrs	r2, r3, #18
   832c8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   832cc:	00c9      	lsls	r1, r1, #3
   832ce:	327c      	adds	r2, #124	; 0x7c
   832d0:	e716      	b.n	83100 <_malloc_r+0x358>
   832d2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   832d6:	227e      	movs	r2, #126	; 0x7e
   832d8:	e712      	b.n	83100 <_malloc_r+0x358>
   832da:	687b      	ldr	r3, [r7, #4]
   832dc:	e780      	b.n	831e0 <_malloc_r+0x438>
   832de:	08f0      	lsrs	r0, r6, #3
   832e0:	f106 0308 	add.w	r3, r6, #8
   832e4:	e60e      	b.n	82f04 <_malloc_r+0x15c>
   832e6:	bf00      	nop
   832e8:	20070ca4 	.word	0x20070ca4

000832ec <__ascii_mbtowc>:
   832ec:	b082      	sub	sp, #8
   832ee:	b149      	cbz	r1, 83304 <__ascii_mbtowc+0x18>
   832f0:	b15a      	cbz	r2, 8330a <__ascii_mbtowc+0x1e>
   832f2:	b16b      	cbz	r3, 83310 <__ascii_mbtowc+0x24>
   832f4:	7813      	ldrb	r3, [r2, #0]
   832f6:	600b      	str	r3, [r1, #0]
   832f8:	7812      	ldrb	r2, [r2, #0]
   832fa:	1c10      	adds	r0, r2, #0
   832fc:	bf18      	it	ne
   832fe:	2001      	movne	r0, #1
   83300:	b002      	add	sp, #8
   83302:	4770      	bx	lr
   83304:	a901      	add	r1, sp, #4
   83306:	2a00      	cmp	r2, #0
   83308:	d1f3      	bne.n	832f2 <__ascii_mbtowc+0x6>
   8330a:	4610      	mov	r0, r2
   8330c:	b002      	add	sp, #8
   8330e:	4770      	bx	lr
   83310:	f06f 0001 	mvn.w	r0, #1
   83314:	e7f4      	b.n	83300 <__ascii_mbtowc+0x14>
   83316:	bf00      	nop

00083318 <memchr>:
   83318:	0783      	lsls	r3, r0, #30
   8331a:	b470      	push	{r4, r5, r6}
   8331c:	b2cd      	uxtb	r5, r1
   8331e:	d03d      	beq.n	8339c <memchr+0x84>
   83320:	1e54      	subs	r4, r2, #1
   83322:	b30a      	cbz	r2, 83368 <memchr+0x50>
   83324:	7803      	ldrb	r3, [r0, #0]
   83326:	42ab      	cmp	r3, r5
   83328:	d01f      	beq.n	8336a <memchr+0x52>
   8332a:	1c43      	adds	r3, r0, #1
   8332c:	e005      	b.n	8333a <memchr+0x22>
   8332e:	f114 34ff 	adds.w	r4, r4, #4294967295
   83332:	d319      	bcc.n	83368 <memchr+0x50>
   83334:	7802      	ldrb	r2, [r0, #0]
   83336:	42aa      	cmp	r2, r5
   83338:	d017      	beq.n	8336a <memchr+0x52>
   8333a:	f013 0f03 	tst.w	r3, #3
   8333e:	4618      	mov	r0, r3
   83340:	f103 0301 	add.w	r3, r3, #1
   83344:	d1f3      	bne.n	8332e <memchr+0x16>
   83346:	2c03      	cmp	r4, #3
   83348:	d811      	bhi.n	8336e <memchr+0x56>
   8334a:	b34c      	cbz	r4, 833a0 <memchr+0x88>
   8334c:	7803      	ldrb	r3, [r0, #0]
   8334e:	42ab      	cmp	r3, r5
   83350:	d00b      	beq.n	8336a <memchr+0x52>
   83352:	4404      	add	r4, r0
   83354:	1c43      	adds	r3, r0, #1
   83356:	e002      	b.n	8335e <memchr+0x46>
   83358:	7802      	ldrb	r2, [r0, #0]
   8335a:	42aa      	cmp	r2, r5
   8335c:	d005      	beq.n	8336a <memchr+0x52>
   8335e:	429c      	cmp	r4, r3
   83360:	4618      	mov	r0, r3
   83362:	f103 0301 	add.w	r3, r3, #1
   83366:	d1f7      	bne.n	83358 <memchr+0x40>
   83368:	2000      	movs	r0, #0
   8336a:	bc70      	pop	{r4, r5, r6}
   8336c:	4770      	bx	lr
   8336e:	0209      	lsls	r1, r1, #8
   83370:	b289      	uxth	r1, r1
   83372:	4329      	orrs	r1, r5
   83374:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83378:	6803      	ldr	r3, [r0, #0]
   8337a:	4606      	mov	r6, r0
   8337c:	404b      	eors	r3, r1
   8337e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   83382:	ea22 0303 	bic.w	r3, r2, r3
   83386:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8338a:	f100 0004 	add.w	r0, r0, #4
   8338e:	d103      	bne.n	83398 <memchr+0x80>
   83390:	3c04      	subs	r4, #4
   83392:	2c03      	cmp	r4, #3
   83394:	d8f0      	bhi.n	83378 <memchr+0x60>
   83396:	e7d8      	b.n	8334a <memchr+0x32>
   83398:	4630      	mov	r0, r6
   8339a:	e7d7      	b.n	8334c <memchr+0x34>
   8339c:	4614      	mov	r4, r2
   8339e:	e7d2      	b.n	83346 <memchr+0x2e>
   833a0:	4620      	mov	r0, r4
   833a2:	e7e2      	b.n	8336a <memchr+0x52>

000833a4 <memmove>:
   833a4:	4288      	cmp	r0, r1
   833a6:	b5f0      	push	{r4, r5, r6, r7, lr}
   833a8:	d90d      	bls.n	833c6 <memmove+0x22>
   833aa:	188b      	adds	r3, r1, r2
   833ac:	4298      	cmp	r0, r3
   833ae:	d20a      	bcs.n	833c6 <memmove+0x22>
   833b0:	1884      	adds	r4, r0, r2
   833b2:	2a00      	cmp	r2, #0
   833b4:	d051      	beq.n	8345a <memmove+0xb6>
   833b6:	4622      	mov	r2, r4
   833b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   833bc:	4299      	cmp	r1, r3
   833be:	f802 4d01 	strb.w	r4, [r2, #-1]!
   833c2:	d1f9      	bne.n	833b8 <memmove+0x14>
   833c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   833c6:	2a0f      	cmp	r2, #15
   833c8:	d948      	bls.n	8345c <memmove+0xb8>
   833ca:	ea41 0300 	orr.w	r3, r1, r0
   833ce:	079b      	lsls	r3, r3, #30
   833d0:	d146      	bne.n	83460 <memmove+0xbc>
   833d2:	4615      	mov	r5, r2
   833d4:	f100 0410 	add.w	r4, r0, #16
   833d8:	f101 0310 	add.w	r3, r1, #16
   833dc:	f853 6c10 	ldr.w	r6, [r3, #-16]
   833e0:	3d10      	subs	r5, #16
   833e2:	f844 6c10 	str.w	r6, [r4, #-16]
   833e6:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   833ea:	2d0f      	cmp	r5, #15
   833ec:	f844 6c0c 	str.w	r6, [r4, #-12]
   833f0:	f853 6c08 	ldr.w	r6, [r3, #-8]
   833f4:	f104 0410 	add.w	r4, r4, #16
   833f8:	f844 6c18 	str.w	r6, [r4, #-24]
   833fc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   83400:	f103 0310 	add.w	r3, r3, #16
   83404:	f844 6c14 	str.w	r6, [r4, #-20]
   83408:	d8e8      	bhi.n	833dc <memmove+0x38>
   8340a:	f1a2 0310 	sub.w	r3, r2, #16
   8340e:	f023 030f 	bic.w	r3, r3, #15
   83412:	f002 0e0f 	and.w	lr, r2, #15
   83416:	3310      	adds	r3, #16
   83418:	f1be 0f03 	cmp.w	lr, #3
   8341c:	4419      	add	r1, r3
   8341e:	4403      	add	r3, r0
   83420:	d921      	bls.n	83466 <memmove+0xc2>
   83422:	460e      	mov	r6, r1
   83424:	4674      	mov	r4, lr
   83426:	1f1d      	subs	r5, r3, #4
   83428:	f856 7b04 	ldr.w	r7, [r6], #4
   8342c:	3c04      	subs	r4, #4
   8342e:	2c03      	cmp	r4, #3
   83430:	f845 7f04 	str.w	r7, [r5, #4]!
   83434:	d8f8      	bhi.n	83428 <memmove+0x84>
   83436:	f1ae 0404 	sub.w	r4, lr, #4
   8343a:	f024 0403 	bic.w	r4, r4, #3
   8343e:	3404      	adds	r4, #4
   83440:	4421      	add	r1, r4
   83442:	4423      	add	r3, r4
   83444:	f002 0203 	and.w	r2, r2, #3
   83448:	b162      	cbz	r2, 83464 <memmove+0xc0>
   8344a:	3b01      	subs	r3, #1
   8344c:	440a      	add	r2, r1
   8344e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83452:	428a      	cmp	r2, r1
   83454:	f803 4f01 	strb.w	r4, [r3, #1]!
   83458:	d1f9      	bne.n	8344e <memmove+0xaa>
   8345a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8345c:	4603      	mov	r3, r0
   8345e:	e7f3      	b.n	83448 <memmove+0xa4>
   83460:	4603      	mov	r3, r0
   83462:	e7f2      	b.n	8344a <memmove+0xa6>
   83464:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83466:	4672      	mov	r2, lr
   83468:	e7ee      	b.n	83448 <memmove+0xa4>
   8346a:	bf00      	nop

0008346c <__malloc_lock>:
   8346c:	4801      	ldr	r0, [pc, #4]	; (83474 <__malloc_lock+0x8>)
   8346e:	f7ff bc17 	b.w	82ca0 <__retarget_lock_acquire_recursive>
   83472:	bf00      	nop
   83474:	20070cf4 	.word	0x20070cf4

00083478 <__malloc_unlock>:
   83478:	4801      	ldr	r0, [pc, #4]	; (83480 <__malloc_unlock+0x8>)
   8347a:	f7ff bc13 	b.w	82ca4 <__retarget_lock_release_recursive>
   8347e:	bf00      	nop
   83480:	20070cf4 	.word	0x20070cf4

00083484 <_realloc_r>:
   83484:	2900      	cmp	r1, #0
   83486:	f000 8094 	beq.w	835b2 <_realloc_r+0x12e>
   8348a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8348e:	460c      	mov	r4, r1
   83490:	4615      	mov	r5, r2
   83492:	b083      	sub	sp, #12
   83494:	4680      	mov	r8, r0
   83496:	f105 060b 	add.w	r6, r5, #11
   8349a:	f7ff ffe7 	bl	8346c <__malloc_lock>
   8349e:	f854 ec04 	ldr.w	lr, [r4, #-4]
   834a2:	2e16      	cmp	r6, #22
   834a4:	f02e 0703 	bic.w	r7, lr, #3
   834a8:	f1a4 0908 	sub.w	r9, r4, #8
   834ac:	d83c      	bhi.n	83528 <_realloc_r+0xa4>
   834ae:	2210      	movs	r2, #16
   834b0:	4616      	mov	r6, r2
   834b2:	42b5      	cmp	r5, r6
   834b4:	d83d      	bhi.n	83532 <_realloc_r+0xae>
   834b6:	4297      	cmp	r7, r2
   834b8:	da43      	bge.n	83542 <_realloc_r+0xbe>
   834ba:	4bc6      	ldr	r3, [pc, #792]	; (837d4 <_realloc_r+0x350>)
   834bc:	eb09 0007 	add.w	r0, r9, r7
   834c0:	6899      	ldr	r1, [r3, #8]
   834c2:	4288      	cmp	r0, r1
   834c4:	f000 80c3 	beq.w	8364e <_realloc_r+0x1ca>
   834c8:	6843      	ldr	r3, [r0, #4]
   834ca:	f023 0101 	bic.w	r1, r3, #1
   834ce:	4401      	add	r1, r0
   834d0:	6849      	ldr	r1, [r1, #4]
   834d2:	07c9      	lsls	r1, r1, #31
   834d4:	d54d      	bpl.n	83572 <_realloc_r+0xee>
   834d6:	f01e 0f01 	tst.w	lr, #1
   834da:	f000 809b 	beq.w	83614 <_realloc_r+0x190>
   834de:	4629      	mov	r1, r5
   834e0:	4640      	mov	r0, r8
   834e2:	f7ff fc61 	bl	82da8 <_malloc_r>
   834e6:	4605      	mov	r5, r0
   834e8:	2800      	cmp	r0, #0
   834ea:	d03b      	beq.n	83564 <_realloc_r+0xe0>
   834ec:	f854 3c04 	ldr.w	r3, [r4, #-4]
   834f0:	f1a0 0208 	sub.w	r2, r0, #8
   834f4:	f023 0301 	bic.w	r3, r3, #1
   834f8:	444b      	add	r3, r9
   834fa:	429a      	cmp	r2, r3
   834fc:	f000 812b 	beq.w	83756 <_realloc_r+0x2d2>
   83500:	1f3a      	subs	r2, r7, #4
   83502:	2a24      	cmp	r2, #36	; 0x24
   83504:	f200 8118 	bhi.w	83738 <_realloc_r+0x2b4>
   83508:	2a13      	cmp	r2, #19
   8350a:	f200 80eb 	bhi.w	836e4 <_realloc_r+0x260>
   8350e:	4603      	mov	r3, r0
   83510:	4622      	mov	r2, r4
   83512:	6811      	ldr	r1, [r2, #0]
   83514:	6019      	str	r1, [r3, #0]
   83516:	6851      	ldr	r1, [r2, #4]
   83518:	6059      	str	r1, [r3, #4]
   8351a:	6892      	ldr	r2, [r2, #8]
   8351c:	609a      	str	r2, [r3, #8]
   8351e:	4621      	mov	r1, r4
   83520:	4640      	mov	r0, r8
   83522:	f7ff f923 	bl	8276c <_free_r>
   83526:	e01d      	b.n	83564 <_realloc_r+0xe0>
   83528:	f026 0607 	bic.w	r6, r6, #7
   8352c:	2e00      	cmp	r6, #0
   8352e:	4632      	mov	r2, r6
   83530:	dabf      	bge.n	834b2 <_realloc_r+0x2e>
   83532:	2500      	movs	r5, #0
   83534:	230c      	movs	r3, #12
   83536:	4628      	mov	r0, r5
   83538:	f8c8 3000 	str.w	r3, [r8]
   8353c:	b003      	add	sp, #12
   8353e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83542:	4625      	mov	r5, r4
   83544:	1bbb      	subs	r3, r7, r6
   83546:	2b0f      	cmp	r3, #15
   83548:	f8d9 2004 	ldr.w	r2, [r9, #4]
   8354c:	d81d      	bhi.n	8358a <_realloc_r+0x106>
   8354e:	f002 0201 	and.w	r2, r2, #1
   83552:	433a      	orrs	r2, r7
   83554:	eb09 0107 	add.w	r1, r9, r7
   83558:	f8c9 2004 	str.w	r2, [r9, #4]
   8355c:	684b      	ldr	r3, [r1, #4]
   8355e:	f043 0301 	orr.w	r3, r3, #1
   83562:	604b      	str	r3, [r1, #4]
   83564:	4640      	mov	r0, r8
   83566:	f7ff ff87 	bl	83478 <__malloc_unlock>
   8356a:	4628      	mov	r0, r5
   8356c:	b003      	add	sp, #12
   8356e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83572:	f023 0303 	bic.w	r3, r3, #3
   83576:	18f9      	adds	r1, r7, r3
   83578:	4291      	cmp	r1, r2
   8357a:	db1d      	blt.n	835b8 <_realloc_r+0x134>
   8357c:	68c3      	ldr	r3, [r0, #12]
   8357e:	6882      	ldr	r2, [r0, #8]
   83580:	4625      	mov	r5, r4
   83582:	60d3      	str	r3, [r2, #12]
   83584:	460f      	mov	r7, r1
   83586:	609a      	str	r2, [r3, #8]
   83588:	e7dc      	b.n	83544 <_realloc_r+0xc0>
   8358a:	f002 0201 	and.w	r2, r2, #1
   8358e:	eb09 0106 	add.w	r1, r9, r6
   83592:	f043 0301 	orr.w	r3, r3, #1
   83596:	4332      	orrs	r2, r6
   83598:	f8c9 2004 	str.w	r2, [r9, #4]
   8359c:	444f      	add	r7, r9
   8359e:	604b      	str	r3, [r1, #4]
   835a0:	687b      	ldr	r3, [r7, #4]
   835a2:	3108      	adds	r1, #8
   835a4:	f043 0301 	orr.w	r3, r3, #1
   835a8:	607b      	str	r3, [r7, #4]
   835aa:	4640      	mov	r0, r8
   835ac:	f7ff f8de 	bl	8276c <_free_r>
   835b0:	e7d8      	b.n	83564 <_realloc_r+0xe0>
   835b2:	4611      	mov	r1, r2
   835b4:	f7ff bbf8 	b.w	82da8 <_malloc_r>
   835b8:	f01e 0f01 	tst.w	lr, #1
   835bc:	d18f      	bne.n	834de <_realloc_r+0x5a>
   835be:	f854 1c08 	ldr.w	r1, [r4, #-8]
   835c2:	eba9 0a01 	sub.w	sl, r9, r1
   835c6:	f8da 1004 	ldr.w	r1, [sl, #4]
   835ca:	f021 0103 	bic.w	r1, r1, #3
   835ce:	440b      	add	r3, r1
   835d0:	443b      	add	r3, r7
   835d2:	4293      	cmp	r3, r2
   835d4:	db26      	blt.n	83624 <_realloc_r+0x1a0>
   835d6:	4655      	mov	r5, sl
   835d8:	68c1      	ldr	r1, [r0, #12]
   835da:	6880      	ldr	r0, [r0, #8]
   835dc:	1f3a      	subs	r2, r7, #4
   835de:	60c1      	str	r1, [r0, #12]
   835e0:	6088      	str	r0, [r1, #8]
   835e2:	f855 0f08 	ldr.w	r0, [r5, #8]!
   835e6:	f8da 100c 	ldr.w	r1, [sl, #12]
   835ea:	2a24      	cmp	r2, #36	; 0x24
   835ec:	60c1      	str	r1, [r0, #12]
   835ee:	6088      	str	r0, [r1, #8]
   835f0:	d826      	bhi.n	83640 <_realloc_r+0x1bc>
   835f2:	2a13      	cmp	r2, #19
   835f4:	f240 8081 	bls.w	836fa <_realloc_r+0x276>
   835f8:	6821      	ldr	r1, [r4, #0]
   835fa:	2a1b      	cmp	r2, #27
   835fc:	f8ca 1008 	str.w	r1, [sl, #8]
   83600:	6861      	ldr	r1, [r4, #4]
   83602:	f8ca 100c 	str.w	r1, [sl, #12]
   83606:	f200 80ad 	bhi.w	83764 <_realloc_r+0x2e0>
   8360a:	f104 0008 	add.w	r0, r4, #8
   8360e:	f10a 0210 	add.w	r2, sl, #16
   83612:	e074      	b.n	836fe <_realloc_r+0x27a>
   83614:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83618:	eba9 0a03 	sub.w	sl, r9, r3
   8361c:	f8da 1004 	ldr.w	r1, [sl, #4]
   83620:	f021 0103 	bic.w	r1, r1, #3
   83624:	187b      	adds	r3, r7, r1
   83626:	4293      	cmp	r3, r2
   83628:	f6ff af59 	blt.w	834de <_realloc_r+0x5a>
   8362c:	4655      	mov	r5, sl
   8362e:	f8da 100c 	ldr.w	r1, [sl, #12]
   83632:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83636:	1f3a      	subs	r2, r7, #4
   83638:	2a24      	cmp	r2, #36	; 0x24
   8363a:	60c1      	str	r1, [r0, #12]
   8363c:	6088      	str	r0, [r1, #8]
   8363e:	d9d8      	bls.n	835f2 <_realloc_r+0x16e>
   83640:	4621      	mov	r1, r4
   83642:	4628      	mov	r0, r5
   83644:	461f      	mov	r7, r3
   83646:	46d1      	mov	r9, sl
   83648:	f7ff feac 	bl	833a4 <memmove>
   8364c:	e77a      	b.n	83544 <_realloc_r+0xc0>
   8364e:	6841      	ldr	r1, [r0, #4]
   83650:	f106 0010 	add.w	r0, r6, #16
   83654:	f021 0b03 	bic.w	fp, r1, #3
   83658:	44bb      	add	fp, r7
   8365a:	4583      	cmp	fp, r0
   8365c:	da58      	bge.n	83710 <_realloc_r+0x28c>
   8365e:	f01e 0f01 	tst.w	lr, #1
   83662:	f47f af3c 	bne.w	834de <_realloc_r+0x5a>
   83666:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8366a:	eba9 0a01 	sub.w	sl, r9, r1
   8366e:	f8da 1004 	ldr.w	r1, [sl, #4]
   83672:	f021 0103 	bic.w	r1, r1, #3
   83676:	448b      	add	fp, r1
   83678:	4558      	cmp	r0, fp
   8367a:	dcd3      	bgt.n	83624 <_realloc_r+0x1a0>
   8367c:	4655      	mov	r5, sl
   8367e:	f8da 100c 	ldr.w	r1, [sl, #12]
   83682:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83686:	1f3a      	subs	r2, r7, #4
   83688:	2a24      	cmp	r2, #36	; 0x24
   8368a:	60c1      	str	r1, [r0, #12]
   8368c:	6088      	str	r0, [r1, #8]
   8368e:	f200 808d 	bhi.w	837ac <_realloc_r+0x328>
   83692:	2a13      	cmp	r2, #19
   83694:	f240 8087 	bls.w	837a6 <_realloc_r+0x322>
   83698:	6821      	ldr	r1, [r4, #0]
   8369a:	2a1b      	cmp	r2, #27
   8369c:	f8ca 1008 	str.w	r1, [sl, #8]
   836a0:	6861      	ldr	r1, [r4, #4]
   836a2:	f8ca 100c 	str.w	r1, [sl, #12]
   836a6:	f200 8088 	bhi.w	837ba <_realloc_r+0x336>
   836aa:	f104 0108 	add.w	r1, r4, #8
   836ae:	f10a 0210 	add.w	r2, sl, #16
   836b2:	6808      	ldr	r0, [r1, #0]
   836b4:	6010      	str	r0, [r2, #0]
   836b6:	6848      	ldr	r0, [r1, #4]
   836b8:	6050      	str	r0, [r2, #4]
   836ba:	6889      	ldr	r1, [r1, #8]
   836bc:	6091      	str	r1, [r2, #8]
   836be:	ebab 0206 	sub.w	r2, fp, r6
   836c2:	eb0a 0106 	add.w	r1, sl, r6
   836c6:	f042 0201 	orr.w	r2, r2, #1
   836ca:	6099      	str	r1, [r3, #8]
   836cc:	604a      	str	r2, [r1, #4]
   836ce:	f8da 3004 	ldr.w	r3, [sl, #4]
   836d2:	4640      	mov	r0, r8
   836d4:	f003 0301 	and.w	r3, r3, #1
   836d8:	431e      	orrs	r6, r3
   836da:	f8ca 6004 	str.w	r6, [sl, #4]
   836de:	f7ff fecb 	bl	83478 <__malloc_unlock>
   836e2:	e742      	b.n	8356a <_realloc_r+0xe6>
   836e4:	6823      	ldr	r3, [r4, #0]
   836e6:	2a1b      	cmp	r2, #27
   836e8:	6003      	str	r3, [r0, #0]
   836ea:	6863      	ldr	r3, [r4, #4]
   836ec:	6043      	str	r3, [r0, #4]
   836ee:	d827      	bhi.n	83740 <_realloc_r+0x2bc>
   836f0:	f100 0308 	add.w	r3, r0, #8
   836f4:	f104 0208 	add.w	r2, r4, #8
   836f8:	e70b      	b.n	83512 <_realloc_r+0x8e>
   836fa:	4620      	mov	r0, r4
   836fc:	462a      	mov	r2, r5
   836fe:	6801      	ldr	r1, [r0, #0]
   83700:	461f      	mov	r7, r3
   83702:	6011      	str	r1, [r2, #0]
   83704:	6841      	ldr	r1, [r0, #4]
   83706:	46d1      	mov	r9, sl
   83708:	6051      	str	r1, [r2, #4]
   8370a:	6883      	ldr	r3, [r0, #8]
   8370c:	6093      	str	r3, [r2, #8]
   8370e:	e719      	b.n	83544 <_realloc_r+0xc0>
   83710:	ebab 0b06 	sub.w	fp, fp, r6
   83714:	eb09 0106 	add.w	r1, r9, r6
   83718:	f04b 0201 	orr.w	r2, fp, #1
   8371c:	6099      	str	r1, [r3, #8]
   8371e:	604a      	str	r2, [r1, #4]
   83720:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83724:	4640      	mov	r0, r8
   83726:	f003 0301 	and.w	r3, r3, #1
   8372a:	431e      	orrs	r6, r3
   8372c:	f844 6c04 	str.w	r6, [r4, #-4]
   83730:	f7ff fea2 	bl	83478 <__malloc_unlock>
   83734:	4625      	mov	r5, r4
   83736:	e718      	b.n	8356a <_realloc_r+0xe6>
   83738:	4621      	mov	r1, r4
   8373a:	f7ff fe33 	bl	833a4 <memmove>
   8373e:	e6ee      	b.n	8351e <_realloc_r+0x9a>
   83740:	68a3      	ldr	r3, [r4, #8]
   83742:	2a24      	cmp	r2, #36	; 0x24
   83744:	6083      	str	r3, [r0, #8]
   83746:	68e3      	ldr	r3, [r4, #12]
   83748:	60c3      	str	r3, [r0, #12]
   8374a:	d018      	beq.n	8377e <_realloc_r+0x2fa>
   8374c:	f100 0310 	add.w	r3, r0, #16
   83750:	f104 0210 	add.w	r2, r4, #16
   83754:	e6dd      	b.n	83512 <_realloc_r+0x8e>
   83756:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8375a:	4625      	mov	r5, r4
   8375c:	f023 0303 	bic.w	r3, r3, #3
   83760:	441f      	add	r7, r3
   83762:	e6ef      	b.n	83544 <_realloc_r+0xc0>
   83764:	68a1      	ldr	r1, [r4, #8]
   83766:	2a24      	cmp	r2, #36	; 0x24
   83768:	f8ca 1010 	str.w	r1, [sl, #16]
   8376c:	68e1      	ldr	r1, [r4, #12]
   8376e:	f8ca 1014 	str.w	r1, [sl, #20]
   83772:	d00d      	beq.n	83790 <_realloc_r+0x30c>
   83774:	f104 0010 	add.w	r0, r4, #16
   83778:	f10a 0218 	add.w	r2, sl, #24
   8377c:	e7bf      	b.n	836fe <_realloc_r+0x27a>
   8377e:	6922      	ldr	r2, [r4, #16]
   83780:	f100 0318 	add.w	r3, r0, #24
   83784:	6102      	str	r2, [r0, #16]
   83786:	6961      	ldr	r1, [r4, #20]
   83788:	f104 0218 	add.w	r2, r4, #24
   8378c:	6141      	str	r1, [r0, #20]
   8378e:	e6c0      	b.n	83512 <_realloc_r+0x8e>
   83790:	6922      	ldr	r2, [r4, #16]
   83792:	f104 0018 	add.w	r0, r4, #24
   83796:	f8ca 2018 	str.w	r2, [sl, #24]
   8379a:	6961      	ldr	r1, [r4, #20]
   8379c:	f10a 0220 	add.w	r2, sl, #32
   837a0:	f8ca 101c 	str.w	r1, [sl, #28]
   837a4:	e7ab      	b.n	836fe <_realloc_r+0x27a>
   837a6:	4621      	mov	r1, r4
   837a8:	462a      	mov	r2, r5
   837aa:	e782      	b.n	836b2 <_realloc_r+0x22e>
   837ac:	4621      	mov	r1, r4
   837ae:	4628      	mov	r0, r5
   837b0:	9301      	str	r3, [sp, #4]
   837b2:	f7ff fdf7 	bl	833a4 <memmove>
   837b6:	9b01      	ldr	r3, [sp, #4]
   837b8:	e781      	b.n	836be <_realloc_r+0x23a>
   837ba:	68a1      	ldr	r1, [r4, #8]
   837bc:	2a24      	cmp	r2, #36	; 0x24
   837be:	f8ca 1010 	str.w	r1, [sl, #16]
   837c2:	68e1      	ldr	r1, [r4, #12]
   837c4:	f8ca 1014 	str.w	r1, [sl, #20]
   837c8:	d006      	beq.n	837d8 <_realloc_r+0x354>
   837ca:	f104 0110 	add.w	r1, r4, #16
   837ce:	f10a 0218 	add.w	r2, sl, #24
   837d2:	e76e      	b.n	836b2 <_realloc_r+0x22e>
   837d4:	200706d8 	.word	0x200706d8
   837d8:	6922      	ldr	r2, [r4, #16]
   837da:	f104 0118 	add.w	r1, r4, #24
   837de:	f8ca 2018 	str.w	r2, [sl, #24]
   837e2:	6960      	ldr	r0, [r4, #20]
   837e4:	f10a 0220 	add.w	r2, sl, #32
   837e8:	f8ca 001c 	str.w	r0, [sl, #28]
   837ec:	e761      	b.n	836b2 <_realloc_r+0x22e>
   837ee:	bf00      	nop

000837f0 <_sbrk_r>:
   837f0:	b538      	push	{r3, r4, r5, lr}
   837f2:	2300      	movs	r3, #0
   837f4:	4c06      	ldr	r4, [pc, #24]	; (83810 <_sbrk_r+0x20>)
   837f6:	4605      	mov	r5, r0
   837f8:	4608      	mov	r0, r1
   837fa:	6023      	str	r3, [r4, #0]
   837fc:	f7fd fbfa 	bl	80ff4 <_sbrk>
   83800:	1c43      	adds	r3, r0, #1
   83802:	d000      	beq.n	83806 <_sbrk_r+0x16>
   83804:	bd38      	pop	{r3, r4, r5, pc}
   83806:	6823      	ldr	r3, [r4, #0]
   83808:	2b00      	cmp	r3, #0
   8380a:	d0fb      	beq.n	83804 <_sbrk_r+0x14>
   8380c:	602b      	str	r3, [r5, #0]
   8380e:	bd38      	pop	{r3, r4, r5, pc}
   83810:	20070d08 	.word	0x20070d08

00083814 <__sread>:
   83814:	b510      	push	{r4, lr}
   83816:	460c      	mov	r4, r1
   83818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8381c:	f000 f9f4 	bl	83c08 <_read_r>
   83820:	2800      	cmp	r0, #0
   83822:	db03      	blt.n	8382c <__sread+0x18>
   83824:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83826:	4403      	add	r3, r0
   83828:	6523      	str	r3, [r4, #80]	; 0x50
   8382a:	bd10      	pop	{r4, pc}
   8382c:	89a3      	ldrh	r3, [r4, #12]
   8382e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83832:	81a3      	strh	r3, [r4, #12]
   83834:	bd10      	pop	{r4, pc}
   83836:	bf00      	nop

00083838 <__swrite>:
   83838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8383c:	460c      	mov	r4, r1
   8383e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   83842:	461f      	mov	r7, r3
   83844:	05cb      	lsls	r3, r1, #23
   83846:	4616      	mov	r6, r2
   83848:	4605      	mov	r5, r0
   8384a:	d507      	bpl.n	8385c <__swrite+0x24>
   8384c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83850:	2302      	movs	r3, #2
   83852:	2200      	movs	r2, #0
   83854:	f000 f9c2 	bl	83bdc <_lseek_r>
   83858:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   8385c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83860:	81a1      	strh	r1, [r4, #12]
   83862:	463b      	mov	r3, r7
   83864:	4632      	mov	r2, r6
   83866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8386a:	4628      	mov	r0, r5
   8386c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83870:	f000 b8a2 	b.w	839b8 <_write_r>

00083874 <__sseek>:
   83874:	b510      	push	{r4, lr}
   83876:	460c      	mov	r4, r1
   83878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8387c:	f000 f9ae 	bl	83bdc <_lseek_r>
   83880:	89a3      	ldrh	r3, [r4, #12]
   83882:	1c42      	adds	r2, r0, #1
   83884:	bf0e      	itee	eq
   83886:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8388a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8388e:	6520      	strne	r0, [r4, #80]	; 0x50
   83890:	81a3      	strh	r3, [r4, #12]
   83892:	bd10      	pop	{r4, pc}

00083894 <__sclose>:
   83894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83898:	f000 b906 	b.w	83aa8 <_close_r>

0008389c <__swbuf_r>:
   8389c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8389e:	460d      	mov	r5, r1
   838a0:	4614      	mov	r4, r2
   838a2:	4606      	mov	r6, r0
   838a4:	b110      	cbz	r0, 838ac <__swbuf_r+0x10>
   838a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   838a8:	2b00      	cmp	r3, #0
   838aa:	d04b      	beq.n	83944 <__swbuf_r+0xa8>
   838ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   838b0:	69a3      	ldr	r3, [r4, #24]
   838b2:	b291      	uxth	r1, r2
   838b4:	0708      	lsls	r0, r1, #28
   838b6:	60a3      	str	r3, [r4, #8]
   838b8:	d539      	bpl.n	8392e <__swbuf_r+0x92>
   838ba:	6923      	ldr	r3, [r4, #16]
   838bc:	2b00      	cmp	r3, #0
   838be:	d036      	beq.n	8392e <__swbuf_r+0x92>
   838c0:	b2ed      	uxtb	r5, r5
   838c2:	0489      	lsls	r1, r1, #18
   838c4:	462f      	mov	r7, r5
   838c6:	d515      	bpl.n	838f4 <__swbuf_r+0x58>
   838c8:	6822      	ldr	r2, [r4, #0]
   838ca:	6961      	ldr	r1, [r4, #20]
   838cc:	1ad3      	subs	r3, r2, r3
   838ce:	428b      	cmp	r3, r1
   838d0:	da1c      	bge.n	8390c <__swbuf_r+0x70>
   838d2:	3301      	adds	r3, #1
   838d4:	68a1      	ldr	r1, [r4, #8]
   838d6:	1c50      	adds	r0, r2, #1
   838d8:	3901      	subs	r1, #1
   838da:	60a1      	str	r1, [r4, #8]
   838dc:	6020      	str	r0, [r4, #0]
   838de:	7015      	strb	r5, [r2, #0]
   838e0:	6962      	ldr	r2, [r4, #20]
   838e2:	429a      	cmp	r2, r3
   838e4:	d01a      	beq.n	8391c <__swbuf_r+0x80>
   838e6:	89a3      	ldrh	r3, [r4, #12]
   838e8:	07db      	lsls	r3, r3, #31
   838ea:	d501      	bpl.n	838f0 <__swbuf_r+0x54>
   838ec:	2d0a      	cmp	r5, #10
   838ee:	d015      	beq.n	8391c <__swbuf_r+0x80>
   838f0:	4638      	mov	r0, r7
   838f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   838f4:	6e61      	ldr	r1, [r4, #100]	; 0x64
   838f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   838fa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   838fe:	81a2      	strh	r2, [r4, #12]
   83900:	6822      	ldr	r2, [r4, #0]
   83902:	6661      	str	r1, [r4, #100]	; 0x64
   83904:	6961      	ldr	r1, [r4, #20]
   83906:	1ad3      	subs	r3, r2, r3
   83908:	428b      	cmp	r3, r1
   8390a:	dbe2      	blt.n	838d2 <__swbuf_r+0x36>
   8390c:	4621      	mov	r1, r4
   8390e:	4630      	mov	r0, r6
   83910:	f7fe fdae 	bl	82470 <_fflush_r>
   83914:	b940      	cbnz	r0, 83928 <__swbuf_r+0x8c>
   83916:	2301      	movs	r3, #1
   83918:	6822      	ldr	r2, [r4, #0]
   8391a:	e7db      	b.n	838d4 <__swbuf_r+0x38>
   8391c:	4621      	mov	r1, r4
   8391e:	4630      	mov	r0, r6
   83920:	f7fe fda6 	bl	82470 <_fflush_r>
   83924:	2800      	cmp	r0, #0
   83926:	d0e3      	beq.n	838f0 <__swbuf_r+0x54>
   83928:	f04f 37ff 	mov.w	r7, #4294967295
   8392c:	e7e0      	b.n	838f0 <__swbuf_r+0x54>
   8392e:	4621      	mov	r1, r4
   83930:	4630      	mov	r0, r6
   83932:	f7fe fc8d 	bl	82250 <__swsetup_r>
   83936:	2800      	cmp	r0, #0
   83938:	d1f6      	bne.n	83928 <__swbuf_r+0x8c>
   8393a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8393e:	6923      	ldr	r3, [r4, #16]
   83940:	b291      	uxth	r1, r2
   83942:	e7bd      	b.n	838c0 <__swbuf_r+0x24>
   83944:	f7fe fdec 	bl	82520 <__sinit>
   83948:	e7b0      	b.n	838ac <__swbuf_r+0x10>
   8394a:	bf00      	nop

0008394c <_wcrtomb_r>:
   8394c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8394e:	4606      	mov	r6, r0
   83950:	b085      	sub	sp, #20
   83952:	461f      	mov	r7, r3
   83954:	b189      	cbz	r1, 8397a <_wcrtomb_r+0x2e>
   83956:	4c10      	ldr	r4, [pc, #64]	; (83998 <_wcrtomb_r+0x4c>)
   83958:	4d10      	ldr	r5, [pc, #64]	; (8399c <_wcrtomb_r+0x50>)
   8395a:	6824      	ldr	r4, [r4, #0]
   8395c:	6b64      	ldr	r4, [r4, #52]	; 0x34
   8395e:	2c00      	cmp	r4, #0
   83960:	bf08      	it	eq
   83962:	462c      	moveq	r4, r5
   83964:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83968:	47a0      	blx	r4
   8396a:	1c43      	adds	r3, r0, #1
   8396c:	d103      	bne.n	83976 <_wcrtomb_r+0x2a>
   8396e:	2200      	movs	r2, #0
   83970:	238a      	movs	r3, #138	; 0x8a
   83972:	603a      	str	r2, [r7, #0]
   83974:	6033      	str	r3, [r6, #0]
   83976:	b005      	add	sp, #20
   83978:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8397a:	460c      	mov	r4, r1
   8397c:	4a06      	ldr	r2, [pc, #24]	; (83998 <_wcrtomb_r+0x4c>)
   8397e:	4d07      	ldr	r5, [pc, #28]	; (8399c <_wcrtomb_r+0x50>)
   83980:	6811      	ldr	r1, [r2, #0]
   83982:	4622      	mov	r2, r4
   83984:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   83986:	a901      	add	r1, sp, #4
   83988:	2c00      	cmp	r4, #0
   8398a:	bf08      	it	eq
   8398c:	462c      	moveq	r4, r5
   8398e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83992:	47a0      	blx	r4
   83994:	e7e9      	b.n	8396a <_wcrtomb_r+0x1e>
   83996:	bf00      	nop
   83998:	20070138 	.word	0x20070138
   8399c:	2007056c 	.word	0x2007056c

000839a0 <__ascii_wctomb>:
   839a0:	b119      	cbz	r1, 839aa <__ascii_wctomb+0xa>
   839a2:	2aff      	cmp	r2, #255	; 0xff
   839a4:	d803      	bhi.n	839ae <__ascii_wctomb+0xe>
   839a6:	700a      	strb	r2, [r1, #0]
   839a8:	2101      	movs	r1, #1
   839aa:	4608      	mov	r0, r1
   839ac:	4770      	bx	lr
   839ae:	238a      	movs	r3, #138	; 0x8a
   839b0:	f04f 31ff 	mov.w	r1, #4294967295
   839b4:	6003      	str	r3, [r0, #0]
   839b6:	e7f8      	b.n	839aa <__ascii_wctomb+0xa>

000839b8 <_write_r>:
   839b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   839ba:	460e      	mov	r6, r1
   839bc:	2500      	movs	r5, #0
   839be:	4c08      	ldr	r4, [pc, #32]	; (839e0 <_write_r+0x28>)
   839c0:	4611      	mov	r1, r2
   839c2:	4607      	mov	r7, r0
   839c4:	461a      	mov	r2, r3
   839c6:	4630      	mov	r0, r6
   839c8:	6025      	str	r5, [r4, #0]
   839ca:	f7fc ff0b 	bl	807e4 <_write>
   839ce:	1c43      	adds	r3, r0, #1
   839d0:	d000      	beq.n	839d4 <_write_r+0x1c>
   839d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   839d4:	6823      	ldr	r3, [r4, #0]
   839d6:	2b00      	cmp	r3, #0
   839d8:	d0fb      	beq.n	839d2 <_write_r+0x1a>
   839da:	603b      	str	r3, [r7, #0]
   839dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   839de:	bf00      	nop
   839e0:	20070d08 	.word	0x20070d08

000839e4 <__register_exitproc>:
   839e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   839e8:	4d2c      	ldr	r5, [pc, #176]	; (83a9c <__register_exitproc+0xb8>)
   839ea:	4606      	mov	r6, r0
   839ec:	6828      	ldr	r0, [r5, #0]
   839ee:	4698      	mov	r8, r3
   839f0:	460f      	mov	r7, r1
   839f2:	4691      	mov	r9, r2
   839f4:	f7ff f954 	bl	82ca0 <__retarget_lock_acquire_recursive>
   839f8:	4b29      	ldr	r3, [pc, #164]	; (83aa0 <__register_exitproc+0xbc>)
   839fa:	681c      	ldr	r4, [r3, #0]
   839fc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   83a00:	2b00      	cmp	r3, #0
   83a02:	d03e      	beq.n	83a82 <__register_exitproc+0x9e>
   83a04:	685a      	ldr	r2, [r3, #4]
   83a06:	2a1f      	cmp	r2, #31
   83a08:	dc1c      	bgt.n	83a44 <__register_exitproc+0x60>
   83a0a:	f102 0e01 	add.w	lr, r2, #1
   83a0e:	b176      	cbz	r6, 83a2e <__register_exitproc+0x4a>
   83a10:	2101      	movs	r1, #1
   83a12:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   83a16:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   83a1a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   83a1e:	4091      	lsls	r1, r2
   83a20:	4308      	orrs	r0, r1
   83a22:	2e02      	cmp	r6, #2
   83a24:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83a28:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   83a2c:	d023      	beq.n	83a76 <__register_exitproc+0x92>
   83a2e:	3202      	adds	r2, #2
   83a30:	f8c3 e004 	str.w	lr, [r3, #4]
   83a34:	6828      	ldr	r0, [r5, #0]
   83a36:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   83a3a:	f7ff f933 	bl	82ca4 <__retarget_lock_release_recursive>
   83a3e:	2000      	movs	r0, #0
   83a40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83a44:	4b17      	ldr	r3, [pc, #92]	; (83aa4 <__register_exitproc+0xc0>)
   83a46:	b30b      	cbz	r3, 83a8c <__register_exitproc+0xa8>
   83a48:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83a4c:	f7ff f9a4 	bl	82d98 <malloc>
   83a50:	4603      	mov	r3, r0
   83a52:	b1d8      	cbz	r0, 83a8c <__register_exitproc+0xa8>
   83a54:	2000      	movs	r0, #0
   83a56:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   83a5a:	f04f 0e01 	mov.w	lr, #1
   83a5e:	6058      	str	r0, [r3, #4]
   83a60:	6019      	str	r1, [r3, #0]
   83a62:	4602      	mov	r2, r0
   83a64:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83a68:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83a6c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   83a70:	2e00      	cmp	r6, #0
   83a72:	d0dc      	beq.n	83a2e <__register_exitproc+0x4a>
   83a74:	e7cc      	b.n	83a10 <__register_exitproc+0x2c>
   83a76:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   83a7a:	4301      	orrs	r1, r0
   83a7c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   83a80:	e7d5      	b.n	83a2e <__register_exitproc+0x4a>
   83a82:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   83a86:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83a8a:	e7bb      	b.n	83a04 <__register_exitproc+0x20>
   83a8c:	6828      	ldr	r0, [r5, #0]
   83a8e:	f7ff f909 	bl	82ca4 <__retarget_lock_release_recursive>
   83a92:	f04f 30ff 	mov.w	r0, #4294967295
   83a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83a9a:	bf00      	nop
   83a9c:	20070568 	.word	0x20070568
   83aa0:	00083f80 	.word	0x00083f80
   83aa4:	00082d99 	.word	0x00082d99

00083aa8 <_close_r>:
   83aa8:	b538      	push	{r3, r4, r5, lr}
   83aaa:	2300      	movs	r3, #0
   83aac:	4c06      	ldr	r4, [pc, #24]	; (83ac8 <_close_r+0x20>)
   83aae:	4605      	mov	r5, r0
   83ab0:	4608      	mov	r0, r1
   83ab2:	6023      	str	r3, [r4, #0]
   83ab4:	f7fd faba 	bl	8102c <_close>
   83ab8:	1c43      	adds	r3, r0, #1
   83aba:	d000      	beq.n	83abe <_close_r+0x16>
   83abc:	bd38      	pop	{r3, r4, r5, pc}
   83abe:	6823      	ldr	r3, [r4, #0]
   83ac0:	2b00      	cmp	r3, #0
   83ac2:	d0fb      	beq.n	83abc <_close_r+0x14>
   83ac4:	602b      	str	r3, [r5, #0]
   83ac6:	bd38      	pop	{r3, r4, r5, pc}
   83ac8:	20070d08 	.word	0x20070d08

00083acc <_fclose_r>:
   83acc:	b570      	push	{r4, r5, r6, lr}
   83ace:	b159      	cbz	r1, 83ae8 <_fclose_r+0x1c>
   83ad0:	4605      	mov	r5, r0
   83ad2:	460c      	mov	r4, r1
   83ad4:	b110      	cbz	r0, 83adc <_fclose_r+0x10>
   83ad6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83ad8:	2b00      	cmp	r3, #0
   83ada:	d03c      	beq.n	83b56 <_fclose_r+0x8a>
   83adc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83ade:	07d8      	lsls	r0, r3, #31
   83ae0:	d505      	bpl.n	83aee <_fclose_r+0x22>
   83ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83ae6:	b92b      	cbnz	r3, 83af4 <_fclose_r+0x28>
   83ae8:	2600      	movs	r6, #0
   83aea:	4630      	mov	r0, r6
   83aec:	bd70      	pop	{r4, r5, r6, pc}
   83aee:	89a3      	ldrh	r3, [r4, #12]
   83af0:	0599      	lsls	r1, r3, #22
   83af2:	d53c      	bpl.n	83b6e <_fclose_r+0xa2>
   83af4:	4621      	mov	r1, r4
   83af6:	4628      	mov	r0, r5
   83af8:	f7fe fc1e 	bl	82338 <__sflush_r>
   83afc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83afe:	4606      	mov	r6, r0
   83b00:	b133      	cbz	r3, 83b10 <_fclose_r+0x44>
   83b02:	69e1      	ldr	r1, [r4, #28]
   83b04:	4628      	mov	r0, r5
   83b06:	4798      	blx	r3
   83b08:	2800      	cmp	r0, #0
   83b0a:	bfb8      	it	lt
   83b0c:	f04f 36ff 	movlt.w	r6, #4294967295
   83b10:	89a3      	ldrh	r3, [r4, #12]
   83b12:	061a      	lsls	r2, r3, #24
   83b14:	d422      	bmi.n	83b5c <_fclose_r+0x90>
   83b16:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83b18:	b141      	cbz	r1, 83b2c <_fclose_r+0x60>
   83b1a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83b1e:	4299      	cmp	r1, r3
   83b20:	d002      	beq.n	83b28 <_fclose_r+0x5c>
   83b22:	4628      	mov	r0, r5
   83b24:	f7fe fe22 	bl	8276c <_free_r>
   83b28:	2300      	movs	r3, #0
   83b2a:	6323      	str	r3, [r4, #48]	; 0x30
   83b2c:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83b2e:	b121      	cbz	r1, 83b3a <_fclose_r+0x6e>
   83b30:	4628      	mov	r0, r5
   83b32:	f7fe fe1b 	bl	8276c <_free_r>
   83b36:	2300      	movs	r3, #0
   83b38:	6463      	str	r3, [r4, #68]	; 0x44
   83b3a:	f7fe fd21 	bl	82580 <__sfp_lock_acquire>
   83b3e:	2200      	movs	r2, #0
   83b40:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83b42:	81a2      	strh	r2, [r4, #12]
   83b44:	07db      	lsls	r3, r3, #31
   83b46:	d50e      	bpl.n	83b66 <_fclose_r+0x9a>
   83b48:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83b4a:	f7ff f8a7 	bl	82c9c <__retarget_lock_close_recursive>
   83b4e:	f7fe fd1d 	bl	8258c <__sfp_lock_release>
   83b52:	4630      	mov	r0, r6
   83b54:	bd70      	pop	{r4, r5, r6, pc}
   83b56:	f7fe fce3 	bl	82520 <__sinit>
   83b5a:	e7bf      	b.n	83adc <_fclose_r+0x10>
   83b5c:	6921      	ldr	r1, [r4, #16]
   83b5e:	4628      	mov	r0, r5
   83b60:	f7fe fe04 	bl	8276c <_free_r>
   83b64:	e7d7      	b.n	83b16 <_fclose_r+0x4a>
   83b66:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83b68:	f7ff f89c 	bl	82ca4 <__retarget_lock_release_recursive>
   83b6c:	e7ec      	b.n	83b48 <_fclose_r+0x7c>
   83b6e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83b70:	f7ff f896 	bl	82ca0 <__retarget_lock_acquire_recursive>
   83b74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83b78:	2b00      	cmp	r3, #0
   83b7a:	d1bb      	bne.n	83af4 <_fclose_r+0x28>
   83b7c:	6e66      	ldr	r6, [r4, #100]	; 0x64
   83b7e:	f016 0601 	ands.w	r6, r6, #1
   83b82:	d1b1      	bne.n	83ae8 <_fclose_r+0x1c>
   83b84:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83b86:	f7ff f88d 	bl	82ca4 <__retarget_lock_release_recursive>
   83b8a:	4630      	mov	r0, r6
   83b8c:	bd70      	pop	{r4, r5, r6, pc}
   83b8e:	bf00      	nop

00083b90 <_fstat_r>:
   83b90:	b570      	push	{r4, r5, r6, lr}
   83b92:	460d      	mov	r5, r1
   83b94:	2300      	movs	r3, #0
   83b96:	4c07      	ldr	r4, [pc, #28]	; (83bb4 <_fstat_r+0x24>)
   83b98:	4606      	mov	r6, r0
   83b9a:	4611      	mov	r1, r2
   83b9c:	4628      	mov	r0, r5
   83b9e:	6023      	str	r3, [r4, #0]
   83ba0:	f7fd fa47 	bl	81032 <_fstat>
   83ba4:	1c43      	adds	r3, r0, #1
   83ba6:	d000      	beq.n	83baa <_fstat_r+0x1a>
   83ba8:	bd70      	pop	{r4, r5, r6, pc}
   83baa:	6823      	ldr	r3, [r4, #0]
   83bac:	2b00      	cmp	r3, #0
   83bae:	d0fb      	beq.n	83ba8 <_fstat_r+0x18>
   83bb0:	6033      	str	r3, [r6, #0]
   83bb2:	bd70      	pop	{r4, r5, r6, pc}
   83bb4:	20070d08 	.word	0x20070d08

00083bb8 <_isatty_r>:
   83bb8:	b538      	push	{r3, r4, r5, lr}
   83bba:	2300      	movs	r3, #0
   83bbc:	4c06      	ldr	r4, [pc, #24]	; (83bd8 <_isatty_r+0x20>)
   83bbe:	4605      	mov	r5, r0
   83bc0:	4608      	mov	r0, r1
   83bc2:	6023      	str	r3, [r4, #0]
   83bc4:	f7fd fa3a 	bl	8103c <_isatty>
   83bc8:	1c43      	adds	r3, r0, #1
   83bca:	d000      	beq.n	83bce <_isatty_r+0x16>
   83bcc:	bd38      	pop	{r3, r4, r5, pc}
   83bce:	6823      	ldr	r3, [r4, #0]
   83bd0:	2b00      	cmp	r3, #0
   83bd2:	d0fb      	beq.n	83bcc <_isatty_r+0x14>
   83bd4:	602b      	str	r3, [r5, #0]
   83bd6:	bd38      	pop	{r3, r4, r5, pc}
   83bd8:	20070d08 	.word	0x20070d08

00083bdc <_lseek_r>:
   83bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83bde:	460e      	mov	r6, r1
   83be0:	2500      	movs	r5, #0
   83be2:	4c08      	ldr	r4, [pc, #32]	; (83c04 <_lseek_r+0x28>)
   83be4:	4611      	mov	r1, r2
   83be6:	4607      	mov	r7, r0
   83be8:	461a      	mov	r2, r3
   83bea:	4630      	mov	r0, r6
   83bec:	6025      	str	r5, [r4, #0]
   83bee:	f7fd fa27 	bl	81040 <_lseek>
   83bf2:	1c43      	adds	r3, r0, #1
   83bf4:	d000      	beq.n	83bf8 <_lseek_r+0x1c>
   83bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83bf8:	6823      	ldr	r3, [r4, #0]
   83bfa:	2b00      	cmp	r3, #0
   83bfc:	d0fb      	beq.n	83bf6 <_lseek_r+0x1a>
   83bfe:	603b      	str	r3, [r7, #0]
   83c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83c02:	bf00      	nop
   83c04:	20070d08 	.word	0x20070d08

00083c08 <_read_r>:
   83c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83c0a:	460e      	mov	r6, r1
   83c0c:	2500      	movs	r5, #0
   83c0e:	4c08      	ldr	r4, [pc, #32]	; (83c30 <_read_r+0x28>)
   83c10:	4611      	mov	r1, r2
   83c12:	4607      	mov	r7, r0
   83c14:	461a      	mov	r2, r3
   83c16:	4630      	mov	r0, r6
   83c18:	6025      	str	r5, [r4, #0]
   83c1a:	f7fc faa1 	bl	80160 <_read>
   83c1e:	1c43      	adds	r3, r0, #1
   83c20:	d000      	beq.n	83c24 <_read_r+0x1c>
   83c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83c24:	6823      	ldr	r3, [r4, #0]
   83c26:	2b00      	cmp	r3, #0
   83c28:	d0fb      	beq.n	83c22 <_read_r+0x1a>
   83c2a:	603b      	str	r3, [r7, #0]
   83c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83c2e:	bf00      	nop
   83c30:	20070d08 	.word	0x20070d08

00083c34 <__aeabi_uldivmod>:
   83c34:	b953      	cbnz	r3, 83c4c <__aeabi_uldivmod+0x18>
   83c36:	b94a      	cbnz	r2, 83c4c <__aeabi_uldivmod+0x18>
   83c38:	2900      	cmp	r1, #0
   83c3a:	bf08      	it	eq
   83c3c:	2800      	cmpeq	r0, #0
   83c3e:	bf1c      	itt	ne
   83c40:	f04f 31ff 	movne.w	r1, #4294967295
   83c44:	f04f 30ff 	movne.w	r0, #4294967295
   83c48:	f000 b97a 	b.w	83f40 <__aeabi_idiv0>
   83c4c:	f1ad 0c08 	sub.w	ip, sp, #8
   83c50:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   83c54:	f000 f806 	bl	83c64 <__udivmoddi4>
   83c58:	f8dd e004 	ldr.w	lr, [sp, #4]
   83c5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   83c60:	b004      	add	sp, #16
   83c62:	4770      	bx	lr

00083c64 <__udivmoddi4>:
   83c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83c68:	468c      	mov	ip, r1
   83c6a:	460e      	mov	r6, r1
   83c6c:	4604      	mov	r4, r0
   83c6e:	9d08      	ldr	r5, [sp, #32]
   83c70:	2b00      	cmp	r3, #0
   83c72:	d150      	bne.n	83d16 <__udivmoddi4+0xb2>
   83c74:	428a      	cmp	r2, r1
   83c76:	4617      	mov	r7, r2
   83c78:	d96c      	bls.n	83d54 <__udivmoddi4+0xf0>
   83c7a:	fab2 fe82 	clz	lr, r2
   83c7e:	f1be 0f00 	cmp.w	lr, #0
   83c82:	d00b      	beq.n	83c9c <__udivmoddi4+0x38>
   83c84:	f1ce 0c20 	rsb	ip, lr, #32
   83c88:	fa01 f60e 	lsl.w	r6, r1, lr
   83c8c:	fa20 fc0c 	lsr.w	ip, r0, ip
   83c90:	fa02 f70e 	lsl.w	r7, r2, lr
   83c94:	ea4c 0c06 	orr.w	ip, ip, r6
   83c98:	fa00 f40e 	lsl.w	r4, r0, lr
   83c9c:	0c3a      	lsrs	r2, r7, #16
   83c9e:	fbbc f9f2 	udiv	r9, ip, r2
   83ca2:	b2bb      	uxth	r3, r7
   83ca4:	fb02 cc19 	mls	ip, r2, r9, ip
   83ca8:	fb09 fa03 	mul.w	sl, r9, r3
   83cac:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83cb0:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   83cb4:	45b2      	cmp	sl, r6
   83cb6:	d90a      	bls.n	83cce <__udivmoddi4+0x6a>
   83cb8:	19f6      	adds	r6, r6, r7
   83cba:	f109 31ff 	add.w	r1, r9, #4294967295
   83cbe:	f080 8125 	bcs.w	83f0c <__udivmoddi4+0x2a8>
   83cc2:	45b2      	cmp	sl, r6
   83cc4:	f240 8122 	bls.w	83f0c <__udivmoddi4+0x2a8>
   83cc8:	f1a9 0902 	sub.w	r9, r9, #2
   83ccc:	443e      	add	r6, r7
   83cce:	eba6 060a 	sub.w	r6, r6, sl
   83cd2:	fbb6 f0f2 	udiv	r0, r6, r2
   83cd6:	fb02 6610 	mls	r6, r2, r0, r6
   83cda:	fb00 f303 	mul.w	r3, r0, r3
   83cde:	b2a4      	uxth	r4, r4
   83ce0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   83ce4:	42a3      	cmp	r3, r4
   83ce6:	d909      	bls.n	83cfc <__udivmoddi4+0x98>
   83ce8:	19e4      	adds	r4, r4, r7
   83cea:	f100 32ff 	add.w	r2, r0, #4294967295
   83cee:	f080 810b 	bcs.w	83f08 <__udivmoddi4+0x2a4>
   83cf2:	42a3      	cmp	r3, r4
   83cf4:	f240 8108 	bls.w	83f08 <__udivmoddi4+0x2a4>
   83cf8:	3802      	subs	r0, #2
   83cfa:	443c      	add	r4, r7
   83cfc:	2100      	movs	r1, #0
   83cfe:	1ae4      	subs	r4, r4, r3
   83d00:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   83d04:	2d00      	cmp	r5, #0
   83d06:	d062      	beq.n	83dce <__udivmoddi4+0x16a>
   83d08:	2300      	movs	r3, #0
   83d0a:	fa24 f40e 	lsr.w	r4, r4, lr
   83d0e:	602c      	str	r4, [r5, #0]
   83d10:	606b      	str	r3, [r5, #4]
   83d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83d16:	428b      	cmp	r3, r1
   83d18:	d907      	bls.n	83d2a <__udivmoddi4+0xc6>
   83d1a:	2d00      	cmp	r5, #0
   83d1c:	d055      	beq.n	83dca <__udivmoddi4+0x166>
   83d1e:	2100      	movs	r1, #0
   83d20:	e885 0041 	stmia.w	r5, {r0, r6}
   83d24:	4608      	mov	r0, r1
   83d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83d2a:	fab3 f183 	clz	r1, r3
   83d2e:	2900      	cmp	r1, #0
   83d30:	f040 808f 	bne.w	83e52 <__udivmoddi4+0x1ee>
   83d34:	42b3      	cmp	r3, r6
   83d36:	d302      	bcc.n	83d3e <__udivmoddi4+0xda>
   83d38:	4282      	cmp	r2, r0
   83d3a:	f200 80fc 	bhi.w	83f36 <__udivmoddi4+0x2d2>
   83d3e:	1a84      	subs	r4, r0, r2
   83d40:	eb66 0603 	sbc.w	r6, r6, r3
   83d44:	2001      	movs	r0, #1
   83d46:	46b4      	mov	ip, r6
   83d48:	2d00      	cmp	r5, #0
   83d4a:	d040      	beq.n	83dce <__udivmoddi4+0x16a>
   83d4c:	e885 1010 	stmia.w	r5, {r4, ip}
   83d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83d54:	b912      	cbnz	r2, 83d5c <__udivmoddi4+0xf8>
   83d56:	2701      	movs	r7, #1
   83d58:	fbb7 f7f2 	udiv	r7, r7, r2
   83d5c:	fab7 fe87 	clz	lr, r7
   83d60:	f1be 0f00 	cmp.w	lr, #0
   83d64:	d135      	bne.n	83dd2 <__udivmoddi4+0x16e>
   83d66:	2101      	movs	r1, #1
   83d68:	1bf6      	subs	r6, r6, r7
   83d6a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   83d6e:	fa1f f887 	uxth.w	r8, r7
   83d72:	fbb6 f2fc 	udiv	r2, r6, ip
   83d76:	fb0c 6612 	mls	r6, ip, r2, r6
   83d7a:	fb08 f002 	mul.w	r0, r8, r2
   83d7e:	0c23      	lsrs	r3, r4, #16
   83d80:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   83d84:	42b0      	cmp	r0, r6
   83d86:	d907      	bls.n	83d98 <__udivmoddi4+0x134>
   83d88:	19f6      	adds	r6, r6, r7
   83d8a:	f102 33ff 	add.w	r3, r2, #4294967295
   83d8e:	d202      	bcs.n	83d96 <__udivmoddi4+0x132>
   83d90:	42b0      	cmp	r0, r6
   83d92:	f200 80d2 	bhi.w	83f3a <__udivmoddi4+0x2d6>
   83d96:	461a      	mov	r2, r3
   83d98:	1a36      	subs	r6, r6, r0
   83d9a:	fbb6 f0fc 	udiv	r0, r6, ip
   83d9e:	fb0c 6610 	mls	r6, ip, r0, r6
   83da2:	fb08 f800 	mul.w	r8, r8, r0
   83da6:	b2a3      	uxth	r3, r4
   83da8:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   83dac:	45a0      	cmp	r8, r4
   83dae:	d907      	bls.n	83dc0 <__udivmoddi4+0x15c>
   83db0:	19e4      	adds	r4, r4, r7
   83db2:	f100 33ff 	add.w	r3, r0, #4294967295
   83db6:	d202      	bcs.n	83dbe <__udivmoddi4+0x15a>
   83db8:	45a0      	cmp	r8, r4
   83dba:	f200 80b9 	bhi.w	83f30 <__udivmoddi4+0x2cc>
   83dbe:	4618      	mov	r0, r3
   83dc0:	eba4 0408 	sub.w	r4, r4, r8
   83dc4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   83dc8:	e79c      	b.n	83d04 <__udivmoddi4+0xa0>
   83dca:	4629      	mov	r1, r5
   83dcc:	4628      	mov	r0, r5
   83dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83dd2:	fa07 f70e 	lsl.w	r7, r7, lr
   83dd6:	f1ce 0320 	rsb	r3, lr, #32
   83dda:	fa26 f203 	lsr.w	r2, r6, r3
   83dde:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   83de2:	fbb2 f1fc 	udiv	r1, r2, ip
   83de6:	fa1f f887 	uxth.w	r8, r7
   83dea:	fb0c 2211 	mls	r2, ip, r1, r2
   83dee:	fa06 f60e 	lsl.w	r6, r6, lr
   83df2:	fa20 f303 	lsr.w	r3, r0, r3
   83df6:	fb01 f908 	mul.w	r9, r1, r8
   83dfa:	4333      	orrs	r3, r6
   83dfc:	0c1e      	lsrs	r6, r3, #16
   83dfe:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   83e02:	45b1      	cmp	r9, r6
   83e04:	fa00 f40e 	lsl.w	r4, r0, lr
   83e08:	d909      	bls.n	83e1e <__udivmoddi4+0x1ba>
   83e0a:	19f6      	adds	r6, r6, r7
   83e0c:	f101 32ff 	add.w	r2, r1, #4294967295
   83e10:	f080 808c 	bcs.w	83f2c <__udivmoddi4+0x2c8>
   83e14:	45b1      	cmp	r9, r6
   83e16:	f240 8089 	bls.w	83f2c <__udivmoddi4+0x2c8>
   83e1a:	3902      	subs	r1, #2
   83e1c:	443e      	add	r6, r7
   83e1e:	eba6 0609 	sub.w	r6, r6, r9
   83e22:	fbb6 f0fc 	udiv	r0, r6, ip
   83e26:	fb0c 6210 	mls	r2, ip, r0, r6
   83e2a:	fb00 f908 	mul.w	r9, r0, r8
   83e2e:	b29e      	uxth	r6, r3
   83e30:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   83e34:	45b1      	cmp	r9, r6
   83e36:	d907      	bls.n	83e48 <__udivmoddi4+0x1e4>
   83e38:	19f6      	adds	r6, r6, r7
   83e3a:	f100 33ff 	add.w	r3, r0, #4294967295
   83e3e:	d271      	bcs.n	83f24 <__udivmoddi4+0x2c0>
   83e40:	45b1      	cmp	r9, r6
   83e42:	d96f      	bls.n	83f24 <__udivmoddi4+0x2c0>
   83e44:	3802      	subs	r0, #2
   83e46:	443e      	add	r6, r7
   83e48:	eba6 0609 	sub.w	r6, r6, r9
   83e4c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   83e50:	e78f      	b.n	83d72 <__udivmoddi4+0x10e>
   83e52:	f1c1 0720 	rsb	r7, r1, #32
   83e56:	fa22 f807 	lsr.w	r8, r2, r7
   83e5a:	408b      	lsls	r3, r1
   83e5c:	ea48 0303 	orr.w	r3, r8, r3
   83e60:	fa26 f407 	lsr.w	r4, r6, r7
   83e64:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   83e68:	fbb4 f9fe 	udiv	r9, r4, lr
   83e6c:	fa1f fc83 	uxth.w	ip, r3
   83e70:	fb0e 4419 	mls	r4, lr, r9, r4
   83e74:	408e      	lsls	r6, r1
   83e76:	fa20 f807 	lsr.w	r8, r0, r7
   83e7a:	fb09 fa0c 	mul.w	sl, r9, ip
   83e7e:	ea48 0806 	orr.w	r8, r8, r6
   83e82:	ea4f 4618 	mov.w	r6, r8, lsr #16
   83e86:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   83e8a:	45a2      	cmp	sl, r4
   83e8c:	fa02 f201 	lsl.w	r2, r2, r1
   83e90:	fa00 f601 	lsl.w	r6, r0, r1
   83e94:	d908      	bls.n	83ea8 <__udivmoddi4+0x244>
   83e96:	18e4      	adds	r4, r4, r3
   83e98:	f109 30ff 	add.w	r0, r9, #4294967295
   83e9c:	d244      	bcs.n	83f28 <__udivmoddi4+0x2c4>
   83e9e:	45a2      	cmp	sl, r4
   83ea0:	d942      	bls.n	83f28 <__udivmoddi4+0x2c4>
   83ea2:	f1a9 0902 	sub.w	r9, r9, #2
   83ea6:	441c      	add	r4, r3
   83ea8:	eba4 040a 	sub.w	r4, r4, sl
   83eac:	fbb4 f0fe 	udiv	r0, r4, lr
   83eb0:	fb0e 4410 	mls	r4, lr, r0, r4
   83eb4:	fb00 fc0c 	mul.w	ip, r0, ip
   83eb8:	fa1f f888 	uxth.w	r8, r8
   83ebc:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   83ec0:	45a4      	cmp	ip, r4
   83ec2:	d907      	bls.n	83ed4 <__udivmoddi4+0x270>
   83ec4:	18e4      	adds	r4, r4, r3
   83ec6:	f100 3eff 	add.w	lr, r0, #4294967295
   83eca:	d229      	bcs.n	83f20 <__udivmoddi4+0x2bc>
   83ecc:	45a4      	cmp	ip, r4
   83ece:	d927      	bls.n	83f20 <__udivmoddi4+0x2bc>
   83ed0:	3802      	subs	r0, #2
   83ed2:	441c      	add	r4, r3
   83ed4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   83ed8:	fba0 8902 	umull	r8, r9, r0, r2
   83edc:	eba4 0c0c 	sub.w	ip, r4, ip
   83ee0:	45cc      	cmp	ip, r9
   83ee2:	46c2      	mov	sl, r8
   83ee4:	46ce      	mov	lr, r9
   83ee6:	d315      	bcc.n	83f14 <__udivmoddi4+0x2b0>
   83ee8:	d012      	beq.n	83f10 <__udivmoddi4+0x2ac>
   83eea:	b155      	cbz	r5, 83f02 <__udivmoddi4+0x29e>
   83eec:	ebb6 030a 	subs.w	r3, r6, sl
   83ef0:	eb6c 060e 	sbc.w	r6, ip, lr
   83ef4:	fa06 f707 	lsl.w	r7, r6, r7
   83ef8:	40cb      	lsrs	r3, r1
   83efa:	431f      	orrs	r7, r3
   83efc:	40ce      	lsrs	r6, r1
   83efe:	602f      	str	r7, [r5, #0]
   83f00:	606e      	str	r6, [r5, #4]
   83f02:	2100      	movs	r1, #0
   83f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83f08:	4610      	mov	r0, r2
   83f0a:	e6f7      	b.n	83cfc <__udivmoddi4+0x98>
   83f0c:	4689      	mov	r9, r1
   83f0e:	e6de      	b.n	83cce <__udivmoddi4+0x6a>
   83f10:	4546      	cmp	r6, r8
   83f12:	d2ea      	bcs.n	83eea <__udivmoddi4+0x286>
   83f14:	ebb8 0a02 	subs.w	sl, r8, r2
   83f18:	eb69 0e03 	sbc.w	lr, r9, r3
   83f1c:	3801      	subs	r0, #1
   83f1e:	e7e4      	b.n	83eea <__udivmoddi4+0x286>
   83f20:	4670      	mov	r0, lr
   83f22:	e7d7      	b.n	83ed4 <__udivmoddi4+0x270>
   83f24:	4618      	mov	r0, r3
   83f26:	e78f      	b.n	83e48 <__udivmoddi4+0x1e4>
   83f28:	4681      	mov	r9, r0
   83f2a:	e7bd      	b.n	83ea8 <__udivmoddi4+0x244>
   83f2c:	4611      	mov	r1, r2
   83f2e:	e776      	b.n	83e1e <__udivmoddi4+0x1ba>
   83f30:	3802      	subs	r0, #2
   83f32:	443c      	add	r4, r7
   83f34:	e744      	b.n	83dc0 <__udivmoddi4+0x15c>
   83f36:	4608      	mov	r0, r1
   83f38:	e706      	b.n	83d48 <__udivmoddi4+0xe4>
   83f3a:	3a02      	subs	r2, #2
   83f3c:	443e      	add	r6, r7
   83f3e:	e72b      	b.n	83d98 <__udivmoddi4+0x134>

00083f40 <__aeabi_idiv0>:
   83f40:	4770      	bx	lr
   83f42:	bf00      	nop
   83f44:	65636572 	.word	0x65636572
   83f48:	64657669 	.word	0x64657669
   83f4c:	646d6320 	.word	0x646d6320
   83f50:	6f726620 	.word	0x6f726620
   83f54:	6e55206d 	.word	0x6e55206d
   83f58:	64253a6f 	.word	0x64253a6f
   83f5c:	0000000a 	.word	0x0000000a
   83f60:	2d2d2d2d 	.word	0x2d2d2d2d
   83f64:	2d2d2d2d 	.word	0x2d2d2d2d
   83f68:	2d2d2d2d 	.word	0x2d2d2d2d
   83f6c:	2d2d2d2d 	.word	0x2d2d2d2d
   83f70:	2d2d2d2d 	.word	0x2d2d2d2d
   83f74:	2d2d2d2d 	.word	0x2d2d2d2d
   83f78:	0a2d2d2d 	.word	0x0a2d2d2d
   83f7c:	00000000 	.word	0x00000000

00083f80 <_global_impure_ptr>:
   83f80:	20070140 33323130 37363534 42413938     @.. 0123456789AB
   83f90:	46454443 00000000 33323130 37363534     CDEF....01234567
   83fa0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   83fb0:	0000296c                                l)..

00083fb4 <blanks.7217>:
   83fb4:	20202020 20202020 20202020 20202020                     

00083fc4 <zeroes.7218>:
   83fc4:	30303030 30303030 30303030 30303030     0000000000000000
   83fd4:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00083fe4 <_ctype_>:
   83fe4:	20202000 20202020 28282020 20282828     .         ((((( 
   83ff4:	20202020 20202020 20202020 20202020                     
   84004:	10108820 10101010 10101010 10101010      ...............
   84014:	04040410 04040404 10040404 10101010     ................
   84024:	41411010 41414141 01010101 01010101     ..AAAAAA........
   84034:	01010101 01010101 01010101 10101010     ................
   84044:	42421010 42424242 02020202 02020202     ..BBBBBB........
   84054:	02020202 02020202 02020202 10101010     ................
   84064:	00000020 00000000 00000000 00000000      ...............
	...

000840e8 <_init>:
   840e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840ea:	bf00      	nop
   840ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
   840ee:	bc08      	pop	{r3}
   840f0:	469e      	mov	lr, r3
   840f2:	4770      	bx	lr

000840f4 <__init_array_start>:
   840f4:	00082319 	.word	0x00082319

000840f8 <__frame_dummy_init_array_entry>:
   840f8:	00080119                                ....

000840fc <_fini>:
   840fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840fe:	bf00      	nop
   84100:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84102:	bc08      	pop	{r3}
   84104:	469e      	mov	lr, r3
   84106:	4770      	bx	lr

00084108 <__fini_array_start>:
   84108:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070134 	.word	0x20070134

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <xNextTaskUnblockTime>:
2007012c:	ffffffff                                ....

20070130 <g_interrupt_enabled>:
20070130:	00000001                                ....

20070134 <SystemCoreClock>:
20070134:	003d0900                                ..=.

20070138 <_impure_ptr>:
20070138:	20070140 00000000                       @.. ....

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <__atexit_recursive_mutex>:
20070568:	20070ce4                                ... 

2007056c <__global_locale>:
2007056c:	00000043 00000000 00000000 00000000     C...............
	...
2007058c:	00000043 00000000 00000000 00000000     C...............
	...
200705ac:	00000043 00000000 00000000 00000000     C...............
	...
200705cc:	00000043 00000000 00000000 00000000     C...............
	...
200705ec:	00000043 00000000 00000000 00000000     C...............
	...
2007060c:	00000043 00000000 00000000 00000000     C...............
	...
2007062c:	00000043 00000000 00000000 00000000     C...............
	...
2007064c:	000839a1 000832ed 00000000 00083fe4     .9...2.......?..
2007065c:	00083fe0 00083f7c 00083f7c 00083f7c     .?..|?..|?..|?..
2007066c:	00083f7c 00083f7c 00083f7c 00083f7c     |?..|?..|?..|?..
2007067c:	00083f7c 00083f7c ffffffff ffffffff     |?..|?..........
2007068c:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706b4:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706d8 <__malloc_av_>:
	...
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 
200709c0:	200709b8 200709b8 200709c0 200709c0     ... ... ... ... 
200709d0:	200709c8 200709c8 200709d0 200709d0     ... ... ... ... 
200709e0:	200709d8 200709d8 200709e0 200709e0     ... ... ... ... 
200709f0:	200709e8 200709e8 200709f0 200709f0     ... ... ... ... 
20070a00:	200709f8 200709f8 20070a00 20070a00     ... ... ... ... 
20070a10:	20070a08 20070a08 20070a10 20070a10     ... ... ... ... 
20070a20:	20070a18 20070a18 20070a20 20070a20     ... ...  ..  .. 
20070a30:	20070a28 20070a28 20070a30 20070a30     (.. (.. 0.. 0.. 
20070a40:	20070a38 20070a38 20070a40 20070a40     8.. 8.. @.. @.. 
20070a50:	20070a48 20070a48 20070a50 20070a50     H.. H.. P.. P.. 
20070a60:	20070a58 20070a58 20070a60 20070a60     X.. X.. `.. `.. 
20070a70:	20070a68 20070a68 20070a70 20070a70     h.. h.. p.. p.. 
20070a80:	20070a78 20070a78 20070a80 20070a80     x.. x.. ... ... 
20070a90:	20070a88 20070a88 20070a90 20070a90     ... ... ... ... 
20070aa0:	20070a98 20070a98 20070aa0 20070aa0     ... ... ... ... 
20070ab0:	20070aa8 20070aa8 20070ab0 20070ab0     ... ... ... ... 
20070ac0:	20070ab8 20070ab8 20070ac0 20070ac0     ... ... ... ... 
20070ad0:	20070ac8 20070ac8 20070ad0 20070ad0     ... ... ... ... 

20070ae0 <__malloc_sbrk_base>:
20070ae0:	ffffffff                                ....

20070ae4 <__malloc_trim_threshold>:
20070ae4:	00020000                                ....
