<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'frame_count_inner' is power-on initialization." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.896+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'FRAME_BUFFER_NUMBER_r' is power-on initialization." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.886+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'FRAME_BUFFER_DIM_r' is power-on initialization." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.877+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'BASE_ADDRESS_r' is power-on initialization." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.863+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'FRAME_OFFSET' is power-on initialization." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.846+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'inner_index_V' is power-on initialization." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.828+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'frame_count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.814+0200" type="Warning"/>
        <logs message="WARNING: [BIND 205-102] The specified resource core for memory 'buffer' will be ignored if a simpler one can be used." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.708+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'axi_write_prova/FRAME_BUFFER_NUMBER' to 'axi_write_prova/FRAME_BUFFER_NUMBER_r' to avoid the conflict with HDL keywords or other object names." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.545+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'axi_write_prova/FRAME_BUFFER_DIM' to 'axi_write_prova/FRAME_BUFFER_DIM_r' to avoid the conflict with HDL keywords or other object names." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.535+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'axi_write_prova/BASE_ADDRESS' to 'axi_write_prova/BASE_ADDRESS_r' to avoid the conflict with HDL keywords or other object names." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:37.525+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (axi_prova/.settings/axi_write_prova.cpp:91:17) in function 'axi_write_prova' : &#xA;&#xA;&#xA;more than one sub loop." projectName="axi_prova" solutionName="solution1" date="2020-09-04T12:09:36.815+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
