$date
	Tue Jun 25 10:16:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module latch_vs_dff_tb $end
$var wire 1 ! q_latch $end
$var wire 1 " q_dff $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 256 % vcd_file [255:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$scope module u_dff $end
$var wire 1 # clk $end
$var wire 10 ( d [9:0] $end
$var reg 10 ) q [9:0] $end
$upscope $end
$scope module u_latch $end
$var wire 1 # clk $end
$var wire 8 * d [7:0] $end
$var reg 8 + q [7:0] $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b0 *
bx )
b0 (
b110 '
b0 &
b101110001011110111011001100011011001000010111101101100011000010111010001100011011010000101111101110110011100110101111101100100011001100110011000101110011101100110001101100100 %
0$
0#
x"
x!
$end
#5000
0"
0!
b0 )
b0 +
1#
#10000
b10 '
b1 &
0#
#12000
b1 *
b1 (
1$
#15000
1"
1!
b1 )
b1 +
1#
#20000
0#
b0 '
b10 &
#25000
1#
#30000
0#
b10 '
b11 &
#35000
1#
#40000
0#
b101 '
b100 &
#45000
1#
#50000
0#
b1000 '
b101 &
#55000
1#
#60000
b10 '
b110 &
0#
#65000
1#
#70000
b0 *
b0 (
0$
0#
b0 '
b111 &
#75000
0"
0!
b0 )
b0 +
1#
#80000
0#
b101 '
b1000 &
#85000
1"
1!
b1 )
b1 +
1#
b1 *
b1 (
1$
#90000
0#
b1001 &
#95000
1#
#100000
0#
b1000 '
b1010 &
#105000
1#
#108000
0!
b0 +
b0 *
b0 (
0$
#110000
b110 '
b1011 &
0#
#115000
0"
b0 )
1#
#116000
1!
b1 +
b1 *
b1 (
1$
#120000
b1010 '
b1100 &
0#
#125000
1"
b1 )
1#
#130000
b1000 '
b1101 &
0#
#135000
1#
#138000
0!
b0 +
b0 *
b0 (
0$
#140000
b1010 '
b1110 &
0#
#145000
0"
b0 )
1#
#150000
b100 '
b1111 &
0#
b1 *
b1 (
1$
#154000
b0 *
b0 (
0$
#155000
1#
#160000
0#
b10000 &
#164000
b1 *
b1 (
1$
#165000
1"
1!
b1 )
b1 +
1#
#170000
0#
b11 '
b10001 &
#173000
b0 *
b0 (
0$
#175000
0"
0!
b0 )
b0 +
1#
#180000
0#
b1010 '
b10010 &
#185000
1#
#190000
b10 '
b10011 &
0#
b1 *
b1 (
1$
#195000
1"
1!
b1 )
b1 +
1#
#200000
b0 *
b0 (
0$
0#
b0 '
b10100 &
#205000
0"
0!
b0 )
b0 +
1#
#210000
0#
b1000 '
b10101 &
#215000
1#
#218000
1!
b1 +
b1 *
b1 (
1$
#220000
b1010 '
b10110 &
0#
#225000
1"
b1 )
1#
#230000
b100 '
b10111 &
0#
b0 *
b0 (
0$
#235000
0"
0!
b0 )
b0 +
1#
#240000
0#
b11000 &
#245000
1#
#250000
0#
b11001 &
#254000
b1 *
b1 (
1$
#255000
1"
1!
b1 )
b1 +
1#
#260000
0#
b111 '
b11010 &
#265000
1#
#267000
0!
b0 +
b0 *
b0 (
0$
#270000
b100 '
b11011 &
0#
#274000
b1 *
b1 (
1$
#275000
1!
b1 +
1#
#280000
0#
b0 '
b11100 &
#285000
1#
#290000
0#
b10 '
b11101 &
#295000
1#
#300000
0#
b11110 &
#305000
1#
#310000
0#
b101 '
b11111 &
#315000
0"
0!
b0 )
b0 +
1#
b0 *
b0 (
0$
#320000
0#
b10 '
b100000 &
#325000
1#
#330000
0#
b110 '
b100001 &
#335000
1#
#340000
b1001 '
b100010 &
0#
#345000
1#
#350000
b11 '
b100011 &
0#
#353000
b1 *
b1 (
1$
#355000
1"
1!
b1 )
b1 +
1#
#360000
0#
b100100 &
#363000
b0 *
b0 (
0$
#365000
0"
0!
b0 )
b0 +
1#
#370000
b1 *
b1 (
1$
0#
b0 '
b100101 &
#375000
1"
1!
b1 )
b1 +
1#
#380000
0#
b100110 &
#385000
1#
#390000
0#
b1 '
b100111 &
#395000
1#
#400000
0#
b111 '
b101000 &
#405000
1#
#410000
b100 '
b101001 &
0#
#415000
1#
#420000
b0 *
b0 (
0$
0#
b0 '
b101010 &
#425000
0"
0!
b0 )
b0 +
1#
#430000
0#
b11 '
b101011 &
#435000
1#
#440000
0#
b110 '
b101100 &
#445000
1#
#446000
1!
b1 +
b1 *
b1 (
1$
#450000
b100 '
b101101 &
0#
#455000
1"
b1 )
1#
#460000
0#
b110 '
b101110 &
#465000
1#
#470000
b101 '
b101111 &
0#
#475000
0"
0!
b0 )
b0 +
b0 *
b0 (
0$
1#
#480000
b100 '
b110000 &
0#
#485000
1#
#490000
0#
b1 '
b110001 &
#495000
1#
#500000
0#
b110010 &
