\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SCR}
\item 
uint32\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRA}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRA}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRB}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRB}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRC}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRC}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRD}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRD}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
uint32\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRF}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRF}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

\doxysubsection{Field Documentation}
\label{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

PWR Power Control Register 1, Address offset\+: 0x00 \label{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{CR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR3}

PWR Power Control Register 3, Address offset\+: 0x08 \label{struct_p_w_r___type_def_aad73b4746976ca75f784db4062482f07} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR4@{CR4}}
\index{CR4@{CR4}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{CR4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR4}

PWR Power Control Register 4, Address offset\+: 0x0C \label{struct_p_w_r___type_def_a2676bf9a592b8a6befd85ae98ea597b0} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRA@{PDCRA}}
\index{PDCRA@{PDCRA}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRA}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRA}

PWR Pull-\/\+Down Control Register of port A, Address offset\+: 0x24 \label{struct_p_w_r___type_def_a1bc6c88bc9f84bd8b0f527cb86bfabe0} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRB@{PDCRB}}
\index{PDCRB@{PDCRB}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRB}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRB}

PWR Pull-\/\+Down Control Register of port B, Address offset\+: 0x2C \label{struct_p_w_r___type_def_a8b419b22309c807ea4e6f1121c1afc12} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRC@{PDCRC}}
\index{PDCRC@{PDCRC}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRC}

PWR Pull-\/\+Down Control Register of port C, Address offset\+: 0x34 \label{struct_p_w_r___type_def_a0c82c09f5896fc28b5455f2ae5fcb1b1} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRD@{PDCRD}}
\index{PDCRD@{PDCRD}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRD}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRD}

PWR Pull-\/\+Down Control Register of port D, Address offset\+: 0x3C \label{struct_p_w_r___type_def_ac0307ace68686dbf855a02f79b593a95} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRF@{PDCRF}}
\index{PDCRF@{PDCRF}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRF}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRF}

PWR Pull-\/\+Down Control Register of port F, Address offset\+: 0x4C \label{struct_p_w_r___type_def_aeead890c47f378dffcb852b99d303ee6} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRA@{PUCRA}}
\index{PUCRA@{PUCRA}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRA}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRA}

PWR Pull-\/\+Up Control Register of port A, Address offset\+: 0x20 \label{struct_p_w_r___type_def_ab72f8959a6bd611677cd4afbe9cf07d9} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRB@{PUCRB}}
\index{PUCRB@{PUCRB}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRB}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRB}

PWR Pull-\/\+Up Control Register of port B, Address offset\+: 0x28 \label{struct_p_w_r___type_def_a5c4eba2c90ea7bf1ceb653301a77e8bf} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRC@{PUCRC}}
\index{PUCRC@{PUCRC}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRC}

PWR Pull-\/\+Up Control Register of port C, Address offset\+: 0x30 \label{struct_p_w_r___type_def_a99ccf6e37f84fddafa77b8f7e10f5b85} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRD@{PUCRD}}
\index{PUCRD@{PUCRD}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRD}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRD}

PWR Pull-\/\+Up Control Register of port D, Address offset\+: 0x38 \label{struct_p_w_r___type_def_a6e7e6d82ae35200fb60f9b235d9774a1} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRF@{PUCRF}}
\index{PUCRF@{PUCRF}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRF}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRF}

PWR Pull-\/\+Up Control Register of port F, Address offset\+: 0x48 \label{struct_p_w_r___type_def_af86c61a5d38a4fc9cef942a12744486b} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, Address offset\+: 0x04 \label{struct_p_w_r___type_def_ac4ac04e673b5b8320d53f7b0947db902} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x1C \label{struct_p_w_r___type_def_a4c9b972a304c0e08ca27cbe57627c496} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, Address offset\+: 0x40 \label{struct_p_w_r___type_def_af2b40c5e36a5e861490988275499e158} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, Address offset\+: 0x44 \label{struct_p_w_r___type_def_a64a95891ad3e904dd5548112539c1c98} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{SCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SCR}

PWR Power Status Clear Register, Address offset\+: 0x18 \label{struct_p_w_r___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{SR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR1}

PWR Power Status Register 1, Address offset\+: 0x10 \label{struct_p_w_r___type_def_a89623ee198737b29dc0a803310605a83} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{SR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR2}

PWR Power Status Register 2, Address offset\+: 0x14 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\textbf{ stm32g030xx.\+h}\end{DoxyCompactItemize}
