INFO: [VRFC 10-2263] Analyzing Verilog file "/home/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/clean_reset_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clean_reset_module
