(S (NP (PRP We)) (VP (VBP demonstrate) (S (NP (NP (DT an) (NN FPGA) (NN implementation)) (PP (IN of) (NP (NP (DT a) (ADJP (JJ parallel) (CC and) (JJ reconfigurable)) (NN architecture)) (PP (IN for) (NP (JJ sparse) (JJ neural) (NNS networks)))))) (, ,) (ADJP (JJ capable) (PP (IN of) (NP (NML (IN on) (HYPH -) (NN chip)) (NN training) (CC and) (NN inference)))))) (. .))
(S (NP (DT The) (NN network) (NN connectivity)) (VP (VBZ uses) (NP (JJ pre-determined) (, ,) (JJ structured) (NN sparsity)) (S (VP (TO to) (ADVP (RB significantly)) (VP (VB reduce) (NP (NN complexity)) (PP (IN by) (S (VP (VBG lowering) (NP (NP (NN memory)) (CC and) (NP (JJ computational) (NNS requirements)))))))))) (. .))
(S (NP (DT The) (NN architecture)) (VP (VBZ uses) (NP (NP (DT a) (NN notion)) (PP (IN of) (NP (NN edge) (HYPH -) (NN processing)))) (, ,) (S (VP (VBG leading) (PP (IN to) (NP (JJ efficient) (NN pipelining) (CC and) (NN parallelization)))))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (DT the) (NN device)) (VP (MD can) (VP (VB be) (VP (VBN reconfigured) (S (VP (TO to) (VP (VB trade) (PRT (RP off)) (NP (NP (NN resource) (NN utilization)) (PP (IN with) (NP (NN training) (NN time)))) (S (VP (TO to) (VP (VB fit) (NP (NP (NNS networks) (CC and) (NNS datasets)) (PP (IN of) (NP (VBG varying) (NNS sizes))))))))))))) (. .))
(S (NP (NP (DT The) (VBN combined) (NNS effects)) (PP (IN of) (NP (NP (NN complexity) (NN reduction)) (CC and) (NP (JJ easy) (NN reconfigurability))))) (VP (VBP enable) (NP (NP (ADJP (RB significantly) (JJR greater)) (NN exploration)) (PP (IN of) (NP (NN network) (NNS hyperparameters) (CC and) (NNS structures)))) (PP (IN on) (HYPH -) (NP (NN chip)))) (. .))
(S (PP (IN As) (NP (NP (NN proof)) (PP (IN of) (NP (NN concept))))) (, ,) (NP (PRP we)) (VP (VBP show) (NP (NN implementation) (NNS results)) (PP (IN on) (NP (DT an) (NML (NNP Artix) (HYPH -) (NNP 7)) (NNP FPGA)))) (. .))
