// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Fri Jun  7 12:58:41 2019
// Host        : desktopzyq running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top m3_for_arty_a7_projection1_hls_0_1 -prefix
//               m3_for_arty_a7_projection1_hls_0_1_ m3_for_arty_a7_projection1_hls_0_0_sim_netlist.v
// Design      : m3_for_arty_a7_projection1_hls_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module m3_for_arty_a7_projection1_hls_0_1_AXIvideo2Mat
   (input_r_TREADY,
    start_once_reg,
    Q,
    AXIvideo2Mat_U0_img_cols_V_read,
    \axi_data_V_1_i_reg_266_reg[0]_0 ,
    D,
    E,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    ap_sync_ready,
    \mOutPtr_reg[1] ,
    ap_sync_AXIvideo2Mat_U0_ap_ready,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    internal_empty_n_reg_1,
    SS,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_2,
    img_0_rows_V_c_empty_n,
    img_0_rows_V_c39_full_n,
    img_0_cols_V_c40_full_n,
    img_0_cols_V_c_empty_n,
    internal_full_n_reg,
    input_r_TVALID,
    img_0_data_stream_0_full_n,
    ap_start,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    start_for_Duplicate60_U0_full_n,
    input_r_TLAST,
    input_r_TUSER,
    internal_full_n_reg_0,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0,
    \SRL_SIG_reg[1][31] ,
    \SRL_SIG_reg[1][31]_0 ,
    input_r_TDATA);
  output input_r_TREADY;
  output start_once_reg;
  output [0:0]Q;
  output AXIvideo2Mat_U0_img_cols_V_read;
  output \axi_data_V_1_i_reg_266_reg[0]_0 ;
  output [7:0]D;
  output [0:0]E;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output ap_sync_ready;
  output \mOutPtr_reg[1] ;
  output ap_sync_AXIvideo2Mat_U0_ap_ready;
  output ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  output internal_empty_n_reg_1;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_2;
  input img_0_rows_V_c_empty_n;
  input img_0_rows_V_c39_full_n;
  input img_0_cols_V_c40_full_n;
  input img_0_cols_V_c_empty_n;
  input internal_full_n_reg;
  input input_r_TVALID;
  input img_0_data_stream_0_full_n;
  input ap_start;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input start_for_Duplicate60_U0_full_n;
  input [0:0]input_r_TLAST;
  input [0:0]input_r_TUSER;
  input internal_full_n_reg_0;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0;
  input [31:0]\SRL_SIG_reg[1][31] ;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;
  input [7:0]input_r_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire [7:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2Mat_U0_ap_ready;
  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0;
  wire [7:0]axi_data_V1_i_reg_211;
  wire \axi_data_V1_i_reg_211[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_211[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_1_i_reg_266;
  wire \axi_data_V_1_i_reg_266[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_266_reg[0]_0 ;
  wire [7:0]axi_data_V_3_i_reg_326;
  wire \axi_data_V_3_i_reg_326[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_326[7]_i_1_n_0 ;
  wire axi_last_V1_i_reg_201;
  wire \axi_last_V1_i_reg_201[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_314;
  wire \axi_last_V_3_i_reg_314[0]_i_1_n_0 ;
  wire brmerge_i_reg_441;
  wire \brmerge_i_reg_441[0]_i_1_n_0 ;
  wire \brmerge_i_reg_441[0]_i_2_n_0 ;
  wire \brmerge_i_reg_441[0]_i_3_n_0 ;
  wire \brmerge_i_reg_441[0]_i_4_n_0 ;
  wire [31:0]cols_V_reg_398;
  wire \eol_2_i_reg_303[0]_i_1_n_0 ;
  wire \eol_2_i_reg_303[0]_i_2_n_0 ;
  wire \eol_2_i_reg_303_reg_n_0_[0] ;
  wire eol_i_reg_243;
  wire \eol_i_reg_243_reg_n_0_[0] ;
  wire eol_reg_255;
  wire \eol_reg_255[0]_i_2_n_0 ;
  wire \eol_reg_255_reg_n_0_[0] ;
  wire exitcond6_i_fu_357_p2;
  wire exitcond_i_fu_368_p2;
  wire \exitcond_i_reg_432[0]_i_1_n_0 ;
  wire \exitcond_i_reg_432_reg_n_0_[0] ;
  wire [31:0]i_V_fu_362_p2;
  wire [31:0]i_V_reg_427;
  wire \i_V_reg_427_reg[12]_i_1_n_0 ;
  wire \i_V_reg_427_reg[12]_i_1_n_1 ;
  wire \i_V_reg_427_reg[12]_i_1_n_2 ;
  wire \i_V_reg_427_reg[12]_i_1_n_3 ;
  wire \i_V_reg_427_reg[16]_i_1_n_0 ;
  wire \i_V_reg_427_reg[16]_i_1_n_1 ;
  wire \i_V_reg_427_reg[16]_i_1_n_2 ;
  wire \i_V_reg_427_reg[16]_i_1_n_3 ;
  wire \i_V_reg_427_reg[20]_i_1_n_0 ;
  wire \i_V_reg_427_reg[20]_i_1_n_1 ;
  wire \i_V_reg_427_reg[20]_i_1_n_2 ;
  wire \i_V_reg_427_reg[20]_i_1_n_3 ;
  wire \i_V_reg_427_reg[24]_i_1_n_0 ;
  wire \i_V_reg_427_reg[24]_i_1_n_1 ;
  wire \i_V_reg_427_reg[24]_i_1_n_2 ;
  wire \i_V_reg_427_reg[24]_i_1_n_3 ;
  wire \i_V_reg_427_reg[28]_i_1_n_0 ;
  wire \i_V_reg_427_reg[28]_i_1_n_1 ;
  wire \i_V_reg_427_reg[28]_i_1_n_2 ;
  wire \i_V_reg_427_reg[28]_i_1_n_3 ;
  wire \i_V_reg_427_reg[31]_i_1_n_2 ;
  wire \i_V_reg_427_reg[31]_i_1_n_3 ;
  wire \i_V_reg_427_reg[4]_i_1_n_0 ;
  wire \i_V_reg_427_reg[4]_i_1_n_1 ;
  wire \i_V_reg_427_reg[4]_i_1_n_2 ;
  wire \i_V_reg_427_reg[4]_i_1_n_3 ;
  wire \i_V_reg_427_reg[8]_i_1_n_0 ;
  wire \i_V_reg_427_reg[8]_i_1_n_1 ;
  wire \i_V_reg_427_reg[8]_i_1_n_2 ;
  wire \i_V_reg_427_reg[8]_i_1_n_3 ;
  wire img_0_cols_V_c40_full_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_rows_V_c39_full_n;
  wire img_0_rows_V_c_empty_n;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire int_ap_ready_i_10_n_0;
  wire int_ap_ready_i_11_n_0;
  wire int_ap_ready_i_12_n_0;
  wire int_ap_ready_i_13_n_0;
  wire int_ap_ready_i_14_n_0;
  wire int_ap_ready_i_15_n_0;
  wire int_ap_ready_i_4_n_0;
  wire int_ap_ready_i_5_n_0;
  wire int_ap_ready_i_6_n_0;
  wire int_ap_ready_i_8_n_0;
  wire int_ap_ready_i_9_n_0;
  wire int_ap_ready_reg_i_2_n_2;
  wire int_ap_ready_reg_i_2_n_3;
  wire int_ap_ready_reg_i_3_n_0;
  wire int_ap_ready_reg_i_3_n_1;
  wire int_ap_ready_reg_i_3_n_2;
  wire int_ap_ready_reg_i_3_n_3;
  wire int_ap_ready_reg_i_7_n_0;
  wire int_ap_ready_reg_i_7_n_1;
  wire int_ap_ready_reg_i_7_n_2;
  wire int_ap_ready_reg_i_7_n_3;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[1] ;
  wire [31:0]rows_V_reg_393;
  wire sof_1_i_fu_144;
  wire sof_1_i_fu_1440;
  wire \sof_1_i_fu_144[0]_i_1_n_0 ;
  wire start_for_Duplicate60_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;
  wire t_V_7_reg_232;
  wire \t_V_7_reg_232[0]_i_11_n_0 ;
  wire \t_V_7_reg_232[0]_i_12_n_0 ;
  wire \t_V_7_reg_232[0]_i_13_n_0 ;
  wire \t_V_7_reg_232[0]_i_14_n_0 ;
  wire \t_V_7_reg_232[0]_i_15_n_0 ;
  wire \t_V_7_reg_232[0]_i_16_n_0 ;
  wire \t_V_7_reg_232[0]_i_17_n_0 ;
  wire \t_V_7_reg_232[0]_i_18_n_0 ;
  wire \t_V_7_reg_232[0]_i_5_n_0 ;
  wire \t_V_7_reg_232[0]_i_7_n_0 ;
  wire \t_V_7_reg_232[0]_i_8_n_0 ;
  wire \t_V_7_reg_232[0]_i_9_n_0 ;
  wire [31:0]t_V_7_reg_232_reg;
  wire \t_V_7_reg_232_reg[0]_i_10_n_0 ;
  wire \t_V_7_reg_232_reg[0]_i_10_n_1 ;
  wire \t_V_7_reg_232_reg[0]_i_10_n_2 ;
  wire \t_V_7_reg_232_reg[0]_i_10_n_3 ;
  wire \t_V_7_reg_232_reg[0]_i_3_n_0 ;
  wire \t_V_7_reg_232_reg[0]_i_3_n_1 ;
  wire \t_V_7_reg_232_reg[0]_i_3_n_2 ;
  wire \t_V_7_reg_232_reg[0]_i_3_n_3 ;
  wire \t_V_7_reg_232_reg[0]_i_3_n_4 ;
  wire \t_V_7_reg_232_reg[0]_i_3_n_5 ;
  wire \t_V_7_reg_232_reg[0]_i_3_n_6 ;
  wire \t_V_7_reg_232_reg[0]_i_3_n_7 ;
  wire \t_V_7_reg_232_reg[0]_i_4_n_2 ;
  wire \t_V_7_reg_232_reg[0]_i_4_n_3 ;
  wire \t_V_7_reg_232_reg[0]_i_6_n_0 ;
  wire \t_V_7_reg_232_reg[0]_i_6_n_1 ;
  wire \t_V_7_reg_232_reg[0]_i_6_n_2 ;
  wire \t_V_7_reg_232_reg[0]_i_6_n_3 ;
  wire \t_V_7_reg_232_reg[12]_i_1_n_0 ;
  wire \t_V_7_reg_232_reg[12]_i_1_n_1 ;
  wire \t_V_7_reg_232_reg[12]_i_1_n_2 ;
  wire \t_V_7_reg_232_reg[12]_i_1_n_3 ;
  wire \t_V_7_reg_232_reg[12]_i_1_n_4 ;
  wire \t_V_7_reg_232_reg[12]_i_1_n_5 ;
  wire \t_V_7_reg_232_reg[12]_i_1_n_6 ;
  wire \t_V_7_reg_232_reg[12]_i_1_n_7 ;
  wire \t_V_7_reg_232_reg[16]_i_1_n_0 ;
  wire \t_V_7_reg_232_reg[16]_i_1_n_1 ;
  wire \t_V_7_reg_232_reg[16]_i_1_n_2 ;
  wire \t_V_7_reg_232_reg[16]_i_1_n_3 ;
  wire \t_V_7_reg_232_reg[16]_i_1_n_4 ;
  wire \t_V_7_reg_232_reg[16]_i_1_n_5 ;
  wire \t_V_7_reg_232_reg[16]_i_1_n_6 ;
  wire \t_V_7_reg_232_reg[16]_i_1_n_7 ;
  wire \t_V_7_reg_232_reg[20]_i_1_n_0 ;
  wire \t_V_7_reg_232_reg[20]_i_1_n_1 ;
  wire \t_V_7_reg_232_reg[20]_i_1_n_2 ;
  wire \t_V_7_reg_232_reg[20]_i_1_n_3 ;
  wire \t_V_7_reg_232_reg[20]_i_1_n_4 ;
  wire \t_V_7_reg_232_reg[20]_i_1_n_5 ;
  wire \t_V_7_reg_232_reg[20]_i_1_n_6 ;
  wire \t_V_7_reg_232_reg[20]_i_1_n_7 ;
  wire \t_V_7_reg_232_reg[24]_i_1_n_0 ;
  wire \t_V_7_reg_232_reg[24]_i_1_n_1 ;
  wire \t_V_7_reg_232_reg[24]_i_1_n_2 ;
  wire \t_V_7_reg_232_reg[24]_i_1_n_3 ;
  wire \t_V_7_reg_232_reg[24]_i_1_n_4 ;
  wire \t_V_7_reg_232_reg[24]_i_1_n_5 ;
  wire \t_V_7_reg_232_reg[24]_i_1_n_6 ;
  wire \t_V_7_reg_232_reg[24]_i_1_n_7 ;
  wire \t_V_7_reg_232_reg[28]_i_1_n_1 ;
  wire \t_V_7_reg_232_reg[28]_i_1_n_2 ;
  wire \t_V_7_reg_232_reg[28]_i_1_n_3 ;
  wire \t_V_7_reg_232_reg[28]_i_1_n_4 ;
  wire \t_V_7_reg_232_reg[28]_i_1_n_5 ;
  wire \t_V_7_reg_232_reg[28]_i_1_n_6 ;
  wire \t_V_7_reg_232_reg[28]_i_1_n_7 ;
  wire \t_V_7_reg_232_reg[4]_i_1_n_0 ;
  wire \t_V_7_reg_232_reg[4]_i_1_n_1 ;
  wire \t_V_7_reg_232_reg[4]_i_1_n_2 ;
  wire \t_V_7_reg_232_reg[4]_i_1_n_3 ;
  wire \t_V_7_reg_232_reg[4]_i_1_n_4 ;
  wire \t_V_7_reg_232_reg[4]_i_1_n_5 ;
  wire \t_V_7_reg_232_reg[4]_i_1_n_6 ;
  wire \t_V_7_reg_232_reg[4]_i_1_n_7 ;
  wire \t_V_7_reg_232_reg[8]_i_1_n_0 ;
  wire \t_V_7_reg_232_reg[8]_i_1_n_1 ;
  wire \t_V_7_reg_232_reg[8]_i_1_n_2 ;
  wire \t_V_7_reg_232_reg[8]_i_1_n_3 ;
  wire \t_V_7_reg_232_reg[8]_i_1_n_4 ;
  wire \t_V_7_reg_232_reg[8]_i_1_n_5 ;
  wire \t_V_7_reg_232_reg[8]_i_1_n_6 ;
  wire \t_V_7_reg_232_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_221;
  wire [7:0]tmp_data_V_reg_403;
  wire tmp_last_V_reg_411;
  wire [3:2]\NLW_i_V_reg_427_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_427_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_7_O_UNCONNECTED;
  wire [3:0]\NLW_t_V_7_reg_232_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_7_reg_232_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_7_reg_232_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_7_reg_232_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_7_reg_232_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_0_payload_A[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(input_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_0_payload_B[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h9)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hAA808A80)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(input_r_TVALID),
        .I3(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hE0F0C000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(input_r_TVALID),
        .I2(ap_rst_n),
        .I3(input_r_TREADY),
        .I4(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(input_r_TVALID),
        .I1(input_r_TREADY),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT5 #(
    .INIT(32'h00000EEE)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I1(brmerge_i_reg_441),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(input_r_TREADY),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hAA808A80)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(input_r_TVALID),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(input_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(input_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hAA808A80)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(input_r_TVALID),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_266[0]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_266[1]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_266[2]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_266[3]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_266[4]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_266[5]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_266[6]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0800080008000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(img_0_data_stream_0_full_n),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I5(brmerge_i_reg_441),
        .O(E));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_266[7]),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond6_i_fu_357_p2),
        .I2(internal_empty_n_reg_2),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEAEEE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_payload_A),
        .I4(AXI_video_strm_V_user_V_0_sel),
        .I5(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFF44FF44FF444F44)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(exitcond6_i_fu_357_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h00001F00)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(brmerge_i_reg_441),
        .I2(img_0_data_stream_0_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\exitcond_i_reg_432_reg_n_0_[0] ),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAABAAFFAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_i_fu_368_p2),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_0),
        .I2(exitcond6_i_fu_357_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'h04040444FFFFFFFF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(img_0_data_stream_0_full_n),
        .I3(brmerge_i_reg_441),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFD00000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond6_i_fu_357_p2),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(\ap_CS_fsm[5]_i_2_n_0 ),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .I5(ap_enable_reg_pp2_iter0_i_2_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT3 #(
    .INIT(8'h57)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_CS_fsm_state7),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDF001000000000)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A80000A8A8A8A8)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(AXIvideo2Mat_U0_ap_ready),
        .I3(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(ap_start),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_2
       (.I0(exitcond6_i_fu_357_p2),
        .I1(ap_CS_fsm_state4),
        .O(AXIvideo2Mat_U0_ap_ready));
  LUT6 #(
    .INIT(64'h02000202AA00AAAA)) 
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(AXIvideo2Mat_U0_ap_ready),
        .I3(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(ap_start),
        .O(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[0]_i_1 
       (.I0(tmp_data_V_reg_403[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[0]),
        .O(\axi_data_V1_i_reg_211[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[1]_i_1 
       (.I0(tmp_data_V_reg_403[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[1]),
        .O(\axi_data_V1_i_reg_211[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[2]_i_1 
       (.I0(tmp_data_V_reg_403[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[2]),
        .O(\axi_data_V1_i_reg_211[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[3]_i_1 
       (.I0(tmp_data_V_reg_403[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[3]),
        .O(\axi_data_V1_i_reg_211[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[4]_i_1 
       (.I0(tmp_data_V_reg_403[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[4]),
        .O(\axi_data_V1_i_reg_211[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[5]_i_1 
       (.I0(tmp_data_V_reg_403[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[5]),
        .O(\axi_data_V1_i_reg_211[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[6]_i_1 
       (.I0(tmp_data_V_reg_403[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[6]),
        .O(\axi_data_V1_i_reg_211[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_211[7]_i_1 
       (.I0(tmp_data_V_reg_403[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_326[7]),
        .O(\axi_data_V1_i_reg_211[7]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_211_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_211[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_211[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_266[0]_i_1 
       (.I0(axi_data_V1_i_reg_211[0]),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_266[0]),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_data_V_0_data_out[0]),
        .O(\axi_data_V_1_i_reg_266[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_266[1]_i_1 
       (.I0(axi_data_V1_i_reg_211[1]),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_266[1]),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_data_V_0_data_out[1]),
        .O(\axi_data_V_1_i_reg_266[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_266[2]_i_1 
       (.I0(axi_data_V1_i_reg_211[2]),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_266[2]),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_data_V_0_data_out[2]),
        .O(\axi_data_V_1_i_reg_266[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_266[3]_i_1 
       (.I0(axi_data_V1_i_reg_211[3]),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_266[3]),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_data_V_0_data_out[3]),
        .O(\axi_data_V_1_i_reg_266[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_266[4]_i_1 
       (.I0(axi_data_V1_i_reg_211[4]),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_266[4]),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_data_V_0_data_out[4]),
        .O(\axi_data_V_1_i_reg_266[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_266[5]_i_1 
       (.I0(axi_data_V1_i_reg_211[5]),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_266[5]),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_data_V_0_data_out[5]),
        .O(\axi_data_V_1_i_reg_266[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_266[6]_i_1 
       (.I0(axi_data_V1_i_reg_211[6]),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_266[6]),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_data_V_0_data_out[6]),
        .O(\axi_data_V_1_i_reg_266[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_266[7]_i_1 
       (.I0(axi_data_V1_i_reg_211[7]),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_266[7]),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_data_V_0_data_out[7]),
        .O(\axi_data_V_1_i_reg_266[7]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\axi_data_V_1_i_reg_266[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_266[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[0]_i_1 
       (.I0(axi_data_V_1_i_reg_266[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_326[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[1]_i_1 
       (.I0(axi_data_V_1_i_reg_266[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_326[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[2]_i_1 
       (.I0(axi_data_V_1_i_reg_266[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_326[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[3]_i_1 
       (.I0(axi_data_V_1_i_reg_266[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_326[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[4]_i_1 
       (.I0(axi_data_V_1_i_reg_266[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_326[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[5]_i_1 
       (.I0(axi_data_V_1_i_reg_266[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_326[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[6]_i_1 
       (.I0(axi_data_V_1_i_reg_266[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_326[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_326[7]_i_1 
       (.I0(axi_data_V_1_i_reg_266[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_326[7]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_326[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_326[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_201[0]_i_1 
       (.I0(tmp_last_V_reg_411),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_314),
        .O(\axi_last_V1_i_reg_201[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_201[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_201),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_314[0]_i_1 
       (.I0(\eol_reg_255_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_314[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_314[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_314),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCAFFFFFFCA0000)) 
    \brmerge_i_reg_441[0]_i_1 
       (.I0(\brmerge_i_reg_441[0]_i_2_n_0 ),
        .I1(\eol_i_reg_243_reg_n_0_[0] ),
        .I2(\brmerge_i_reg_441[0]_i_3_n_0 ),
        .I3(sof_1_i_fu_144),
        .I4(\brmerge_i_reg_441[0]_i_4_n_0 ),
        .I5(brmerge_i_reg_441),
        .O(\brmerge_i_reg_441[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_441[0]_i_2 
       (.I0(\eol_reg_255_reg_n_0_[0] ),
        .I1(brmerge_i_reg_441),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\brmerge_i_reg_441[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \brmerge_i_reg_441[0]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\brmerge_i_reg_441[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \brmerge_i_reg_441[0]_i_4 
       (.I0(exitcond_i_fu_368_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(\brmerge_i_reg_441[0]_i_4_n_0 ));
  FDRE \brmerge_i_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_441[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_441),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \cols_V_reg_398[31]_i_1 
       (.I0(Q),
        .I1(img_0_rows_V_c_empty_n),
        .I2(img_0_rows_V_c39_full_n),
        .I3(img_0_cols_V_c40_full_n),
        .I4(img_0_cols_V_c_empty_n),
        .I5(internal_full_n_reg),
        .O(AXIvideo2Mat_U0_img_cols_V_read));
  FDRE \cols_V_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [0]),
        .Q(cols_V_reg_398[0]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [10]),
        .Q(cols_V_reg_398[10]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [11]),
        .Q(cols_V_reg_398[11]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [12]),
        .Q(cols_V_reg_398[12]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [13]),
        .Q(cols_V_reg_398[13]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [14]),
        .Q(cols_V_reg_398[14]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [15]),
        .Q(cols_V_reg_398[15]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [16]),
        .Q(cols_V_reg_398[16]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [17]),
        .Q(cols_V_reg_398[17]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [18]),
        .Q(cols_V_reg_398[18]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [19]),
        .Q(cols_V_reg_398[19]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [1]),
        .Q(cols_V_reg_398[1]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [20]),
        .Q(cols_V_reg_398[20]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [21]),
        .Q(cols_V_reg_398[21]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [22]),
        .Q(cols_V_reg_398[22]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [23]),
        .Q(cols_V_reg_398[23]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [24]),
        .Q(cols_V_reg_398[24]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [25]),
        .Q(cols_V_reg_398[25]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [26]),
        .Q(cols_V_reg_398[26]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [27]),
        .Q(cols_V_reg_398[27]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [28]),
        .Q(cols_V_reg_398[28]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [29]),
        .Q(cols_V_reg_398[29]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [2]),
        .Q(cols_V_reg_398[2]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [30]),
        .Q(cols_V_reg_398[30]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [31]),
        .Q(cols_V_reg_398[31]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [3]),
        .Q(cols_V_reg_398[3]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [4]),
        .Q(cols_V_reg_398[4]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [5]),
        .Q(cols_V_reg_398[5]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [6]),
        .Q(cols_V_reg_398[6]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [7]),
        .Q(cols_V_reg_398[7]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [8]),
        .Q(cols_V_reg_398[8]),
        .R(1'b0));
  FDRE \cols_V_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31] [9]),
        .Q(cols_V_reg_398[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \eol_2_i_reg_303[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_303_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\eol_2_i_reg_303[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_303[0]_i_2 
       (.I0(\eol_i_reg_243_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_303[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_303[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_303[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_303_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \eol_i_reg_243[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_payload_A),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(brmerge_i_reg_441),
        .I4(\eol_reg_255_reg_n_0_[0] ),
        .I5(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .O(eol_i_reg_243));
  FDRE \eol_i_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(eol_i_reg_243),
        .Q(\eol_i_reg_243_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \eol_reg_255[0]_i_1 
       (.I0(exitcond6_i_fu_357_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .O(eol_reg_255));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_reg_255[0]_i_2 
       (.I0(axi_last_V1_i_reg_201),
        .I1(\axi_data_V_1_i_reg_266_reg[0]_0 ),
        .I2(\eol_reg_255_reg_n_0_[0] ),
        .I3(brmerge_i_reg_441),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .O(\eol_reg_255[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFFFFFFFFFFF)) 
    \eol_reg_255[0]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(brmerge_i_reg_441),
        .I5(img_0_data_stream_0_full_n),
        .O(\axi_data_V_1_i_reg_266_reg[0]_0 ));
  FDRE \eol_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_255),
        .D(\eol_reg_255[0]_i_2_n_0 ),
        .Q(\eol_reg_255_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_i_reg_432[0]_i_1 
       (.I0(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_368_p2),
        .O(\exitcond_i_reg_432[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_432_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_432[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_432_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_427[0]_i_1 
       (.I0(t_V_reg_221[0]),
        .O(i_V_fu_362_p2[0]));
  FDRE \i_V_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[0]),
        .Q(i_V_reg_427[0]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[10]),
        .Q(i_V_reg_427[10]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[11]),
        .Q(i_V_reg_427[11]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[12]),
        .Q(i_V_reg_427[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_427_reg[12]_i_1 
       (.CI(\i_V_reg_427_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_427_reg[12]_i_1_n_0 ,\i_V_reg_427_reg[12]_i_1_n_1 ,\i_V_reg_427_reg[12]_i_1_n_2 ,\i_V_reg_427_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[12:9]),
        .S(t_V_reg_221[12:9]));
  FDRE \i_V_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[13]),
        .Q(i_V_reg_427[13]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[14]),
        .Q(i_V_reg_427[14]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[15]),
        .Q(i_V_reg_427[15]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[16]),
        .Q(i_V_reg_427[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_427_reg[16]_i_1 
       (.CI(\i_V_reg_427_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_427_reg[16]_i_1_n_0 ,\i_V_reg_427_reg[16]_i_1_n_1 ,\i_V_reg_427_reg[16]_i_1_n_2 ,\i_V_reg_427_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[16:13]),
        .S(t_V_reg_221[16:13]));
  FDRE \i_V_reg_427_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[17]),
        .Q(i_V_reg_427[17]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[18]),
        .Q(i_V_reg_427[18]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[19]),
        .Q(i_V_reg_427[19]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[1]),
        .Q(i_V_reg_427[1]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[20]),
        .Q(i_V_reg_427[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_427_reg[20]_i_1 
       (.CI(\i_V_reg_427_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_427_reg[20]_i_1_n_0 ,\i_V_reg_427_reg[20]_i_1_n_1 ,\i_V_reg_427_reg[20]_i_1_n_2 ,\i_V_reg_427_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[20:17]),
        .S(t_V_reg_221[20:17]));
  FDRE \i_V_reg_427_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[21]),
        .Q(i_V_reg_427[21]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[22]),
        .Q(i_V_reg_427[22]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[23]),
        .Q(i_V_reg_427[23]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[24]),
        .Q(i_V_reg_427[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_427_reg[24]_i_1 
       (.CI(\i_V_reg_427_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_427_reg[24]_i_1_n_0 ,\i_V_reg_427_reg[24]_i_1_n_1 ,\i_V_reg_427_reg[24]_i_1_n_2 ,\i_V_reg_427_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[24:21]),
        .S(t_V_reg_221[24:21]));
  FDRE \i_V_reg_427_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[25]),
        .Q(i_V_reg_427[25]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[26]),
        .Q(i_V_reg_427[26]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[27]),
        .Q(i_V_reg_427[27]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[28]),
        .Q(i_V_reg_427[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_427_reg[28]_i_1 
       (.CI(\i_V_reg_427_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_427_reg[28]_i_1_n_0 ,\i_V_reg_427_reg[28]_i_1_n_1 ,\i_V_reg_427_reg[28]_i_1_n_2 ,\i_V_reg_427_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[28:25]),
        .S(t_V_reg_221[28:25]));
  FDRE \i_V_reg_427_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[29]),
        .Q(i_V_reg_427[29]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[2]),
        .Q(i_V_reg_427[2]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[30]),
        .Q(i_V_reg_427[30]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[31]),
        .Q(i_V_reg_427[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_427_reg[31]_i_1 
       (.CI(\i_V_reg_427_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_427_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_427_reg[31]_i_1_n_2 ,\i_V_reg_427_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_427_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_362_p2[31:29]}),
        .S({1'b0,t_V_reg_221[31:29]}));
  FDRE \i_V_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[3]),
        .Q(i_V_reg_427[3]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[4]),
        .Q(i_V_reg_427[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_427_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_427_reg[4]_i_1_n_0 ,\i_V_reg_427_reg[4]_i_1_n_1 ,\i_V_reg_427_reg[4]_i_1_n_2 ,\i_V_reg_427_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_221[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[4:1]),
        .S(t_V_reg_221[4:1]));
  FDRE \i_V_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[5]),
        .Q(i_V_reg_427[5]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[6]),
        .Q(i_V_reg_427[6]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[7]),
        .Q(i_V_reg_427[7]),
        .R(1'b0));
  FDRE \i_V_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[8]),
        .Q(i_V_reg_427[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_427_reg[8]_i_1 
       (.CI(\i_V_reg_427_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_427_reg[8]_i_1_n_0 ,\i_V_reg_427_reg[8]_i_1_n_1 ,\i_V_reg_427_reg[8]_i_1_n_2 ,\i_V_reg_427_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_362_p2[8:5]),
        .S(t_V_reg_221[8:5]));
  FDRE \i_V_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_362_p2[9]),
        .Q(i_V_reg_427[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hDDDDD000)) 
    int_ap_ready_i_1
       (.I0(internal_full_n_reg_0),
        .I1(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0),
        .I2(exitcond6_i_fu_357_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_10
       (.I0(t_V_reg_221[17]),
        .I1(rows_V_reg_393[17]),
        .I2(t_V_reg_221[15]),
        .I3(rows_V_reg_393[15]),
        .I4(rows_V_reg_393[16]),
        .I5(t_V_reg_221[16]),
        .O(int_ap_ready_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_11
       (.I0(t_V_reg_221[12]),
        .I1(rows_V_reg_393[12]),
        .I2(t_V_reg_221[13]),
        .I3(rows_V_reg_393[13]),
        .I4(rows_V_reg_393[14]),
        .I5(t_V_reg_221[14]),
        .O(int_ap_ready_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_12
       (.I0(t_V_reg_221[9]),
        .I1(rows_V_reg_393[9]),
        .I2(t_V_reg_221[10]),
        .I3(rows_V_reg_393[10]),
        .I4(rows_V_reg_393[11]),
        .I5(t_V_reg_221[11]),
        .O(int_ap_ready_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_13
       (.I0(t_V_reg_221[7]),
        .I1(rows_V_reg_393[7]),
        .I2(t_V_reg_221[6]),
        .I3(rows_V_reg_393[6]),
        .I4(rows_V_reg_393[8]),
        .I5(t_V_reg_221[8]),
        .O(int_ap_ready_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_14
       (.I0(t_V_reg_221[4]),
        .I1(rows_V_reg_393[4]),
        .I2(t_V_reg_221[3]),
        .I3(rows_V_reg_393[3]),
        .I4(rows_V_reg_393[5]),
        .I5(t_V_reg_221[5]),
        .O(int_ap_ready_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_15
       (.I0(t_V_reg_221[0]),
        .I1(rows_V_reg_393[0]),
        .I2(t_V_reg_221[1]),
        .I3(rows_V_reg_393[1]),
        .I4(rows_V_reg_393[2]),
        .I5(t_V_reg_221[2]),
        .O(int_ap_ready_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_4
       (.I0(rows_V_reg_393[31]),
        .I1(t_V_reg_221[31]),
        .I2(rows_V_reg_393[30]),
        .I3(t_V_reg_221[30]),
        .O(int_ap_ready_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_5
       (.I0(t_V_reg_221[27]),
        .I1(rows_V_reg_393[27]),
        .I2(t_V_reg_221[28]),
        .I3(rows_V_reg_393[28]),
        .I4(rows_V_reg_393[29]),
        .I5(t_V_reg_221[29]),
        .O(int_ap_ready_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_6
       (.I0(t_V_reg_221[24]),
        .I1(rows_V_reg_393[24]),
        .I2(t_V_reg_221[25]),
        .I3(rows_V_reg_393[25]),
        .I4(rows_V_reg_393[26]),
        .I5(t_V_reg_221[26]),
        .O(int_ap_ready_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_8
       (.I0(t_V_reg_221[23]),
        .I1(rows_V_reg_393[23]),
        .I2(t_V_reg_221[21]),
        .I3(rows_V_reg_393[21]),
        .I4(rows_V_reg_393[22]),
        .I5(t_V_reg_221[22]),
        .O(int_ap_ready_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_9
       (.I0(t_V_reg_221[18]),
        .I1(rows_V_reg_393[18]),
        .I2(t_V_reg_221[19]),
        .I3(rows_V_reg_393[19]),
        .I4(rows_V_reg_393[20]),
        .I5(t_V_reg_221[20]),
        .O(int_ap_ready_i_9_n_0));
  CARRY4 int_ap_ready_reg_i_2
       (.CI(int_ap_ready_reg_i_3_n_0),
        .CO({NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED[3],exitcond6_i_fu_357_p2,int_ap_ready_reg_i_2_n_2,int_ap_ready_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,int_ap_ready_i_4_n_0,int_ap_ready_i_5_n_0,int_ap_ready_i_6_n_0}));
  CARRY4 int_ap_ready_reg_i_3
       (.CI(int_ap_ready_reg_i_7_n_0),
        .CO({int_ap_ready_reg_i_3_n_0,int_ap_ready_reg_i_3_n_1,int_ap_ready_reg_i_3_n_2,int_ap_ready_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_8_n_0,int_ap_ready_i_9_n_0,int_ap_ready_i_10_n_0,int_ap_ready_i_11_n_0}));
  CARRY4 int_ap_ready_reg_i_7
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_7_n_0,int_ap_ready_reg_i_7_n_1,int_ap_ready_reg_i_7_n_2,int_ap_ready_reg_i_7_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_7_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_12_n_0,int_ap_ready_i_13_n_0,int_ap_ready_i_14_n_0,int_ap_ready_i_15_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    int_ap_start_i_2
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_CS_fsm_state4),
        .I2(exitcond6_i_fu_357_p2),
        .O(ap_sync_AXIvideo2Mat_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__13
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(img_0_rows_V_c39_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__14
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(img_0_cols_V_c40_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFF1FFFFFFFFFFFFF)) 
    internal_empty_n_i_2__20
       (.I0(brmerge_i_reg_441),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(\exitcond_i_reg_432_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(img_0_data_stream_0_full_n),
        .O(internal_empty_n_reg_1));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_Duplicate60_U0_full_n),
        .O(\mOutPtr_reg[1] ));
  FDRE \rows_V_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(rows_V_reg_393[0]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(rows_V_reg_393[10]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(rows_V_reg_393[11]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(rows_V_reg_393[12]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(rows_V_reg_393[13]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(rows_V_reg_393[14]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(rows_V_reg_393[15]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(rows_V_reg_393[16]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(rows_V_reg_393[17]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(rows_V_reg_393[18]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(rows_V_reg_393[19]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(rows_V_reg_393[1]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(rows_V_reg_393[20]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(rows_V_reg_393[21]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(rows_V_reg_393[22]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(rows_V_reg_393[23]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(rows_V_reg_393[24]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(rows_V_reg_393[25]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(rows_V_reg_393[26]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(rows_V_reg_393[27]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(rows_V_reg_393[28]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(rows_V_reg_393[29]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(rows_V_reg_393[2]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(rows_V_reg_393[30]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(rows_V_reg_393[31]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(rows_V_reg_393[3]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(rows_V_reg_393[4]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(rows_V_reg_393[5]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(rows_V_reg_393[6]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(rows_V_reg_393[7]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(rows_V_reg_393[8]),
        .R(1'b0));
  FDRE \rows_V_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(rows_V_reg_393[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \sof_1_i_fu_144[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_368_p2),
        .I4(sof_1_i_fu_144),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_144[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_144[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_144),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777007077770000)) 
    start_once_reg_i_1__0
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond6_i_fu_357_p2),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I4(start_once_reg),
        .I5(start_for_Duplicate60_U0_full_n),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    \t_V_7_reg_232[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_368_p2),
        .I4(exitcond6_i_fu_357_p2),
        .I5(ap_CS_fsm_state4),
        .O(t_V_7_reg_232));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_11 
       (.I0(t_V_7_reg_232_reg[21]),
        .I1(cols_V_reg_398[21]),
        .I2(t_V_7_reg_232_reg[22]),
        .I3(cols_V_reg_398[22]),
        .I4(cols_V_reg_398[23]),
        .I5(t_V_7_reg_232_reg[23]),
        .O(\t_V_7_reg_232[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_12 
       (.I0(t_V_7_reg_232_reg[18]),
        .I1(cols_V_reg_398[18]),
        .I2(t_V_7_reg_232_reg[19]),
        .I3(cols_V_reg_398[19]),
        .I4(cols_V_reg_398[20]),
        .I5(t_V_7_reg_232_reg[20]),
        .O(\t_V_7_reg_232[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_13 
       (.I0(t_V_7_reg_232_reg[15]),
        .I1(cols_V_reg_398[15]),
        .I2(t_V_7_reg_232_reg[16]),
        .I3(cols_V_reg_398[16]),
        .I4(cols_V_reg_398[17]),
        .I5(t_V_7_reg_232_reg[17]),
        .O(\t_V_7_reg_232[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_14 
       (.I0(t_V_7_reg_232_reg[12]),
        .I1(cols_V_reg_398[12]),
        .I2(t_V_7_reg_232_reg[13]),
        .I3(cols_V_reg_398[13]),
        .I4(cols_V_reg_398[14]),
        .I5(t_V_7_reg_232_reg[14]),
        .O(\t_V_7_reg_232[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_15 
       (.I0(t_V_7_reg_232_reg[9]),
        .I1(cols_V_reg_398[9]),
        .I2(t_V_7_reg_232_reg[10]),
        .I3(cols_V_reg_398[10]),
        .I4(cols_V_reg_398[11]),
        .I5(t_V_7_reg_232_reg[11]),
        .O(\t_V_7_reg_232[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_16 
       (.I0(t_V_7_reg_232_reg[6]),
        .I1(cols_V_reg_398[6]),
        .I2(t_V_7_reg_232_reg[7]),
        .I3(cols_V_reg_398[7]),
        .I4(cols_V_reg_398[8]),
        .I5(t_V_7_reg_232_reg[8]),
        .O(\t_V_7_reg_232[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_17 
       (.I0(t_V_7_reg_232_reg[3]),
        .I1(cols_V_reg_398[3]),
        .I2(t_V_7_reg_232_reg[4]),
        .I3(cols_V_reg_398[4]),
        .I4(cols_V_reg_398[5]),
        .I5(t_V_7_reg_232_reg[5]),
        .O(\t_V_7_reg_232[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_18 
       (.I0(t_V_7_reg_232_reg[0]),
        .I1(cols_V_reg_398[0]),
        .I2(t_V_7_reg_232_reg[1]),
        .I3(cols_V_reg_398[1]),
        .I4(cols_V_reg_398[2]),
        .I5(t_V_7_reg_232_reg[2]),
        .O(\t_V_7_reg_232[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_7_reg_232[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_368_p2),
        .O(sof_1_i_fu_1440));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_7_reg_232[0]_i_5 
       (.I0(t_V_7_reg_232_reg[0]),
        .O(\t_V_7_reg_232[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_7_reg_232[0]_i_7 
       (.I0(cols_V_reg_398[31]),
        .I1(t_V_7_reg_232_reg[31]),
        .I2(cols_V_reg_398[30]),
        .I3(t_V_7_reg_232_reg[30]),
        .O(\t_V_7_reg_232[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_8 
       (.I0(t_V_7_reg_232_reg[29]),
        .I1(cols_V_reg_398[29]),
        .I2(t_V_7_reg_232_reg[27]),
        .I3(cols_V_reg_398[27]),
        .I4(cols_V_reg_398[28]),
        .I5(t_V_7_reg_232_reg[28]),
        .O(\t_V_7_reg_232[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_7_reg_232[0]_i_9 
       (.I0(t_V_7_reg_232_reg[26]),
        .I1(cols_V_reg_398[26]),
        .I2(t_V_7_reg_232_reg[24]),
        .I3(cols_V_reg_398[24]),
        .I4(cols_V_reg_398[25]),
        .I5(t_V_7_reg_232_reg[25]),
        .O(\t_V_7_reg_232[0]_i_9_n_0 ));
  FDRE \t_V_7_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[0]_i_3_n_7 ),
        .Q(t_V_7_reg_232_reg[0]),
        .R(t_V_7_reg_232));
  CARRY4 \t_V_7_reg_232_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\t_V_7_reg_232_reg[0]_i_10_n_0 ,\t_V_7_reg_232_reg[0]_i_10_n_1 ,\t_V_7_reg_232_reg[0]_i_10_n_2 ,\t_V_7_reg_232_reg[0]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_7_reg_232_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\t_V_7_reg_232[0]_i_15_n_0 ,\t_V_7_reg_232[0]_i_16_n_0 ,\t_V_7_reg_232[0]_i_17_n_0 ,\t_V_7_reg_232[0]_i_18_n_0 }));
  CARRY4 \t_V_7_reg_232_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_7_reg_232_reg[0]_i_3_n_0 ,\t_V_7_reg_232_reg[0]_i_3_n_1 ,\t_V_7_reg_232_reg[0]_i_3_n_2 ,\t_V_7_reg_232_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_7_reg_232_reg[0]_i_3_n_4 ,\t_V_7_reg_232_reg[0]_i_3_n_5 ,\t_V_7_reg_232_reg[0]_i_3_n_6 ,\t_V_7_reg_232_reg[0]_i_3_n_7 }),
        .S({t_V_7_reg_232_reg[3:1],\t_V_7_reg_232[0]_i_5_n_0 }));
  CARRY4 \t_V_7_reg_232_reg[0]_i_4 
       (.CI(\t_V_7_reg_232_reg[0]_i_6_n_0 ),
        .CO({\NLW_t_V_7_reg_232_reg[0]_i_4_CO_UNCONNECTED [3],exitcond_i_fu_368_p2,\t_V_7_reg_232_reg[0]_i_4_n_2 ,\t_V_7_reg_232_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_7_reg_232_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\t_V_7_reg_232[0]_i_7_n_0 ,\t_V_7_reg_232[0]_i_8_n_0 ,\t_V_7_reg_232[0]_i_9_n_0 }));
  CARRY4 \t_V_7_reg_232_reg[0]_i_6 
       (.CI(\t_V_7_reg_232_reg[0]_i_10_n_0 ),
        .CO({\t_V_7_reg_232_reg[0]_i_6_n_0 ,\t_V_7_reg_232_reg[0]_i_6_n_1 ,\t_V_7_reg_232_reg[0]_i_6_n_2 ,\t_V_7_reg_232_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_7_reg_232_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\t_V_7_reg_232[0]_i_11_n_0 ,\t_V_7_reg_232[0]_i_12_n_0 ,\t_V_7_reg_232[0]_i_13_n_0 ,\t_V_7_reg_232[0]_i_14_n_0 }));
  FDRE \t_V_7_reg_232_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[8]_i_1_n_5 ),
        .Q(t_V_7_reg_232_reg[10]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[8]_i_1_n_4 ),
        .Q(t_V_7_reg_232_reg[11]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[12]_i_1_n_7 ),
        .Q(t_V_7_reg_232_reg[12]),
        .R(t_V_7_reg_232));
  CARRY4 \t_V_7_reg_232_reg[12]_i_1 
       (.CI(\t_V_7_reg_232_reg[8]_i_1_n_0 ),
        .CO({\t_V_7_reg_232_reg[12]_i_1_n_0 ,\t_V_7_reg_232_reg[12]_i_1_n_1 ,\t_V_7_reg_232_reg[12]_i_1_n_2 ,\t_V_7_reg_232_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_232_reg[12]_i_1_n_4 ,\t_V_7_reg_232_reg[12]_i_1_n_5 ,\t_V_7_reg_232_reg[12]_i_1_n_6 ,\t_V_7_reg_232_reg[12]_i_1_n_7 }),
        .S(t_V_7_reg_232_reg[15:12]));
  FDRE \t_V_7_reg_232_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[12]_i_1_n_6 ),
        .Q(t_V_7_reg_232_reg[13]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[12]_i_1_n_5 ),
        .Q(t_V_7_reg_232_reg[14]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[12]_i_1_n_4 ),
        .Q(t_V_7_reg_232_reg[15]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[16]_i_1_n_7 ),
        .Q(t_V_7_reg_232_reg[16]),
        .R(t_V_7_reg_232));
  CARRY4 \t_V_7_reg_232_reg[16]_i_1 
       (.CI(\t_V_7_reg_232_reg[12]_i_1_n_0 ),
        .CO({\t_V_7_reg_232_reg[16]_i_1_n_0 ,\t_V_7_reg_232_reg[16]_i_1_n_1 ,\t_V_7_reg_232_reg[16]_i_1_n_2 ,\t_V_7_reg_232_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_232_reg[16]_i_1_n_4 ,\t_V_7_reg_232_reg[16]_i_1_n_5 ,\t_V_7_reg_232_reg[16]_i_1_n_6 ,\t_V_7_reg_232_reg[16]_i_1_n_7 }),
        .S(t_V_7_reg_232_reg[19:16]));
  FDRE \t_V_7_reg_232_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[16]_i_1_n_6 ),
        .Q(t_V_7_reg_232_reg[17]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[16]_i_1_n_5 ),
        .Q(t_V_7_reg_232_reg[18]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[16]_i_1_n_4 ),
        .Q(t_V_7_reg_232_reg[19]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[0]_i_3_n_6 ),
        .Q(t_V_7_reg_232_reg[1]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[20]_i_1_n_7 ),
        .Q(t_V_7_reg_232_reg[20]),
        .R(t_V_7_reg_232));
  CARRY4 \t_V_7_reg_232_reg[20]_i_1 
       (.CI(\t_V_7_reg_232_reg[16]_i_1_n_0 ),
        .CO({\t_V_7_reg_232_reg[20]_i_1_n_0 ,\t_V_7_reg_232_reg[20]_i_1_n_1 ,\t_V_7_reg_232_reg[20]_i_1_n_2 ,\t_V_7_reg_232_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_232_reg[20]_i_1_n_4 ,\t_V_7_reg_232_reg[20]_i_1_n_5 ,\t_V_7_reg_232_reg[20]_i_1_n_6 ,\t_V_7_reg_232_reg[20]_i_1_n_7 }),
        .S(t_V_7_reg_232_reg[23:20]));
  FDRE \t_V_7_reg_232_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[20]_i_1_n_6 ),
        .Q(t_V_7_reg_232_reg[21]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[20]_i_1_n_5 ),
        .Q(t_V_7_reg_232_reg[22]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[20]_i_1_n_4 ),
        .Q(t_V_7_reg_232_reg[23]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[24]_i_1_n_7 ),
        .Q(t_V_7_reg_232_reg[24]),
        .R(t_V_7_reg_232));
  CARRY4 \t_V_7_reg_232_reg[24]_i_1 
       (.CI(\t_V_7_reg_232_reg[20]_i_1_n_0 ),
        .CO({\t_V_7_reg_232_reg[24]_i_1_n_0 ,\t_V_7_reg_232_reg[24]_i_1_n_1 ,\t_V_7_reg_232_reg[24]_i_1_n_2 ,\t_V_7_reg_232_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_232_reg[24]_i_1_n_4 ,\t_V_7_reg_232_reg[24]_i_1_n_5 ,\t_V_7_reg_232_reg[24]_i_1_n_6 ,\t_V_7_reg_232_reg[24]_i_1_n_7 }),
        .S(t_V_7_reg_232_reg[27:24]));
  FDRE \t_V_7_reg_232_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[24]_i_1_n_6 ),
        .Q(t_V_7_reg_232_reg[25]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[24]_i_1_n_5 ),
        .Q(t_V_7_reg_232_reg[26]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[24]_i_1_n_4 ),
        .Q(t_V_7_reg_232_reg[27]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[28]_i_1_n_7 ),
        .Q(t_V_7_reg_232_reg[28]),
        .R(t_V_7_reg_232));
  CARRY4 \t_V_7_reg_232_reg[28]_i_1 
       (.CI(\t_V_7_reg_232_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_7_reg_232_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_7_reg_232_reg[28]_i_1_n_1 ,\t_V_7_reg_232_reg[28]_i_1_n_2 ,\t_V_7_reg_232_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_232_reg[28]_i_1_n_4 ,\t_V_7_reg_232_reg[28]_i_1_n_5 ,\t_V_7_reg_232_reg[28]_i_1_n_6 ,\t_V_7_reg_232_reg[28]_i_1_n_7 }),
        .S(t_V_7_reg_232_reg[31:28]));
  FDRE \t_V_7_reg_232_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[28]_i_1_n_6 ),
        .Q(t_V_7_reg_232_reg[29]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[0]_i_3_n_5 ),
        .Q(t_V_7_reg_232_reg[2]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[28]_i_1_n_5 ),
        .Q(t_V_7_reg_232_reg[30]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[28]_i_1_n_4 ),
        .Q(t_V_7_reg_232_reg[31]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[0]_i_3_n_4 ),
        .Q(t_V_7_reg_232_reg[3]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[4]_i_1_n_7 ),
        .Q(t_V_7_reg_232_reg[4]),
        .R(t_V_7_reg_232));
  CARRY4 \t_V_7_reg_232_reg[4]_i_1 
       (.CI(\t_V_7_reg_232_reg[0]_i_3_n_0 ),
        .CO({\t_V_7_reg_232_reg[4]_i_1_n_0 ,\t_V_7_reg_232_reg[4]_i_1_n_1 ,\t_V_7_reg_232_reg[4]_i_1_n_2 ,\t_V_7_reg_232_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_232_reg[4]_i_1_n_4 ,\t_V_7_reg_232_reg[4]_i_1_n_5 ,\t_V_7_reg_232_reg[4]_i_1_n_6 ,\t_V_7_reg_232_reg[4]_i_1_n_7 }),
        .S(t_V_7_reg_232_reg[7:4]));
  FDRE \t_V_7_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[4]_i_1_n_6 ),
        .Q(t_V_7_reg_232_reg[5]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[4]_i_1_n_5 ),
        .Q(t_V_7_reg_232_reg[6]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[4]_i_1_n_4 ),
        .Q(t_V_7_reg_232_reg[7]),
        .R(t_V_7_reg_232));
  FDRE \t_V_7_reg_232_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[8]_i_1_n_7 ),
        .Q(t_V_7_reg_232_reg[8]),
        .R(t_V_7_reg_232));
  CARRY4 \t_V_7_reg_232_reg[8]_i_1 
       (.CI(\t_V_7_reg_232_reg[4]_i_1_n_0 ),
        .CO({\t_V_7_reg_232_reg[8]_i_1_n_0 ,\t_V_7_reg_232_reg[8]_i_1_n_1 ,\t_V_7_reg_232_reg[8]_i_1_n_2 ,\t_V_7_reg_232_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_232_reg[8]_i_1_n_4 ,\t_V_7_reg_232_reg[8]_i_1_n_5 ,\t_V_7_reg_232_reg[8]_i_1_n_6 ,\t_V_7_reg_232_reg[8]_i_1_n_7 }),
        .S(t_V_7_reg_232_reg[11:8]));
  FDRE \t_V_7_reg_232_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1440),
        .D(\t_V_7_reg_232_reg[8]_i_1_n_6 ),
        .Q(t_V_7_reg_232_reg[9]),
        .R(t_V_7_reg_232));
  FDRE \t_V_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[0]),
        .Q(t_V_reg_221[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[10]),
        .Q(t_V_reg_221[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[11]),
        .Q(t_V_reg_221[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[12]),
        .Q(t_V_reg_221[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[13]),
        .Q(t_V_reg_221[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[14]),
        .Q(t_V_reg_221[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[15]),
        .Q(t_V_reg_221[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[16]),
        .Q(t_V_reg_221[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[17]),
        .Q(t_V_reg_221[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[18]),
        .Q(t_V_reg_221[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[19]),
        .Q(t_V_reg_221[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[1]),
        .Q(t_V_reg_221[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[20]),
        .Q(t_V_reg_221[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[21]),
        .Q(t_V_reg_221[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[22]),
        .Q(t_V_reg_221[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[23]),
        .Q(t_V_reg_221[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[24]),
        .Q(t_V_reg_221[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[25]),
        .Q(t_V_reg_221[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[26]),
        .Q(t_V_reg_221[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[27]),
        .Q(t_V_reg_221[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[28]),
        .Q(t_V_reg_221[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[29]),
        .Q(t_V_reg_221[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[2]),
        .Q(t_V_reg_221[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[30]),
        .Q(t_V_reg_221[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[31]),
        .Q(t_V_reg_221[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[3]),
        .Q(t_V_reg_221[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[4]),
        .Q(t_V_reg_221[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[5]),
        .Q(t_V_reg_221[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[6]),
        .Q(t_V_reg_221[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[7]),
        .Q(t_V_reg_221[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[8]),
        .Q(t_V_reg_221[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_221_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_427[9]),
        .Q(t_V_reg_221[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_403[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  FDRE \tmp_data_V_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_403[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_403[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_403[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_403[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_403[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_403[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_403[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_403[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_411[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_411[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_411),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_Block_Mat_exit2817_p
   (start_once_reg,
    \mOutPtr_reg[3] ,
    SS,
    start_once_reg_reg_0,
    ap_clk,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg,
    ap_start,
    internal_full_n_reg,
    internal_full_n_reg_0,
    start_for_Reduce_U0_full_n);
  output start_once_reg;
  output \mOutPtr_reg[3] ;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  input ap_start;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input start_for_Reduce_U0_full_n;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[3] ;
  wire start_for_Reduce_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \mOutPtr[3]_i_5 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .I2(ap_start),
        .I3(internal_full_n_reg),
        .I4(internal_full_n_reg_0),
        .I5(start_for_Reduce_U0_full_n),
        .O(\mOutPtr_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_Duplicate
   (\SRL_SIG_reg[0][0] ,
    \mOutPtr_reg[1] ,
    int_ap_idle_reg,
    Q,
    CO,
    Duplicate_U0_src_cols_V_read,
    Duplicate_U0_dst1_data_stream_V_write,
    img_1_bin_data_strea_empty_n,
    img_2_data_stream_0_full_n,
    img_1_data_stream_0_full_n,
    Duplicate_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg,
    Mat2AXIvideo_U0_ap_start,
    \ap_CS_fsm_reg[0]_1 ,
    SS,
    ap_clk,
    if_dout,
    \int_cols_reg[31] ,
    ap_rst_n,
    img_1_bin_rows_V_c_empty_n,
    img_1_bin_cols_V_c_empty_n);
  output \SRL_SIG_reg[0][0] ;
  output \mOutPtr_reg[1] ;
  output int_ap_idle_reg;
  output [1:0]Q;
  output [0:0]CO;
  output Duplicate_U0_src_cols_V_read;
  output Duplicate_U0_dst1_data_stream_V_write;
  input img_1_bin_data_strea_empty_n;
  input img_2_data_stream_0_full_n;
  input img_1_data_stream_0_full_n;
  input Duplicate_U0_ap_start;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input [0:0]SS;
  input ap_clk;
  input [31:0]if_dout;
  input [31:0]\int_cols_reg[31] ;
  input ap_rst_n;
  input img_1_bin_rows_V_c_empty_n;
  input img_1_bin_cols_V_c_empty_n;

  wire [0:0]CO;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_dst1_data_stream_V_write;
  wire Duplicate_U0_src_cols_V_read;
  wire Mat2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10__1_n_0 ;
  wire \ap_CS_fsm[2]_i_11__1_n_0 ;
  wire \ap_CS_fsm[2]_i_12__1_n_0 ;
  wire \ap_CS_fsm[2]_i_13__1_n_0 ;
  wire \ap_CS_fsm[2]_i_14__1_n_0 ;
  wire \ap_CS_fsm[2]_i_15__1_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__1_n_0 ;
  wire \ap_CS_fsm[2]_i_6__1_n_0 ;
  wire \ap_CS_fsm[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__1_n_0 ;
  wire \ap_CS_fsm[3]_i_10__1_n_0 ;
  wire \ap_CS_fsm[3]_i_11__1_n_0 ;
  wire \ap_CS_fsm[3]_i_12__1_n_0 ;
  wire \ap_CS_fsm[3]_i_13__1_n_0 ;
  wire \ap_CS_fsm[3]_i_14__1_n_0 ;
  wire \ap_CS_fsm[3]_i_15__1_n_0 ;
  wire \ap_CS_fsm[3]_i_16__1_n_0 ;
  wire \ap_CS_fsm[3]_i_3__1_n_0 ;
  wire \ap_CS_fsm[3]_i_5__1_n_0 ;
  wire \ap_CS_fsm[3]_i_6__1_n_0 ;
  wire \ap_CS_fsm[3]_i_7__1_n_0 ;
  wire \ap_CS_fsm[3]_i_9__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_7__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_7__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_7__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__1_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_8__1_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_8__1_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_8__1_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_8__1_n_3 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  wire [31:0]cols_V_reg_199;
  wire \exitcond_i_reg_213[0]_i_1__0_n_0 ;
  wire \exitcond_i_reg_213_reg_n_0_[0] ;
  wire [31:0]i_V_fu_177_p2;
  wire [31:0]i_V_reg_208;
  wire \i_V_reg_208_reg[12]_i_1__0_n_0 ;
  wire \i_V_reg_208_reg[12]_i_1__0_n_1 ;
  wire \i_V_reg_208_reg[12]_i_1__0_n_2 ;
  wire \i_V_reg_208_reg[12]_i_1__0_n_3 ;
  wire \i_V_reg_208_reg[16]_i_1__0_n_0 ;
  wire \i_V_reg_208_reg[16]_i_1__0_n_1 ;
  wire \i_V_reg_208_reg[16]_i_1__0_n_2 ;
  wire \i_V_reg_208_reg[16]_i_1__0_n_3 ;
  wire \i_V_reg_208_reg[20]_i_1__0_n_0 ;
  wire \i_V_reg_208_reg[20]_i_1__0_n_1 ;
  wire \i_V_reg_208_reg[20]_i_1__0_n_2 ;
  wire \i_V_reg_208_reg[20]_i_1__0_n_3 ;
  wire \i_V_reg_208_reg[24]_i_1__0_n_0 ;
  wire \i_V_reg_208_reg[24]_i_1__0_n_1 ;
  wire \i_V_reg_208_reg[24]_i_1__0_n_2 ;
  wire \i_V_reg_208_reg[24]_i_1__0_n_3 ;
  wire \i_V_reg_208_reg[28]_i_1__0_n_0 ;
  wire \i_V_reg_208_reg[28]_i_1__0_n_1 ;
  wire \i_V_reg_208_reg[28]_i_1__0_n_2 ;
  wire \i_V_reg_208_reg[28]_i_1__0_n_3 ;
  wire \i_V_reg_208_reg[31]_i_1__0_n_2 ;
  wire \i_V_reg_208_reg[31]_i_1__0_n_3 ;
  wire \i_V_reg_208_reg[4]_i_1__0_n_0 ;
  wire \i_V_reg_208_reg[4]_i_1__0_n_1 ;
  wire \i_V_reg_208_reg[4]_i_1__0_n_2 ;
  wire \i_V_reg_208_reg[4]_i_1__0_n_3 ;
  wire \i_V_reg_208_reg[8]_i_1__0_n_0 ;
  wire \i_V_reg_208_reg[8]_i_1__0_n_1 ;
  wire \i_V_reg_208_reg[8]_i_1__0_n_2 ;
  wire \i_V_reg_208_reg[8]_i_1__0_n_3 ;
  wire [31:0]if_dout;
  wire img_1_bin_cols_V_c_empty_n;
  wire img_1_bin_data_strea_empty_n;
  wire img_1_bin_rows_V_c_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_2_data_stream_0_full_n;
  wire int_ap_idle_reg;
  wire [31:0]\int_cols_reg[31] ;
  wire \mOutPtr_reg[1] ;
  wire [31:0]rows_V_reg_194;
  wire t_V_6_reg_161;
  wire t_V_6_reg_1610;
  wire \t_V_6_reg_161[0]_i_4_n_0 ;
  wire [31:0]t_V_6_reg_161_reg;
  wire \t_V_6_reg_161_reg[0]_i_3_n_0 ;
  wire \t_V_6_reg_161_reg[0]_i_3_n_1 ;
  wire \t_V_6_reg_161_reg[0]_i_3_n_2 ;
  wire \t_V_6_reg_161_reg[0]_i_3_n_3 ;
  wire \t_V_6_reg_161_reg[0]_i_3_n_4 ;
  wire \t_V_6_reg_161_reg[0]_i_3_n_5 ;
  wire \t_V_6_reg_161_reg[0]_i_3_n_6 ;
  wire \t_V_6_reg_161_reg[0]_i_3_n_7 ;
  wire \t_V_6_reg_161_reg[12]_i_1_n_0 ;
  wire \t_V_6_reg_161_reg[12]_i_1_n_1 ;
  wire \t_V_6_reg_161_reg[12]_i_1_n_2 ;
  wire \t_V_6_reg_161_reg[12]_i_1_n_3 ;
  wire \t_V_6_reg_161_reg[12]_i_1_n_4 ;
  wire \t_V_6_reg_161_reg[12]_i_1_n_5 ;
  wire \t_V_6_reg_161_reg[12]_i_1_n_6 ;
  wire \t_V_6_reg_161_reg[12]_i_1_n_7 ;
  wire \t_V_6_reg_161_reg[16]_i_1_n_0 ;
  wire \t_V_6_reg_161_reg[16]_i_1_n_1 ;
  wire \t_V_6_reg_161_reg[16]_i_1_n_2 ;
  wire \t_V_6_reg_161_reg[16]_i_1_n_3 ;
  wire \t_V_6_reg_161_reg[16]_i_1_n_4 ;
  wire \t_V_6_reg_161_reg[16]_i_1_n_5 ;
  wire \t_V_6_reg_161_reg[16]_i_1_n_6 ;
  wire \t_V_6_reg_161_reg[16]_i_1_n_7 ;
  wire \t_V_6_reg_161_reg[20]_i_1_n_0 ;
  wire \t_V_6_reg_161_reg[20]_i_1_n_1 ;
  wire \t_V_6_reg_161_reg[20]_i_1_n_2 ;
  wire \t_V_6_reg_161_reg[20]_i_1_n_3 ;
  wire \t_V_6_reg_161_reg[20]_i_1_n_4 ;
  wire \t_V_6_reg_161_reg[20]_i_1_n_5 ;
  wire \t_V_6_reg_161_reg[20]_i_1_n_6 ;
  wire \t_V_6_reg_161_reg[20]_i_1_n_7 ;
  wire \t_V_6_reg_161_reg[24]_i_1_n_0 ;
  wire \t_V_6_reg_161_reg[24]_i_1_n_1 ;
  wire \t_V_6_reg_161_reg[24]_i_1_n_2 ;
  wire \t_V_6_reg_161_reg[24]_i_1_n_3 ;
  wire \t_V_6_reg_161_reg[24]_i_1_n_4 ;
  wire \t_V_6_reg_161_reg[24]_i_1_n_5 ;
  wire \t_V_6_reg_161_reg[24]_i_1_n_6 ;
  wire \t_V_6_reg_161_reg[24]_i_1_n_7 ;
  wire \t_V_6_reg_161_reg[28]_i_1_n_1 ;
  wire \t_V_6_reg_161_reg[28]_i_1_n_2 ;
  wire \t_V_6_reg_161_reg[28]_i_1_n_3 ;
  wire \t_V_6_reg_161_reg[28]_i_1_n_4 ;
  wire \t_V_6_reg_161_reg[28]_i_1_n_5 ;
  wire \t_V_6_reg_161_reg[28]_i_1_n_6 ;
  wire \t_V_6_reg_161_reg[28]_i_1_n_7 ;
  wire \t_V_6_reg_161_reg[4]_i_1_n_0 ;
  wire \t_V_6_reg_161_reg[4]_i_1_n_1 ;
  wire \t_V_6_reg_161_reg[4]_i_1_n_2 ;
  wire \t_V_6_reg_161_reg[4]_i_1_n_3 ;
  wire \t_V_6_reg_161_reg[4]_i_1_n_4 ;
  wire \t_V_6_reg_161_reg[4]_i_1_n_5 ;
  wire \t_V_6_reg_161_reg[4]_i_1_n_6 ;
  wire \t_V_6_reg_161_reg[4]_i_1_n_7 ;
  wire \t_V_6_reg_161_reg[8]_i_1_n_0 ;
  wire \t_V_6_reg_161_reg[8]_i_1_n_1 ;
  wire \t_V_6_reg_161_reg[8]_i_1_n_2 ;
  wire \t_V_6_reg_161_reg[8]_i_1_n_3 ;
  wire \t_V_6_reg_161_reg[8]_i_1_n_4 ;
  wire \t_V_6_reg_161_reg[8]_i_1_n_5 ;
  wire \t_V_6_reg_161_reg[8]_i_1_n_6 ;
  wire \t_V_6_reg_161_reg[8]_i_1_n_7 ;
  wire t_V_reg_150;
  wire \t_V_reg_150_reg_n_0_[0] ;
  wire \t_V_reg_150_reg_n_0_[10] ;
  wire \t_V_reg_150_reg_n_0_[11] ;
  wire \t_V_reg_150_reg_n_0_[12] ;
  wire \t_V_reg_150_reg_n_0_[13] ;
  wire \t_V_reg_150_reg_n_0_[14] ;
  wire \t_V_reg_150_reg_n_0_[15] ;
  wire \t_V_reg_150_reg_n_0_[16] ;
  wire \t_V_reg_150_reg_n_0_[17] ;
  wire \t_V_reg_150_reg_n_0_[18] ;
  wire \t_V_reg_150_reg_n_0_[19] ;
  wire \t_V_reg_150_reg_n_0_[1] ;
  wire \t_V_reg_150_reg_n_0_[20] ;
  wire \t_V_reg_150_reg_n_0_[21] ;
  wire \t_V_reg_150_reg_n_0_[22] ;
  wire \t_V_reg_150_reg_n_0_[23] ;
  wire \t_V_reg_150_reg_n_0_[24] ;
  wire \t_V_reg_150_reg_n_0_[25] ;
  wire \t_V_reg_150_reg_n_0_[26] ;
  wire \t_V_reg_150_reg_n_0_[27] ;
  wire \t_V_reg_150_reg_n_0_[28] ;
  wire \t_V_reg_150_reg_n_0_[29] ;
  wire \t_V_reg_150_reg_n_0_[2] ;
  wire \t_V_reg_150_reg_n_0_[30] ;
  wire \t_V_reg_150_reg_n_0_[31] ;
  wire \t_V_reg_150_reg_n_0_[3] ;
  wire \t_V_reg_150_reg_n_0_[4] ;
  wire \t_V_reg_150_reg_n_0_[5] ;
  wire \t_V_reg_150_reg_n_0_[6] ;
  wire \t_V_reg_150_reg_n_0_[7] ;
  wire \t_V_reg_150_reg_n_0_[8] ;
  wire \t_V_reg_150_reg_n_0_[9] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7__0_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_8__1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_208_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_208_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_6_reg_161_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Duplicate_U0_ap_start),
        .I3(img_1_bin_rows_V_c_empty_n),
        .I4(img_1_bin_cols_V_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(Duplicate_U0_ap_start),
        .I2(img_1_bin_rows_V_c_empty_n),
        .I3(img_1_bin_cols_V_c_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__1 
       (.I0(\t_V_reg_150_reg_n_0_[17] ),
        .I1(rows_V_reg_194[17]),
        .I2(\t_V_reg_150_reg_n_0_[15] ),
        .I3(rows_V_reg_194[15]),
        .I4(rows_V_reg_194[16]),
        .I5(\t_V_reg_150_reg_n_0_[16] ),
        .O(\ap_CS_fsm[2]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11__1 
       (.I0(\t_V_reg_150_reg_n_0_[12] ),
        .I1(rows_V_reg_194[12]),
        .I2(\t_V_reg_150_reg_n_0_[13] ),
        .I3(rows_V_reg_194[13]),
        .I4(rows_V_reg_194[14]),
        .I5(\t_V_reg_150_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12__1 
       (.I0(\t_V_reg_150_reg_n_0_[9] ),
        .I1(rows_V_reg_194[9]),
        .I2(\t_V_reg_150_reg_n_0_[10] ),
        .I3(rows_V_reg_194[10]),
        .I4(rows_V_reg_194[11]),
        .I5(\t_V_reg_150_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13__1 
       (.I0(\t_V_reg_150_reg_n_0_[6] ),
        .I1(rows_V_reg_194[6]),
        .I2(\t_V_reg_150_reg_n_0_[7] ),
        .I3(rows_V_reg_194[7]),
        .I4(rows_V_reg_194[8]),
        .I5(\t_V_reg_150_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14__1 
       (.I0(\t_V_reg_150_reg_n_0_[5] ),
        .I1(rows_V_reg_194[5]),
        .I2(\t_V_reg_150_reg_n_0_[3] ),
        .I3(rows_V_reg_194[3]),
        .I4(rows_V_reg_194[4]),
        .I5(\t_V_reg_150_reg_n_0_[4] ),
        .O(\ap_CS_fsm[2]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15__1 
       (.I0(\t_V_reg_150_reg_n_0_[2] ),
        .I1(rows_V_reg_194[2]),
        .I2(\t_V_reg_150_reg_n_0_[0] ),
        .I3(rows_V_reg_194[0]),
        .I4(rows_V_reg_194[1]),
        .I5(\t_V_reg_150_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(rows_V_reg_194[31]),
        .I1(\t_V_reg_150_reg_n_0_[31] ),
        .I2(rows_V_reg_194[30]),
        .I3(\t_V_reg_150_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\t_V_reg_150_reg_n_0_[27] ),
        .I1(rows_V_reg_194[27]),
        .I2(\t_V_reg_150_reg_n_0_[28] ),
        .I3(rows_V_reg_194[28]),
        .I4(rows_V_reg_194[29]),
        .I5(\t_V_reg_150_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(\t_V_reg_150_reg_n_0_[24] ),
        .I1(rows_V_reg_194[24]),
        .I2(\t_V_reg_150_reg_n_0_[25] ),
        .I3(rows_V_reg_194[25]),
        .I4(rows_V_reg_194[26]),
        .I5(\t_V_reg_150_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(\t_V_reg_150_reg_n_0_[21] ),
        .I1(rows_V_reg_194[21]),
        .I2(\t_V_reg_150_reg_n_0_[22] ),
        .I3(rows_V_reg_194[22]),
        .I4(rows_V_reg_194[23]),
        .I5(\t_V_reg_150_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__1 
       (.I0(\t_V_reg_150_reg_n_0_[18] ),
        .I1(rows_V_reg_194[18]),
        .I2(\t_V_reg_150_reg_n_0_[19] ),
        .I3(rows_V_reg_194[19]),
        .I4(rows_V_reg_194[20]),
        .I5(\t_V_reg_150_reg_n_0_[20] ),
        .O(\ap_CS_fsm[2]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__1 
       (.I0(t_V_6_reg_161_reg[18]),
        .I1(cols_V_reg_199[18]),
        .I2(t_V_6_reg_161_reg[19]),
        .I3(cols_V_reg_199[19]),
        .I4(cols_V_reg_199[20]),
        .I5(t_V_6_reg_161_reg[20]),
        .O(\ap_CS_fsm[3]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11__1 
       (.I0(t_V_6_reg_161_reg[17]),
        .I1(cols_V_reg_199[17]),
        .I2(t_V_6_reg_161_reg[15]),
        .I3(cols_V_reg_199[15]),
        .I4(cols_V_reg_199[16]),
        .I5(t_V_6_reg_161_reg[16]),
        .O(\ap_CS_fsm[3]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12__1 
       (.I0(t_V_6_reg_161_reg[14]),
        .I1(cols_V_reg_199[14]),
        .I2(t_V_6_reg_161_reg[12]),
        .I3(cols_V_reg_199[12]),
        .I4(cols_V_reg_199[13]),
        .I5(t_V_6_reg_161_reg[13]),
        .O(\ap_CS_fsm[3]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13__1 
       (.I0(t_V_6_reg_161_reg[9]),
        .I1(cols_V_reg_199[9]),
        .I2(t_V_6_reg_161_reg[10]),
        .I3(cols_V_reg_199[10]),
        .I4(cols_V_reg_199[11]),
        .I5(t_V_6_reg_161_reg[11]),
        .O(\ap_CS_fsm[3]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14__1 
       (.I0(t_V_6_reg_161_reg[6]),
        .I1(cols_V_reg_199[6]),
        .I2(t_V_6_reg_161_reg[7]),
        .I3(cols_V_reg_199[7]),
        .I4(cols_V_reg_199[8]),
        .I5(t_V_6_reg_161_reg[8]),
        .O(\ap_CS_fsm[3]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15__1 
       (.I0(t_V_6_reg_161_reg[4]),
        .I1(cols_V_reg_199[4]),
        .I2(t_V_6_reg_161_reg[3]),
        .I3(cols_V_reg_199[3]),
        .I4(cols_V_reg_199[5]),
        .I5(t_V_6_reg_161_reg[5]),
        .O(\ap_CS_fsm[3]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_16__1 
       (.I0(t_V_6_reg_161_reg[0]),
        .I1(cols_V_reg_199[0]),
        .I2(t_V_6_reg_161_reg[1]),
        .I3(cols_V_reg_199[1]),
        .I4(cols_V_reg_199[2]),
        .I5(t_V_6_reg_161_reg[2]),
        .O(\ap_CS_fsm[3]_i_16__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hFF80FFFF)) 
    \ap_CS_fsm[3]_i_3__1 
       (.I0(img_2_data_stream_0_full_n),
        .I1(img_1_data_stream_0_full_n),
        .I2(img_1_bin_data_strea_empty_n),
        .I3(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[3]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_5__1 
       (.I0(cols_V_reg_199[31]),
        .I1(t_V_6_reg_161_reg[31]),
        .I2(cols_V_reg_199[30]),
        .I3(t_V_6_reg_161_reg[30]),
        .O(\ap_CS_fsm[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__1 
       (.I0(t_V_6_reg_161_reg[27]),
        .I1(cols_V_reg_199[27]),
        .I2(t_V_6_reg_161_reg[28]),
        .I3(cols_V_reg_199[28]),
        .I4(cols_V_reg_199[29]),
        .I5(t_V_6_reg_161_reg[29]),
        .O(\ap_CS_fsm[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__1 
       (.I0(t_V_6_reg_161_reg[24]),
        .I1(cols_V_reg_199[24]),
        .I2(t_V_6_reg_161_reg[25]),
        .I3(cols_V_reg_199[25]),
        .I4(cols_V_reg_199[26]),
        .I5(t_V_6_reg_161_reg[26]),
        .O(\ap_CS_fsm[3]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__1 
       (.I0(t_V_6_reg_161_reg[21]),
        .I1(cols_V_reg_199[21]),
        .I2(t_V_6_reg_161_reg[22]),
        .I3(cols_V_reg_199[22]),
        .I4(cols_V_reg_199[23]),
        .I5(t_V_6_reg_161_reg[23]),
        .O(\ap_CS_fsm[3]_i_9__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(\ap_CS_fsm_reg[2]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_2__1_n_2 ,\ap_CS_fsm_reg[2]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4__0_n_0 ,\ap_CS_fsm[2]_i_5__1_n_0 ,\ap_CS_fsm[2]_i_6__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__0 
       (.CI(\ap_CS_fsm_reg[2]_i_7__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__0_n_0 ,\ap_CS_fsm_reg[2]_i_3__0_n_1 ,\ap_CS_fsm_reg[2]_i_3__0_n_2 ,\ap_CS_fsm_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__0_n_0 ,\ap_CS_fsm[2]_i_9__1_n_0 ,\ap_CS_fsm[2]_i_10__1_n_0 ,\ap_CS_fsm[2]_i_11__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7__0_n_0 ,\ap_CS_fsm_reg[2]_i_7__0_n_1 ,\ap_CS_fsm_reg[2]_i_7__0_n_2 ,\ap_CS_fsm_reg[2]_i_7__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12__1_n_0 ,\ap_CS_fsm[2]_i_13__1_n_0 ,\ap_CS_fsm[2]_i_14__1_n_0 ,\ap_CS_fsm[2]_i_15__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__1 
       (.CI(\ap_CS_fsm_reg[3]_i_4__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2__1_n_2 ,\ap_CS_fsm_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_5__1_n_0 ,\ap_CS_fsm[3]_i_6__1_n_0 ,\ap_CS_fsm[3]_i_7__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__1 
       (.CI(\ap_CS_fsm_reg[3]_i_8__1_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__1_n_0 ,\ap_CS_fsm_reg[3]_i_4__1_n_1 ,\ap_CS_fsm_reg[3]_i_4__1_n_2 ,\ap_CS_fsm_reg[3]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__1_n_0 ,\ap_CS_fsm[3]_i_10__1_n_0 ,\ap_CS_fsm[3]_i_11__1_n_0 ,\ap_CS_fsm[3]_i_12__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_8__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_8__1_n_0 ,\ap_CS_fsm_reg[3]_i_8__1_n_1 ,\ap_CS_fsm_reg[3]_i_8__1_n_2 ,\ap_CS_fsm_reg[3]_i_8__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_8__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_13__1_n_0 ,\ap_CS_fsm[3]_i_14__1_n_0 ,\ap_CS_fsm[3]_i_15__1_n_0 ,\ap_CS_fsm[3]_i_16__1_n_0 }));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0_i_2__1_n_0),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h555D5D5D5D5D5D5D)) 
    ap_enable_reg_pp0_iter0_i_2__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I3(img_1_bin_data_strea_empty_n),
        .I4(img_1_data_stream_0_full_n),
        .I5(img_2_data_stream_0_full_n),
        .O(ap_enable_reg_pp0_iter0_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [0]),
        .Q(cols_V_reg_199[0]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[10] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [10]),
        .Q(cols_V_reg_199[10]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[11] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [11]),
        .Q(cols_V_reg_199[11]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[12] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [12]),
        .Q(cols_V_reg_199[12]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[13] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [13]),
        .Q(cols_V_reg_199[13]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[14] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [14]),
        .Q(cols_V_reg_199[14]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[15] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [15]),
        .Q(cols_V_reg_199[15]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[16] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [16]),
        .Q(cols_V_reg_199[16]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[17] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [17]),
        .Q(cols_V_reg_199[17]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[18] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [18]),
        .Q(cols_V_reg_199[18]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[19] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [19]),
        .Q(cols_V_reg_199[19]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [1]),
        .Q(cols_V_reg_199[1]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[20] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [20]),
        .Q(cols_V_reg_199[20]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[21] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [21]),
        .Q(cols_V_reg_199[21]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[22] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [22]),
        .Q(cols_V_reg_199[22]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[23] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [23]),
        .Q(cols_V_reg_199[23]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[24] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [24]),
        .Q(cols_V_reg_199[24]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[25] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [25]),
        .Q(cols_V_reg_199[25]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[26] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [26]),
        .Q(cols_V_reg_199[26]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[27] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [27]),
        .Q(cols_V_reg_199[27]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[28] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [28]),
        .Q(cols_V_reg_199[28]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[29] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [29]),
        .Q(cols_V_reg_199[29]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [2]),
        .Q(cols_V_reg_199[2]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[30] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [30]),
        .Q(cols_V_reg_199[30]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[31] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [31]),
        .Q(cols_V_reg_199[31]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [3]),
        .Q(cols_V_reg_199[3]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [4]),
        .Q(cols_V_reg_199[4]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [5]),
        .Q(cols_V_reg_199[5]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [6]),
        .Q(cols_V_reg_199[6]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [7]),
        .Q(cols_V_reg_199[7]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [8]),
        .Q(cols_V_reg_199[8]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[9] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [9]),
        .Q(cols_V_reg_199[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_i_reg_213[0]_i_1__0 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_213_reg_n_0_[0] ),
        .O(\exitcond_i_reg_213[0]_i_1__0_n_0 ));
  FDRE \exitcond_i_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_213[0]_i_1__0_n_0 ),
        .Q(\exitcond_i_reg_213_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_208[0]_i_1__0 
       (.I0(\t_V_reg_150_reg_n_0_[0] ),
        .O(i_V_fu_177_p2[0]));
  FDRE \i_V_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[0]),
        .Q(i_V_reg_208[0]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[10]),
        .Q(i_V_reg_208[10]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[11]),
        .Q(i_V_reg_208[11]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[12]),
        .Q(i_V_reg_208[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[12]_i_1__0 
       (.CI(\i_V_reg_208_reg[8]_i_1__0_n_0 ),
        .CO({\i_V_reg_208_reg[12]_i_1__0_n_0 ,\i_V_reg_208_reg[12]_i_1__0_n_1 ,\i_V_reg_208_reg[12]_i_1__0_n_2 ,\i_V_reg_208_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[12:9]),
        .S({\t_V_reg_150_reg_n_0_[12] ,\t_V_reg_150_reg_n_0_[11] ,\t_V_reg_150_reg_n_0_[10] ,\t_V_reg_150_reg_n_0_[9] }));
  FDRE \i_V_reg_208_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[13]),
        .Q(i_V_reg_208[13]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[14]),
        .Q(i_V_reg_208[14]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[15]),
        .Q(i_V_reg_208[15]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[16]),
        .Q(i_V_reg_208[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[16]_i_1__0 
       (.CI(\i_V_reg_208_reg[12]_i_1__0_n_0 ),
        .CO({\i_V_reg_208_reg[16]_i_1__0_n_0 ,\i_V_reg_208_reg[16]_i_1__0_n_1 ,\i_V_reg_208_reg[16]_i_1__0_n_2 ,\i_V_reg_208_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[16:13]),
        .S({\t_V_reg_150_reg_n_0_[16] ,\t_V_reg_150_reg_n_0_[15] ,\t_V_reg_150_reg_n_0_[14] ,\t_V_reg_150_reg_n_0_[13] }));
  FDRE \i_V_reg_208_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[17]),
        .Q(i_V_reg_208[17]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[18]),
        .Q(i_V_reg_208[18]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[19]),
        .Q(i_V_reg_208[19]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[1]),
        .Q(i_V_reg_208[1]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[20]),
        .Q(i_V_reg_208[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[20]_i_1__0 
       (.CI(\i_V_reg_208_reg[16]_i_1__0_n_0 ),
        .CO({\i_V_reg_208_reg[20]_i_1__0_n_0 ,\i_V_reg_208_reg[20]_i_1__0_n_1 ,\i_V_reg_208_reg[20]_i_1__0_n_2 ,\i_V_reg_208_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[20:17]),
        .S({\t_V_reg_150_reg_n_0_[20] ,\t_V_reg_150_reg_n_0_[19] ,\t_V_reg_150_reg_n_0_[18] ,\t_V_reg_150_reg_n_0_[17] }));
  FDRE \i_V_reg_208_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[21]),
        .Q(i_V_reg_208[21]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[22]),
        .Q(i_V_reg_208[22]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[23]),
        .Q(i_V_reg_208[23]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[24]),
        .Q(i_V_reg_208[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[24]_i_1__0 
       (.CI(\i_V_reg_208_reg[20]_i_1__0_n_0 ),
        .CO({\i_V_reg_208_reg[24]_i_1__0_n_0 ,\i_V_reg_208_reg[24]_i_1__0_n_1 ,\i_V_reg_208_reg[24]_i_1__0_n_2 ,\i_V_reg_208_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[24:21]),
        .S({\t_V_reg_150_reg_n_0_[24] ,\t_V_reg_150_reg_n_0_[23] ,\t_V_reg_150_reg_n_0_[22] ,\t_V_reg_150_reg_n_0_[21] }));
  FDRE \i_V_reg_208_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[25]),
        .Q(i_V_reg_208[25]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[26]),
        .Q(i_V_reg_208[26]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[27]),
        .Q(i_V_reg_208[27]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[28]),
        .Q(i_V_reg_208[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[28]_i_1__0 
       (.CI(\i_V_reg_208_reg[24]_i_1__0_n_0 ),
        .CO({\i_V_reg_208_reg[28]_i_1__0_n_0 ,\i_V_reg_208_reg[28]_i_1__0_n_1 ,\i_V_reg_208_reg[28]_i_1__0_n_2 ,\i_V_reg_208_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[28:25]),
        .S({\t_V_reg_150_reg_n_0_[28] ,\t_V_reg_150_reg_n_0_[27] ,\t_V_reg_150_reg_n_0_[26] ,\t_V_reg_150_reg_n_0_[25] }));
  FDRE \i_V_reg_208_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[29]),
        .Q(i_V_reg_208[29]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[2]),
        .Q(i_V_reg_208[2]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[30]),
        .Q(i_V_reg_208[30]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[31]),
        .Q(i_V_reg_208[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[31]_i_1__0 
       (.CI(\i_V_reg_208_reg[28]_i_1__0_n_0 ),
        .CO({\NLW_i_V_reg_208_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\i_V_reg_208_reg[31]_i_1__0_n_2 ,\i_V_reg_208_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_208_reg[31]_i_1__0_O_UNCONNECTED [3],i_V_fu_177_p2[31:29]}),
        .S({1'b0,\t_V_reg_150_reg_n_0_[31] ,\t_V_reg_150_reg_n_0_[30] ,\t_V_reg_150_reg_n_0_[29] }));
  FDRE \i_V_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[3]),
        .Q(i_V_reg_208[3]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[4]),
        .Q(i_V_reg_208[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\i_V_reg_208_reg[4]_i_1__0_n_0 ,\i_V_reg_208_reg[4]_i_1__0_n_1 ,\i_V_reg_208_reg[4]_i_1__0_n_2 ,\i_V_reg_208_reg[4]_i_1__0_n_3 }),
        .CYINIT(\t_V_reg_150_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[4:1]),
        .S({\t_V_reg_150_reg_n_0_[4] ,\t_V_reg_150_reg_n_0_[3] ,\t_V_reg_150_reg_n_0_[2] ,\t_V_reg_150_reg_n_0_[1] }));
  FDRE \i_V_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[5]),
        .Q(i_V_reg_208[5]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[6]),
        .Q(i_V_reg_208[6]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[7]),
        .Q(i_V_reg_208[7]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[8]),
        .Q(i_V_reg_208[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[8]_i_1__0 
       (.CI(\i_V_reg_208_reg[4]_i_1__0_n_0 ),
        .CO({\i_V_reg_208_reg[8]_i_1__0_n_0 ,\i_V_reg_208_reg[8]_i_1__0_n_1 ,\i_V_reg_208_reg[8]_i_1__0_n_2 ,\i_V_reg_208_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[8:5]),
        .S({\t_V_reg_150_reg_n_0_[8] ,\t_V_reg_150_reg_n_0_[7] ,\t_V_reg_150_reg_n_0_[6] ,\t_V_reg_150_reg_n_0_[5] }));
  FDRE \i_V_reg_208_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[9]),
        .Q(i_V_reg_208[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_ap_idle_i_3
       (.I0(Q[0]),
        .I1(Duplicate_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .I4(Mat2AXIvideo_U0_ap_start),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(int_ap_idle_reg));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I3(img_1_bin_data_strea_empty_n),
        .I4(img_2_data_stream_0_full_n),
        .I5(img_1_data_stream_0_full_n),
        .O(\SRL_SIG_reg[0][0] ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I3(img_1_bin_data_strea_empty_n),
        .I4(img_1_data_stream_0_full_n),
        .I5(img_2_data_stream_0_full_n),
        .O(\mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(img_2_data_stream_0_full_n),
        .I1(img_1_data_stream_0_full_n),
        .I2(img_1_bin_data_strea_empty_n),
        .I3(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(Duplicate_U0_dst1_data_stream_V_write));
  LUT4 #(
    .INIT(16'h8000)) 
    \rows_V_reg_194[31]_i_1__0 
       (.I0(Q[0]),
        .I1(img_1_bin_cols_V_c_empty_n),
        .I2(img_1_bin_rows_V_c_empty_n),
        .I3(Duplicate_U0_ap_start),
        .O(Duplicate_U0_src_cols_V_read));
  FDRE \rows_V_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[0]),
        .Q(rows_V_reg_194[0]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[10]),
        .Q(rows_V_reg_194[10]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[11]),
        .Q(rows_V_reg_194[11]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[12]),
        .Q(rows_V_reg_194[12]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[13]),
        .Q(rows_V_reg_194[13]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[14]),
        .Q(rows_V_reg_194[14]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[15]),
        .Q(rows_V_reg_194[15]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[16] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[16]),
        .Q(rows_V_reg_194[16]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[17] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[17]),
        .Q(rows_V_reg_194[17]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[18] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[18]),
        .Q(rows_V_reg_194[18]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[19] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[19]),
        .Q(rows_V_reg_194[19]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[1]),
        .Q(rows_V_reg_194[1]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[20] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[20]),
        .Q(rows_V_reg_194[20]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[21] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[21]),
        .Q(rows_V_reg_194[21]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[22] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[22]),
        .Q(rows_V_reg_194[22]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[23] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[23]),
        .Q(rows_V_reg_194[23]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[24] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[24]),
        .Q(rows_V_reg_194[24]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[25] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[25]),
        .Q(rows_V_reg_194[25]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[26] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[26]),
        .Q(rows_V_reg_194[26]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[27] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[27]),
        .Q(rows_V_reg_194[27]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[28] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[28]),
        .Q(rows_V_reg_194[28]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[29] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[29]),
        .Q(rows_V_reg_194[29]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[2]),
        .Q(rows_V_reg_194[2]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[30] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[30]),
        .Q(rows_V_reg_194[30]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[31] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[31]),
        .Q(rows_V_reg_194[31]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[3]),
        .Q(rows_V_reg_194[3]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[4]),
        .Q(rows_V_reg_194[4]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[5]),
        .Q(rows_V_reg_194[5]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[6]),
        .Q(rows_V_reg_194[6]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[7]),
        .Q(rows_V_reg_194[7]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[8]),
        .Q(rows_V_reg_194[8]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(if_dout[9]),
        .Q(rows_V_reg_194[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF7F00000000)) 
    \t_V_6_reg_161[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_6_reg_161));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_6_reg_161[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_6_reg_1610));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_6_reg_161[0]_i_4 
       (.I0(t_V_6_reg_161_reg[0]),
        .O(\t_V_6_reg_161[0]_i_4_n_0 ));
  FDRE \t_V_6_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[0]_i_3_n_7 ),
        .Q(t_V_6_reg_161_reg[0]),
        .R(t_V_6_reg_161));
  CARRY4 \t_V_6_reg_161_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_6_reg_161_reg[0]_i_3_n_0 ,\t_V_6_reg_161_reg[0]_i_3_n_1 ,\t_V_6_reg_161_reg[0]_i_3_n_2 ,\t_V_6_reg_161_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_6_reg_161_reg[0]_i_3_n_4 ,\t_V_6_reg_161_reg[0]_i_3_n_5 ,\t_V_6_reg_161_reg[0]_i_3_n_6 ,\t_V_6_reg_161_reg[0]_i_3_n_7 }),
        .S({t_V_6_reg_161_reg[3:1],\t_V_6_reg_161[0]_i_4_n_0 }));
  FDRE \t_V_6_reg_161_reg[10] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[8]_i_1_n_5 ),
        .Q(t_V_6_reg_161_reg[10]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[11] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[8]_i_1_n_4 ),
        .Q(t_V_6_reg_161_reg[11]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[12] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[12]_i_1_n_7 ),
        .Q(t_V_6_reg_161_reg[12]),
        .R(t_V_6_reg_161));
  CARRY4 \t_V_6_reg_161_reg[12]_i_1 
       (.CI(\t_V_6_reg_161_reg[8]_i_1_n_0 ),
        .CO({\t_V_6_reg_161_reg[12]_i_1_n_0 ,\t_V_6_reg_161_reg[12]_i_1_n_1 ,\t_V_6_reg_161_reg[12]_i_1_n_2 ,\t_V_6_reg_161_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_161_reg[12]_i_1_n_4 ,\t_V_6_reg_161_reg[12]_i_1_n_5 ,\t_V_6_reg_161_reg[12]_i_1_n_6 ,\t_V_6_reg_161_reg[12]_i_1_n_7 }),
        .S(t_V_6_reg_161_reg[15:12]));
  FDRE \t_V_6_reg_161_reg[13] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[12]_i_1_n_6 ),
        .Q(t_V_6_reg_161_reg[13]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[14] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[12]_i_1_n_5 ),
        .Q(t_V_6_reg_161_reg[14]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[15] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[12]_i_1_n_4 ),
        .Q(t_V_6_reg_161_reg[15]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[16] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[16]_i_1_n_7 ),
        .Q(t_V_6_reg_161_reg[16]),
        .R(t_V_6_reg_161));
  CARRY4 \t_V_6_reg_161_reg[16]_i_1 
       (.CI(\t_V_6_reg_161_reg[12]_i_1_n_0 ),
        .CO({\t_V_6_reg_161_reg[16]_i_1_n_0 ,\t_V_6_reg_161_reg[16]_i_1_n_1 ,\t_V_6_reg_161_reg[16]_i_1_n_2 ,\t_V_6_reg_161_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_161_reg[16]_i_1_n_4 ,\t_V_6_reg_161_reg[16]_i_1_n_5 ,\t_V_6_reg_161_reg[16]_i_1_n_6 ,\t_V_6_reg_161_reg[16]_i_1_n_7 }),
        .S(t_V_6_reg_161_reg[19:16]));
  FDRE \t_V_6_reg_161_reg[17] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[16]_i_1_n_6 ),
        .Q(t_V_6_reg_161_reg[17]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[18] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[16]_i_1_n_5 ),
        .Q(t_V_6_reg_161_reg[18]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[19] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[16]_i_1_n_4 ),
        .Q(t_V_6_reg_161_reg[19]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[0]_i_3_n_6 ),
        .Q(t_V_6_reg_161_reg[1]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[20] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[20]_i_1_n_7 ),
        .Q(t_V_6_reg_161_reg[20]),
        .R(t_V_6_reg_161));
  CARRY4 \t_V_6_reg_161_reg[20]_i_1 
       (.CI(\t_V_6_reg_161_reg[16]_i_1_n_0 ),
        .CO({\t_V_6_reg_161_reg[20]_i_1_n_0 ,\t_V_6_reg_161_reg[20]_i_1_n_1 ,\t_V_6_reg_161_reg[20]_i_1_n_2 ,\t_V_6_reg_161_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_161_reg[20]_i_1_n_4 ,\t_V_6_reg_161_reg[20]_i_1_n_5 ,\t_V_6_reg_161_reg[20]_i_1_n_6 ,\t_V_6_reg_161_reg[20]_i_1_n_7 }),
        .S(t_V_6_reg_161_reg[23:20]));
  FDRE \t_V_6_reg_161_reg[21] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[20]_i_1_n_6 ),
        .Q(t_V_6_reg_161_reg[21]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[22] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[20]_i_1_n_5 ),
        .Q(t_V_6_reg_161_reg[22]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[23] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[20]_i_1_n_4 ),
        .Q(t_V_6_reg_161_reg[23]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[24] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[24]_i_1_n_7 ),
        .Q(t_V_6_reg_161_reg[24]),
        .R(t_V_6_reg_161));
  CARRY4 \t_V_6_reg_161_reg[24]_i_1 
       (.CI(\t_V_6_reg_161_reg[20]_i_1_n_0 ),
        .CO({\t_V_6_reg_161_reg[24]_i_1_n_0 ,\t_V_6_reg_161_reg[24]_i_1_n_1 ,\t_V_6_reg_161_reg[24]_i_1_n_2 ,\t_V_6_reg_161_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_161_reg[24]_i_1_n_4 ,\t_V_6_reg_161_reg[24]_i_1_n_5 ,\t_V_6_reg_161_reg[24]_i_1_n_6 ,\t_V_6_reg_161_reg[24]_i_1_n_7 }),
        .S(t_V_6_reg_161_reg[27:24]));
  FDRE \t_V_6_reg_161_reg[25] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[24]_i_1_n_6 ),
        .Q(t_V_6_reg_161_reg[25]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[26] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[24]_i_1_n_5 ),
        .Q(t_V_6_reg_161_reg[26]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[27] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[24]_i_1_n_4 ),
        .Q(t_V_6_reg_161_reg[27]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[28] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[28]_i_1_n_7 ),
        .Q(t_V_6_reg_161_reg[28]),
        .R(t_V_6_reg_161));
  CARRY4 \t_V_6_reg_161_reg[28]_i_1 
       (.CI(\t_V_6_reg_161_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_6_reg_161_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_6_reg_161_reg[28]_i_1_n_1 ,\t_V_6_reg_161_reg[28]_i_1_n_2 ,\t_V_6_reg_161_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_161_reg[28]_i_1_n_4 ,\t_V_6_reg_161_reg[28]_i_1_n_5 ,\t_V_6_reg_161_reg[28]_i_1_n_6 ,\t_V_6_reg_161_reg[28]_i_1_n_7 }),
        .S(t_V_6_reg_161_reg[31:28]));
  FDRE \t_V_6_reg_161_reg[29] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[28]_i_1_n_6 ),
        .Q(t_V_6_reg_161_reg[29]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[0]_i_3_n_5 ),
        .Q(t_V_6_reg_161_reg[2]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[30] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[28]_i_1_n_5 ),
        .Q(t_V_6_reg_161_reg[30]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[31] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[28]_i_1_n_4 ),
        .Q(t_V_6_reg_161_reg[31]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[0]_i_3_n_4 ),
        .Q(t_V_6_reg_161_reg[3]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[4]_i_1_n_7 ),
        .Q(t_V_6_reg_161_reg[4]),
        .R(t_V_6_reg_161));
  CARRY4 \t_V_6_reg_161_reg[4]_i_1 
       (.CI(\t_V_6_reg_161_reg[0]_i_3_n_0 ),
        .CO({\t_V_6_reg_161_reg[4]_i_1_n_0 ,\t_V_6_reg_161_reg[4]_i_1_n_1 ,\t_V_6_reg_161_reg[4]_i_1_n_2 ,\t_V_6_reg_161_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_161_reg[4]_i_1_n_4 ,\t_V_6_reg_161_reg[4]_i_1_n_5 ,\t_V_6_reg_161_reg[4]_i_1_n_6 ,\t_V_6_reg_161_reg[4]_i_1_n_7 }),
        .S(t_V_6_reg_161_reg[7:4]));
  FDRE \t_V_6_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[4]_i_1_n_6 ),
        .Q(t_V_6_reg_161_reg[5]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[4]_i_1_n_5 ),
        .Q(t_V_6_reg_161_reg[6]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[4]_i_1_n_4 ),
        .Q(t_V_6_reg_161_reg[7]),
        .R(t_V_6_reg_161));
  FDRE \t_V_6_reg_161_reg[8] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[8]_i_1_n_7 ),
        .Q(t_V_6_reg_161_reg[8]),
        .R(t_V_6_reg_161));
  CARRY4 \t_V_6_reg_161_reg[8]_i_1 
       (.CI(\t_V_6_reg_161_reg[4]_i_1_n_0 ),
        .CO({\t_V_6_reg_161_reg[8]_i_1_n_0 ,\t_V_6_reg_161_reg[8]_i_1_n_1 ,\t_V_6_reg_161_reg[8]_i_1_n_2 ,\t_V_6_reg_161_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_161_reg[8]_i_1_n_4 ,\t_V_6_reg_161_reg[8]_i_1_n_5 ,\t_V_6_reg_161_reg[8]_i_1_n_6 ,\t_V_6_reg_161_reg[8]_i_1_n_7 }),
        .S(t_V_6_reg_161_reg[11:8]));
  FDRE \t_V_6_reg_161_reg[9] 
       (.C(ap_clk),
        .CE(t_V_6_reg_1610),
        .D(\t_V_6_reg_161_reg[8]_i_1_n_6 ),
        .Q(t_V_6_reg_161_reg[9]),
        .R(t_V_6_reg_161));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_150[31]_i_1__0 
       (.I0(Duplicate_U0_ap_start),
        .I1(img_1_bin_rows_V_c_empty_n),
        .I2(img_1_bin_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(t_V_reg_150));
  FDRE \t_V_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[0]),
        .Q(\t_V_reg_150_reg_n_0_[0] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[10]),
        .Q(\t_V_reg_150_reg_n_0_[10] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[11]),
        .Q(\t_V_reg_150_reg_n_0_[11] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[12]),
        .Q(\t_V_reg_150_reg_n_0_[12] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[13]),
        .Q(\t_V_reg_150_reg_n_0_[13] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[14]),
        .Q(\t_V_reg_150_reg_n_0_[14] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[15]),
        .Q(\t_V_reg_150_reg_n_0_[15] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[16]),
        .Q(\t_V_reg_150_reg_n_0_[16] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[17]),
        .Q(\t_V_reg_150_reg_n_0_[17] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[18]),
        .Q(\t_V_reg_150_reg_n_0_[18] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[19]),
        .Q(\t_V_reg_150_reg_n_0_[19] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[1]),
        .Q(\t_V_reg_150_reg_n_0_[1] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[20]),
        .Q(\t_V_reg_150_reg_n_0_[20] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[21]),
        .Q(\t_V_reg_150_reg_n_0_[21] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[22]),
        .Q(\t_V_reg_150_reg_n_0_[22] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[23]),
        .Q(\t_V_reg_150_reg_n_0_[23] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[24]),
        .Q(\t_V_reg_150_reg_n_0_[24] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[25]),
        .Q(\t_V_reg_150_reg_n_0_[25] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[26]),
        .Q(\t_V_reg_150_reg_n_0_[26] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[27]),
        .Q(\t_V_reg_150_reg_n_0_[27] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[28]),
        .Q(\t_V_reg_150_reg_n_0_[28] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[29]),
        .Q(\t_V_reg_150_reg_n_0_[29] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[2]),
        .Q(\t_V_reg_150_reg_n_0_[2] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[30]),
        .Q(\t_V_reg_150_reg_n_0_[30] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[31]),
        .Q(\t_V_reg_150_reg_n_0_[31] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[3]),
        .Q(\t_V_reg_150_reg_n_0_[3] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[4]),
        .Q(\t_V_reg_150_reg_n_0_[4] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[5]),
        .Q(\t_V_reg_150_reg_n_0_[5] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[6]),
        .Q(\t_V_reg_150_reg_n_0_[6] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[7]),
        .Q(\t_V_reg_150_reg_n_0_[7] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[8]),
        .Q(\t_V_reg_150_reg_n_0_[8] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[9]),
        .Q(\t_V_reg_150_reg_n_0_[9] ),
        .R(t_V_reg_150));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_Duplicate60
   (shiftReg_ce,
    \mOutPtr_reg[0] ,
    E,
    CO,
    Q,
    Duplicate60_U0_src_rows_V_read,
    img_0_data_stream_0_empty_n,
    img_original_1_data_s_full_n,
    img_original_0_data_s_full_n,
    SS,
    ap_clk,
    src_rows_V_dout,
    src_cols_V_dout,
    ap_rst_n,
    Duplicate60_U0_ap_start,
    img_0_rows_V_c39_empty_n,
    img_0_cols_V_c40_empty_n);
  output shiftReg_ce;
  output \mOutPtr_reg[0] ;
  output [0:0]E;
  output [0:0]CO;
  output [1:0]Q;
  output Duplicate60_U0_src_rows_V_read;
  input img_0_data_stream_0_empty_n;
  input img_original_1_data_s_full_n;
  input img_original_0_data_s_full_n;
  input [0:0]SS;
  input ap_clk;
  input [31:0]src_rows_V_dout;
  input [31:0]src_cols_V_dout;
  input ap_rst_n;
  input Duplicate60_U0_ap_start;
  input img_0_rows_V_c39_empty_n;
  input img_0_cols_V_c40_empty_n;

  wire [0:0]CO;
  wire Duplicate60_U0_ap_start;
  wire Duplicate60_U0_src_rows_V_read;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_13_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_15_n_0 ;
  wire \ap_CS_fsm[3]_i_16_n_0 ;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_3 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire [31:0]cols_V_reg_199;
  wire \exitcond_i_reg_213[0]_i_1_n_0 ;
  wire \exitcond_i_reg_213_reg_n_0_[0] ;
  wire [31:0]i_V_fu_177_p2;
  wire [31:0]i_V_reg_208;
  wire \i_V_reg_208_reg[12]_i_1_n_0 ;
  wire \i_V_reg_208_reg[12]_i_1_n_1 ;
  wire \i_V_reg_208_reg[12]_i_1_n_2 ;
  wire \i_V_reg_208_reg[12]_i_1_n_3 ;
  wire \i_V_reg_208_reg[16]_i_1_n_0 ;
  wire \i_V_reg_208_reg[16]_i_1_n_1 ;
  wire \i_V_reg_208_reg[16]_i_1_n_2 ;
  wire \i_V_reg_208_reg[16]_i_1_n_3 ;
  wire \i_V_reg_208_reg[20]_i_1_n_0 ;
  wire \i_V_reg_208_reg[20]_i_1_n_1 ;
  wire \i_V_reg_208_reg[20]_i_1_n_2 ;
  wire \i_V_reg_208_reg[20]_i_1_n_3 ;
  wire \i_V_reg_208_reg[24]_i_1_n_0 ;
  wire \i_V_reg_208_reg[24]_i_1_n_1 ;
  wire \i_V_reg_208_reg[24]_i_1_n_2 ;
  wire \i_V_reg_208_reg[24]_i_1_n_3 ;
  wire \i_V_reg_208_reg[28]_i_1_n_0 ;
  wire \i_V_reg_208_reg[28]_i_1_n_1 ;
  wire \i_V_reg_208_reg[28]_i_1_n_2 ;
  wire \i_V_reg_208_reg[28]_i_1_n_3 ;
  wire \i_V_reg_208_reg[31]_i_1_n_2 ;
  wire \i_V_reg_208_reg[31]_i_1_n_3 ;
  wire \i_V_reg_208_reg[4]_i_1_n_0 ;
  wire \i_V_reg_208_reg[4]_i_1_n_1 ;
  wire \i_V_reg_208_reg[4]_i_1_n_2 ;
  wire \i_V_reg_208_reg[4]_i_1_n_3 ;
  wire \i_V_reg_208_reg[8]_i_1_n_0 ;
  wire \i_V_reg_208_reg[8]_i_1_n_1 ;
  wire \i_V_reg_208_reg[8]_i_1_n_2 ;
  wire \i_V_reg_208_reg[8]_i_1_n_3 ;
  wire img_0_cols_V_c40_empty_n;
  wire img_0_data_stream_0_empty_n;
  wire img_0_rows_V_c39_empty_n;
  wire img_original_0_data_s_full_n;
  wire img_original_1_data_s_full_n;
  wire \mOutPtr_reg[0] ;
  wire [31:0]rows_V_reg_194;
  wire shiftReg_ce;
  wire [31:0]src_cols_V_dout;
  wire [31:0]src_rows_V_dout;
  wire t_V_5_reg_161;
  wire t_V_5_reg_1610;
  wire \t_V_5_reg_161[0]_i_4_n_0 ;
  wire [31:0]t_V_5_reg_161_reg;
  wire \t_V_5_reg_161_reg[0]_i_3_n_0 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_1 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_2 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_3 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_4 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_5 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_6 ;
  wire \t_V_5_reg_161_reg[0]_i_3_n_7 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[12]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[16]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[20]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[24]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[28]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[4]_i_1_n_7 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_0 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_1 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_2 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_3 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_4 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_5 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_6 ;
  wire \t_V_5_reg_161_reg[8]_i_1_n_7 ;
  wire t_V_reg_150;
  wire \t_V_reg_150_reg_n_0_[0] ;
  wire \t_V_reg_150_reg_n_0_[10] ;
  wire \t_V_reg_150_reg_n_0_[11] ;
  wire \t_V_reg_150_reg_n_0_[12] ;
  wire \t_V_reg_150_reg_n_0_[13] ;
  wire \t_V_reg_150_reg_n_0_[14] ;
  wire \t_V_reg_150_reg_n_0_[15] ;
  wire \t_V_reg_150_reg_n_0_[16] ;
  wire \t_V_reg_150_reg_n_0_[17] ;
  wire \t_V_reg_150_reg_n_0_[18] ;
  wire \t_V_reg_150_reg_n_0_[19] ;
  wire \t_V_reg_150_reg_n_0_[1] ;
  wire \t_V_reg_150_reg_n_0_[20] ;
  wire \t_V_reg_150_reg_n_0_[21] ;
  wire \t_V_reg_150_reg_n_0_[22] ;
  wire \t_V_reg_150_reg_n_0_[23] ;
  wire \t_V_reg_150_reg_n_0_[24] ;
  wire \t_V_reg_150_reg_n_0_[25] ;
  wire \t_V_reg_150_reg_n_0_[26] ;
  wire \t_V_reg_150_reg_n_0_[27] ;
  wire \t_V_reg_150_reg_n_0_[28] ;
  wire \t_V_reg_150_reg_n_0_[29] ;
  wire \t_V_reg_150_reg_n_0_[2] ;
  wire \t_V_reg_150_reg_n_0_[30] ;
  wire \t_V_reg_150_reg_n_0_[31] ;
  wire \t_V_reg_150_reg_n_0_[3] ;
  wire \t_V_reg_150_reg_n_0_[4] ;
  wire \t_V_reg_150_reg_n_0_[5] ;
  wire \t_V_reg_150_reg_n_0_[6] ;
  wire \t_V_reg_150_reg_n_0_[7] ;
  wire \t_V_reg_150_reg_n_0_[8] ;
  wire \t_V_reg_150_reg_n_0_[9] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_208_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_208_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_5_reg_161_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I3(img_0_data_stream_0_empty_n),
        .I4(img_original_1_data_s_full_n),
        .I5(img_original_0_data_s_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(img_original_1_data_s_full_n),
        .I1(img_original_0_data_s_full_n),
        .I2(img_0_data_stream_0_empty_n),
        .I3(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Duplicate60_U0_ap_start),
        .I3(img_0_rows_V_c39_empty_n),
        .I4(img_0_cols_V_c40_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(Duplicate60_U0_ap_start),
        .I2(img_0_rows_V_c39_empty_n),
        .I3(img_0_cols_V_c40_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\t_V_reg_150_reg_n_0_[17] ),
        .I1(rows_V_reg_194[17]),
        .I2(\t_V_reg_150_reg_n_0_[15] ),
        .I3(rows_V_reg_194[15]),
        .I4(rows_V_reg_194[16]),
        .I5(\t_V_reg_150_reg_n_0_[16] ),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\t_V_reg_150_reg_n_0_[12] ),
        .I1(rows_V_reg_194[12]),
        .I2(\t_V_reg_150_reg_n_0_[13] ),
        .I3(rows_V_reg_194[13]),
        .I4(rows_V_reg_194[14]),
        .I5(\t_V_reg_150_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\t_V_reg_150_reg_n_0_[9] ),
        .I1(rows_V_reg_194[9]),
        .I2(\t_V_reg_150_reg_n_0_[10] ),
        .I3(rows_V_reg_194[10]),
        .I4(rows_V_reg_194[11]),
        .I5(\t_V_reg_150_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\t_V_reg_150_reg_n_0_[6] ),
        .I1(rows_V_reg_194[6]),
        .I2(\t_V_reg_150_reg_n_0_[7] ),
        .I3(rows_V_reg_194[7]),
        .I4(rows_V_reg_194[8]),
        .I5(\t_V_reg_150_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\t_V_reg_150_reg_n_0_[5] ),
        .I1(rows_V_reg_194[5]),
        .I2(\t_V_reg_150_reg_n_0_[3] ),
        .I3(rows_V_reg_194[3]),
        .I4(rows_V_reg_194[4]),
        .I5(\t_V_reg_150_reg_n_0_[4] ),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\t_V_reg_150_reg_n_0_[2] ),
        .I1(rows_V_reg_194[2]),
        .I2(\t_V_reg_150_reg_n_0_[0] ),
        .I3(rows_V_reg_194[0]),
        .I4(rows_V_reg_194[1]),
        .I5(\t_V_reg_150_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_3_n_0 ),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(rows_V_reg_194[31]),
        .I1(\t_V_reg_150_reg_n_0_[31] ),
        .I2(rows_V_reg_194[30]),
        .I3(\t_V_reg_150_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\t_V_reg_150_reg_n_0_[27] ),
        .I1(rows_V_reg_194[27]),
        .I2(\t_V_reg_150_reg_n_0_[28] ),
        .I3(rows_V_reg_194[28]),
        .I4(rows_V_reg_194[29]),
        .I5(\t_V_reg_150_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\t_V_reg_150_reg_n_0_[24] ),
        .I1(rows_V_reg_194[24]),
        .I2(\t_V_reg_150_reg_n_0_[25] ),
        .I3(rows_V_reg_194[25]),
        .I4(rows_V_reg_194[26]),
        .I5(\t_V_reg_150_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\t_V_reg_150_reg_n_0_[21] ),
        .I1(rows_V_reg_194[21]),
        .I2(\t_V_reg_150_reg_n_0_[22] ),
        .I3(rows_V_reg_194[22]),
        .I4(rows_V_reg_194[23]),
        .I5(\t_V_reg_150_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\t_V_reg_150_reg_n_0_[18] ),
        .I1(rows_V_reg_194[18]),
        .I2(\t_V_reg_150_reg_n_0_[19] ),
        .I3(rows_V_reg_194[19]),
        .I4(rows_V_reg_194[20]),
        .I5(\t_V_reg_150_reg_n_0_[20] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(t_V_5_reg_161_reg[18]),
        .I1(cols_V_reg_199[18]),
        .I2(t_V_5_reg_161_reg[19]),
        .I3(cols_V_reg_199[19]),
        .I4(cols_V_reg_199[20]),
        .I5(t_V_5_reg_161_reg[20]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(t_V_5_reg_161_reg[17]),
        .I1(cols_V_reg_199[17]),
        .I2(t_V_5_reg_161_reg[15]),
        .I3(cols_V_reg_199[15]),
        .I4(cols_V_reg_199[16]),
        .I5(t_V_5_reg_161_reg[16]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(t_V_5_reg_161_reg[14]),
        .I1(cols_V_reg_199[14]),
        .I2(t_V_5_reg_161_reg[12]),
        .I3(cols_V_reg_199[12]),
        .I4(cols_V_reg_199[13]),
        .I5(t_V_5_reg_161_reg[13]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(t_V_5_reg_161_reg[9]),
        .I1(cols_V_reg_199[9]),
        .I2(t_V_5_reg_161_reg[10]),
        .I3(cols_V_reg_199[10]),
        .I4(cols_V_reg_199[11]),
        .I5(t_V_5_reg_161_reg[11]),
        .O(\ap_CS_fsm[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(t_V_5_reg_161_reg[6]),
        .I1(cols_V_reg_199[6]),
        .I2(t_V_5_reg_161_reg[7]),
        .I3(cols_V_reg_199[7]),
        .I4(cols_V_reg_199[8]),
        .I5(t_V_5_reg_161_reg[8]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(t_V_5_reg_161_reg[4]),
        .I1(cols_V_reg_199[4]),
        .I2(t_V_5_reg_161_reg[3]),
        .I3(cols_V_reg_199[3]),
        .I4(cols_V_reg_199[5]),
        .I5(t_V_5_reg_161_reg[5]),
        .O(\ap_CS_fsm[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(t_V_5_reg_161_reg[0]),
        .I1(cols_V_reg_199[0]),
        .I2(t_V_5_reg_161_reg[1]),
        .I3(cols_V_reg_199[1]),
        .I4(cols_V_reg_199[2]),
        .I5(t_V_5_reg_161_reg[2]),
        .O(\ap_CS_fsm[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_3_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hFF80FFFF)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(img_original_1_data_s_full_n),
        .I1(img_original_0_data_s_full_n),
        .I2(img_0_data_stream_0_empty_n),
        .I3(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(cols_V_reg_199[31]),
        .I1(t_V_5_reg_161_reg[31]),
        .I2(cols_V_reg_199[30]),
        .I3(t_V_5_reg_161_reg[30]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(t_V_5_reg_161_reg[27]),
        .I1(cols_V_reg_199[27]),
        .I2(t_V_5_reg_161_reg[28]),
        .I3(cols_V_reg_199[28]),
        .I4(cols_V_reg_199[29]),
        .I5(t_V_5_reg_161_reg[29]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(t_V_5_reg_161_reg[24]),
        .I1(cols_V_reg_199[24]),
        .I2(t_V_5_reg_161_reg[25]),
        .I3(cols_V_reg_199[25]),
        .I4(cols_V_reg_199[26]),
        .I5(t_V_5_reg_161_reg[26]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(t_V_5_reg_161_reg[21]),
        .I1(cols_V_reg_199[21]),
        .I2(t_V_5_reg_161_reg[22]),
        .I3(cols_V_reg_199[22]),
        .I4(cols_V_reg_199[23]),
        .I5(t_V_5_reg_161_reg[23]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_0 ,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7_n_0 ,\ap_CS_fsm_reg[2]_i_7_n_1 ,\ap_CS_fsm_reg[2]_i_7_n_2 ,\ap_CS_fsm_reg[2]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12_n_0 ,\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2_n_2 ,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_8_n_0 ,\ap_CS_fsm_reg[3]_i_8_n_1 ,\ap_CS_fsm_reg[3]_i_8_n_2 ,\ap_CS_fsm_reg[3]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_13_n_0 ,\ap_CS_fsm[3]_i_14_n_0 ,\ap_CS_fsm[3]_i_15_n_0 ,\ap_CS_fsm[3]_i_16_n_0 }));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0_i_2_n_0),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'h555D5D5D5D5D5D5D)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I3(img_0_data_stream_0_empty_n),
        .I4(img_original_0_data_s_full_n),
        .I5(img_original_1_data_s_full_n),
        .O(ap_enable_reg_pp0_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(\ap_CS_fsm[3]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[0]),
        .Q(cols_V_reg_199[0]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[10] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[10]),
        .Q(cols_V_reg_199[10]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[11] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[11]),
        .Q(cols_V_reg_199[11]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[12] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[12]),
        .Q(cols_V_reg_199[12]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[13] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[13]),
        .Q(cols_V_reg_199[13]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[14] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[14]),
        .Q(cols_V_reg_199[14]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[15] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[15]),
        .Q(cols_V_reg_199[15]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[16] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[16]),
        .Q(cols_V_reg_199[16]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[17] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[17]),
        .Q(cols_V_reg_199[17]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[18] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[18]),
        .Q(cols_V_reg_199[18]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[19] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[19]),
        .Q(cols_V_reg_199[19]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[1]),
        .Q(cols_V_reg_199[1]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[20] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[20]),
        .Q(cols_V_reg_199[20]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[21] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[21]),
        .Q(cols_V_reg_199[21]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[22] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[22]),
        .Q(cols_V_reg_199[22]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[23] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[23]),
        .Q(cols_V_reg_199[23]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[24] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[24]),
        .Q(cols_V_reg_199[24]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[25] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[25]),
        .Q(cols_V_reg_199[25]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[26] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[26]),
        .Q(cols_V_reg_199[26]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[27] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[27]),
        .Q(cols_V_reg_199[27]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[28] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[28]),
        .Q(cols_V_reg_199[28]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[29] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[29]),
        .Q(cols_V_reg_199[29]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[2]),
        .Q(cols_V_reg_199[2]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[30] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[30]),
        .Q(cols_V_reg_199[30]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[31] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[31]),
        .Q(cols_V_reg_199[31]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[3]),
        .Q(cols_V_reg_199[3]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[4]),
        .Q(cols_V_reg_199[4]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[5]),
        .Q(cols_V_reg_199[5]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[6]),
        .Q(cols_V_reg_199[6]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[7]),
        .Q(cols_V_reg_199[7]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[8]),
        .Q(cols_V_reg_199[8]),
        .R(1'b0));
  FDRE \cols_V_reg_199_reg[9] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_cols_V_dout[9]),
        .Q(cols_V_reg_199[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_i_reg_213[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\ap_CS_fsm[3]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_213_reg_n_0_[0] ),
        .O(\exitcond_i_reg_213[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_213[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_213_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_208[0]_i_1 
       (.I0(\t_V_reg_150_reg_n_0_[0] ),
        .O(i_V_fu_177_p2[0]));
  FDRE \i_V_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[0]),
        .Q(i_V_reg_208[0]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[10]),
        .Q(i_V_reg_208[10]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[11]),
        .Q(i_V_reg_208[11]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[12]),
        .Q(i_V_reg_208[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[12]_i_1 
       (.CI(\i_V_reg_208_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_208_reg[12]_i_1_n_0 ,\i_V_reg_208_reg[12]_i_1_n_1 ,\i_V_reg_208_reg[12]_i_1_n_2 ,\i_V_reg_208_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[12:9]),
        .S({\t_V_reg_150_reg_n_0_[12] ,\t_V_reg_150_reg_n_0_[11] ,\t_V_reg_150_reg_n_0_[10] ,\t_V_reg_150_reg_n_0_[9] }));
  FDRE \i_V_reg_208_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[13]),
        .Q(i_V_reg_208[13]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[14]),
        .Q(i_V_reg_208[14]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[15]),
        .Q(i_V_reg_208[15]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[16]),
        .Q(i_V_reg_208[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[16]_i_1 
       (.CI(\i_V_reg_208_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_208_reg[16]_i_1_n_0 ,\i_V_reg_208_reg[16]_i_1_n_1 ,\i_V_reg_208_reg[16]_i_1_n_2 ,\i_V_reg_208_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[16:13]),
        .S({\t_V_reg_150_reg_n_0_[16] ,\t_V_reg_150_reg_n_0_[15] ,\t_V_reg_150_reg_n_0_[14] ,\t_V_reg_150_reg_n_0_[13] }));
  FDRE \i_V_reg_208_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[17]),
        .Q(i_V_reg_208[17]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[18]),
        .Q(i_V_reg_208[18]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[19]),
        .Q(i_V_reg_208[19]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[1]),
        .Q(i_V_reg_208[1]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[20]),
        .Q(i_V_reg_208[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[20]_i_1 
       (.CI(\i_V_reg_208_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_208_reg[20]_i_1_n_0 ,\i_V_reg_208_reg[20]_i_1_n_1 ,\i_V_reg_208_reg[20]_i_1_n_2 ,\i_V_reg_208_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[20:17]),
        .S({\t_V_reg_150_reg_n_0_[20] ,\t_V_reg_150_reg_n_0_[19] ,\t_V_reg_150_reg_n_0_[18] ,\t_V_reg_150_reg_n_0_[17] }));
  FDRE \i_V_reg_208_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[21]),
        .Q(i_V_reg_208[21]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[22]),
        .Q(i_V_reg_208[22]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[23]),
        .Q(i_V_reg_208[23]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[24]),
        .Q(i_V_reg_208[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[24]_i_1 
       (.CI(\i_V_reg_208_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_208_reg[24]_i_1_n_0 ,\i_V_reg_208_reg[24]_i_1_n_1 ,\i_V_reg_208_reg[24]_i_1_n_2 ,\i_V_reg_208_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[24:21]),
        .S({\t_V_reg_150_reg_n_0_[24] ,\t_V_reg_150_reg_n_0_[23] ,\t_V_reg_150_reg_n_0_[22] ,\t_V_reg_150_reg_n_0_[21] }));
  FDRE \i_V_reg_208_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[25]),
        .Q(i_V_reg_208[25]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[26]),
        .Q(i_V_reg_208[26]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[27]),
        .Q(i_V_reg_208[27]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[28]),
        .Q(i_V_reg_208[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[28]_i_1 
       (.CI(\i_V_reg_208_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_208_reg[28]_i_1_n_0 ,\i_V_reg_208_reg[28]_i_1_n_1 ,\i_V_reg_208_reg[28]_i_1_n_2 ,\i_V_reg_208_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[28:25]),
        .S({\t_V_reg_150_reg_n_0_[28] ,\t_V_reg_150_reg_n_0_[27] ,\t_V_reg_150_reg_n_0_[26] ,\t_V_reg_150_reg_n_0_[25] }));
  FDRE \i_V_reg_208_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[29]),
        .Q(i_V_reg_208[29]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[2]),
        .Q(i_V_reg_208[2]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[30]),
        .Q(i_V_reg_208[30]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[31]),
        .Q(i_V_reg_208[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[31]_i_1 
       (.CI(\i_V_reg_208_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_208_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_208_reg[31]_i_1_n_2 ,\i_V_reg_208_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_208_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_177_p2[31:29]}),
        .S({1'b0,\t_V_reg_150_reg_n_0_[31] ,\t_V_reg_150_reg_n_0_[30] ,\t_V_reg_150_reg_n_0_[29] }));
  FDRE \i_V_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[3]),
        .Q(i_V_reg_208[3]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[4]),
        .Q(i_V_reg_208[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_208_reg[4]_i_1_n_0 ,\i_V_reg_208_reg[4]_i_1_n_1 ,\i_V_reg_208_reg[4]_i_1_n_2 ,\i_V_reg_208_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_150_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[4:1]),
        .S({\t_V_reg_150_reg_n_0_[4] ,\t_V_reg_150_reg_n_0_[3] ,\t_V_reg_150_reg_n_0_[2] ,\t_V_reg_150_reg_n_0_[1] }));
  FDRE \i_V_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[5]),
        .Q(i_V_reg_208[5]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[6]),
        .Q(i_V_reg_208[6]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[7]),
        .Q(i_V_reg_208[7]),
        .R(1'b0));
  FDRE \i_V_reg_208_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[8]),
        .Q(i_V_reg_208[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_208_reg[8]_i_1 
       (.CI(\i_V_reg_208_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_208_reg[8]_i_1_n_0 ,\i_V_reg_208_reg[8]_i_1_n_1 ,\i_V_reg_208_reg[8]_i_1_n_2 ,\i_V_reg_208_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_177_p2[8:5]),
        .S({\t_V_reg_150_reg_n_0_[8] ,\t_V_reg_150_reg_n_0_[7] ,\t_V_reg_150_reg_n_0_[6] ,\t_V_reg_150_reg_n_0_[5] }));
  FDRE \i_V_reg_208_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_177_p2[9]),
        .Q(i_V_reg_208[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_213_reg_n_0_[0] ),
        .I3(img_0_data_stream_0_empty_n),
        .I4(img_original_0_data_s_full_n),
        .I5(img_original_1_data_s_full_n),
        .O(\mOutPtr_reg[0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rows_V_reg_194[31]_i_1 
       (.I0(Q[0]),
        .I1(img_0_cols_V_c40_empty_n),
        .I2(img_0_rows_V_c39_empty_n),
        .I3(Duplicate60_U0_ap_start),
        .O(Duplicate60_U0_src_rows_V_read));
  FDRE \rows_V_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[0]),
        .Q(rows_V_reg_194[0]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[10]),
        .Q(rows_V_reg_194[10]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[11]),
        .Q(rows_V_reg_194[11]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[12]),
        .Q(rows_V_reg_194[12]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[13]),
        .Q(rows_V_reg_194[13]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[14]),
        .Q(rows_V_reg_194[14]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[15]),
        .Q(rows_V_reg_194[15]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[16] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[16]),
        .Q(rows_V_reg_194[16]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[17] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[17]),
        .Q(rows_V_reg_194[17]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[18] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[18]),
        .Q(rows_V_reg_194[18]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[19] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[19]),
        .Q(rows_V_reg_194[19]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[1]),
        .Q(rows_V_reg_194[1]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[20] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[20]),
        .Q(rows_V_reg_194[20]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[21] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[21]),
        .Q(rows_V_reg_194[21]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[22] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[22]),
        .Q(rows_V_reg_194[22]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[23] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[23]),
        .Q(rows_V_reg_194[23]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[24] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[24]),
        .Q(rows_V_reg_194[24]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[25] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[25]),
        .Q(rows_V_reg_194[25]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[26] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[26]),
        .Q(rows_V_reg_194[26]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[27] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[27]),
        .Q(rows_V_reg_194[27]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[28] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[28]),
        .Q(rows_V_reg_194[28]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[29] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[29]),
        .Q(rows_V_reg_194[29]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[2]),
        .Q(rows_V_reg_194[2]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[30] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[30]),
        .Q(rows_V_reg_194[30]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[31] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[31]),
        .Q(rows_V_reg_194[31]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[3]),
        .Q(rows_V_reg_194[3]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[4]),
        .Q(rows_V_reg_194[4]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[5]),
        .Q(rows_V_reg_194[5]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[6]),
        .Q(rows_V_reg_194[6]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[7]),
        .Q(rows_V_reg_194[7]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[8]),
        .Q(rows_V_reg_194[8]),
        .R(1'b0));
  FDRE \rows_V_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(Duplicate60_U0_src_rows_V_read),
        .D(src_rows_V_dout[9]),
        .Q(rows_V_reg_194[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF7F00000000)) 
    \t_V_5_reg_161[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_3_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_5_reg_161));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_5_reg_161[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_3_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_5_reg_1610));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_5_reg_161[0]_i_4 
       (.I0(t_V_5_reg_161_reg[0]),
        .O(\t_V_5_reg_161[0]_i_4_n_0 ));
  FDRE \t_V_5_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[0]_i_3_n_7 ),
        .Q(t_V_5_reg_161_reg[0]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_5_reg_161_reg[0]_i_3_n_0 ,\t_V_5_reg_161_reg[0]_i_3_n_1 ,\t_V_5_reg_161_reg[0]_i_3_n_2 ,\t_V_5_reg_161_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_5_reg_161_reg[0]_i_3_n_4 ,\t_V_5_reg_161_reg[0]_i_3_n_5 ,\t_V_5_reg_161_reg[0]_i_3_n_6 ,\t_V_5_reg_161_reg[0]_i_3_n_7 }),
        .S({t_V_5_reg_161_reg[3:1],\t_V_5_reg_161[0]_i_4_n_0 }));
  FDRE \t_V_5_reg_161_reg[10] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[8]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[10]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[11] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[8]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[11]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[12] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[12]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[12]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[12]_i_1 
       (.CI(\t_V_5_reg_161_reg[8]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[12]_i_1_n_0 ,\t_V_5_reg_161_reg[12]_i_1_n_1 ,\t_V_5_reg_161_reg[12]_i_1_n_2 ,\t_V_5_reg_161_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[12]_i_1_n_4 ,\t_V_5_reg_161_reg[12]_i_1_n_5 ,\t_V_5_reg_161_reg[12]_i_1_n_6 ,\t_V_5_reg_161_reg[12]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[15:12]));
  FDRE \t_V_5_reg_161_reg[13] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[12]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[13]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[14] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[12]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[14]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[15] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[12]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[15]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[16] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[16]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[16]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[16]_i_1 
       (.CI(\t_V_5_reg_161_reg[12]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[16]_i_1_n_0 ,\t_V_5_reg_161_reg[16]_i_1_n_1 ,\t_V_5_reg_161_reg[16]_i_1_n_2 ,\t_V_5_reg_161_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[16]_i_1_n_4 ,\t_V_5_reg_161_reg[16]_i_1_n_5 ,\t_V_5_reg_161_reg[16]_i_1_n_6 ,\t_V_5_reg_161_reg[16]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[19:16]));
  FDRE \t_V_5_reg_161_reg[17] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[16]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[17]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[18] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[16]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[18]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[19] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[16]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[19]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[0]_i_3_n_6 ),
        .Q(t_V_5_reg_161_reg[1]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[20] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[20]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[20]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[20]_i_1 
       (.CI(\t_V_5_reg_161_reg[16]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[20]_i_1_n_0 ,\t_V_5_reg_161_reg[20]_i_1_n_1 ,\t_V_5_reg_161_reg[20]_i_1_n_2 ,\t_V_5_reg_161_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[20]_i_1_n_4 ,\t_V_5_reg_161_reg[20]_i_1_n_5 ,\t_V_5_reg_161_reg[20]_i_1_n_6 ,\t_V_5_reg_161_reg[20]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[23:20]));
  FDRE \t_V_5_reg_161_reg[21] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[20]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[21]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[22] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[20]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[22]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[23] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[20]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[23]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[24] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[24]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[24]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[24]_i_1 
       (.CI(\t_V_5_reg_161_reg[20]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[24]_i_1_n_0 ,\t_V_5_reg_161_reg[24]_i_1_n_1 ,\t_V_5_reg_161_reg[24]_i_1_n_2 ,\t_V_5_reg_161_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[24]_i_1_n_4 ,\t_V_5_reg_161_reg[24]_i_1_n_5 ,\t_V_5_reg_161_reg[24]_i_1_n_6 ,\t_V_5_reg_161_reg[24]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[27:24]));
  FDRE \t_V_5_reg_161_reg[25] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[24]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[25]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[26] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[24]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[26]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[27] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[24]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[27]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[28] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[28]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[28]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[28]_i_1 
       (.CI(\t_V_5_reg_161_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_5_reg_161_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_5_reg_161_reg[28]_i_1_n_1 ,\t_V_5_reg_161_reg[28]_i_1_n_2 ,\t_V_5_reg_161_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[28]_i_1_n_4 ,\t_V_5_reg_161_reg[28]_i_1_n_5 ,\t_V_5_reg_161_reg[28]_i_1_n_6 ,\t_V_5_reg_161_reg[28]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[31:28]));
  FDRE \t_V_5_reg_161_reg[29] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[28]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[29]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[0]_i_3_n_5 ),
        .Q(t_V_5_reg_161_reg[2]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[30] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[28]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[30]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[31] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[28]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[31]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[0]_i_3_n_4 ),
        .Q(t_V_5_reg_161_reg[3]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[4]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[4]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[4]_i_1 
       (.CI(\t_V_5_reg_161_reg[0]_i_3_n_0 ),
        .CO({\t_V_5_reg_161_reg[4]_i_1_n_0 ,\t_V_5_reg_161_reg[4]_i_1_n_1 ,\t_V_5_reg_161_reg[4]_i_1_n_2 ,\t_V_5_reg_161_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[4]_i_1_n_4 ,\t_V_5_reg_161_reg[4]_i_1_n_5 ,\t_V_5_reg_161_reg[4]_i_1_n_6 ,\t_V_5_reg_161_reg[4]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[7:4]));
  FDRE \t_V_5_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[4]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[5]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[4]_i_1_n_5 ),
        .Q(t_V_5_reg_161_reg[6]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[4]_i_1_n_4 ),
        .Q(t_V_5_reg_161_reg[7]),
        .R(t_V_5_reg_161));
  FDRE \t_V_5_reg_161_reg[8] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[8]_i_1_n_7 ),
        .Q(t_V_5_reg_161_reg[8]),
        .R(t_V_5_reg_161));
  CARRY4 \t_V_5_reg_161_reg[8]_i_1 
       (.CI(\t_V_5_reg_161_reg[4]_i_1_n_0 ),
        .CO({\t_V_5_reg_161_reg[8]_i_1_n_0 ,\t_V_5_reg_161_reg[8]_i_1_n_1 ,\t_V_5_reg_161_reg[8]_i_1_n_2 ,\t_V_5_reg_161_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_161_reg[8]_i_1_n_4 ,\t_V_5_reg_161_reg[8]_i_1_n_5 ,\t_V_5_reg_161_reg[8]_i_1_n_6 ,\t_V_5_reg_161_reg[8]_i_1_n_7 }),
        .S(t_V_5_reg_161_reg[11:8]));
  FDRE \t_V_5_reg_161_reg[9] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1610),
        .D(\t_V_5_reg_161_reg[8]_i_1_n_6 ),
        .Q(t_V_5_reg_161_reg[9]),
        .R(t_V_5_reg_161));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_150[31]_i_1 
       (.I0(Duplicate60_U0_ap_start),
        .I1(img_0_rows_V_c39_empty_n),
        .I2(img_0_cols_V_c40_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(t_V_reg_150));
  FDRE \t_V_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[0]),
        .Q(\t_V_reg_150_reg_n_0_[0] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[10]),
        .Q(\t_V_reg_150_reg_n_0_[10] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[11]),
        .Q(\t_V_reg_150_reg_n_0_[11] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[12]),
        .Q(\t_V_reg_150_reg_n_0_[12] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[13]),
        .Q(\t_V_reg_150_reg_n_0_[13] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[14]),
        .Q(\t_V_reg_150_reg_n_0_[14] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[15]),
        .Q(\t_V_reg_150_reg_n_0_[15] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[16]),
        .Q(\t_V_reg_150_reg_n_0_[16] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[17]),
        .Q(\t_V_reg_150_reg_n_0_[17] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[18]),
        .Q(\t_V_reg_150_reg_n_0_[18] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[19]),
        .Q(\t_V_reg_150_reg_n_0_[19] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[1]),
        .Q(\t_V_reg_150_reg_n_0_[1] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[20]),
        .Q(\t_V_reg_150_reg_n_0_[20] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[21]),
        .Q(\t_V_reg_150_reg_n_0_[21] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[22]),
        .Q(\t_V_reg_150_reg_n_0_[22] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[23]),
        .Q(\t_V_reg_150_reg_n_0_[23] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[24]),
        .Q(\t_V_reg_150_reg_n_0_[24] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[25]),
        .Q(\t_V_reg_150_reg_n_0_[25] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[26]),
        .Q(\t_V_reg_150_reg_n_0_[26] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[27]),
        .Q(\t_V_reg_150_reg_n_0_[27] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[28]),
        .Q(\t_V_reg_150_reg_n_0_[28] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[29]),
        .Q(\t_V_reg_150_reg_n_0_[29] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[2]),
        .Q(\t_V_reg_150_reg_n_0_[2] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[30]),
        .Q(\t_V_reg_150_reg_n_0_[30] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[31]),
        .Q(\t_V_reg_150_reg_n_0_[31] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[3]),
        .Q(\t_V_reg_150_reg_n_0_[3] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[4]),
        .Q(\t_V_reg_150_reg_n_0_[4] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[5]),
        .Q(\t_V_reg_150_reg_n_0_[5] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[6]),
        .Q(\t_V_reg_150_reg_n_0_[6] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[7]),
        .Q(\t_V_reg_150_reg_n_0_[7] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[8]),
        .Q(\t_V_reg_150_reg_n_0_[8] ),
        .R(t_V_reg_150));
  FDRE \t_V_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_208[9]),
        .Q(\t_V_reg_150_reg_n_0_[9] ),
        .R(t_V_reg_150));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_Mat2AXIvideo
   (mOutPtr110_out,
    Mat2AXIvideo_U0_img_data_stream_V_read,
    ap_sync_done,
    CO,
    i_V_reg_2690,
    mOutPtr110_out_0,
    Mat2AXIvideo_U0_img_cols_V_read,
    \t_V_reg_166_reg[0]_0 ,
    output_r_TVALID,
    Mat2AXIvideo_U0_ap_ready,
    output_r_TDATA,
    output_r_TUSER,
    output_r_TLAST,
    shiftReg_ce,
    img_original_0_data_s_empty_n,
    Q,
    ap_done_reg,
    find_boundary_shrink_1_U0_ap_done,
    Mat2AXIvideo_U0_ap_start,
    int_ap_start_reg,
    start_for_Mat2AXIvideo_U0_full_n,
    out,
    ap_clk,
    SS,
    \int_rows_reg[31] ,
    D,
    ap_rst_n,
    img_original_0_rows_s_empty_n,
    img_original_0_cols_s_empty_n,
    output_r_TREADY);
  output mOutPtr110_out;
  output Mat2AXIvideo_U0_img_data_stream_V_read;
  output ap_sync_done;
  output [0:0]CO;
  output i_V_reg_2690;
  output mOutPtr110_out_0;
  output Mat2AXIvideo_U0_img_cols_V_read;
  output [0:0]\t_V_reg_166_reg[0]_0 ;
  output output_r_TVALID;
  output Mat2AXIvideo_U0_ap_ready;
  output [7:0]output_r_TDATA;
  output [0:0]output_r_TUSER;
  output [0:0]output_r_TLAST;
  input shiftReg_ce;
  input img_original_0_data_s_empty_n;
  input [0:0]Q;
  input ap_done_reg;
  input find_boundary_shrink_1_U0_ap_done;
  input Mat2AXIvideo_U0_ap_start;
  input int_ap_start_reg;
  input start_for_Mat2AXIvideo_U0_full_n;
  input [31:0]out;
  input ap_clk;
  input [0:0]SS;
  input [31:0]\int_rows_reg[31] ;
  input [7:0]D;
  input ap_rst_n;
  input img_original_0_rows_s_empty_n;
  input img_original_0_cols_s_empty_n;
  input output_r_TREADY;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]CO;
  wire [7:0]D;
  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10__3_n_0 ;
  wire \ap_CS_fsm[2]_i_11__3_n_0 ;
  wire \ap_CS_fsm[2]_i_12__3_n_0 ;
  wire \ap_CS_fsm[2]_i_13__3_n_0 ;
  wire \ap_CS_fsm[2]_i_14__3_n_0 ;
  wire \ap_CS_fsm[2]_i_15__3_n_0 ;
  wire \ap_CS_fsm[2]_i_16__1_n_0 ;
  wire \ap_CS_fsm[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__3_n_0 ;
  wire \ap_CS_fsm[2]_i_6__3_n_0 ;
  wire \ap_CS_fsm[2]_i_7__1_n_0 ;
  wire \ap_CS_fsm[2]_i_9__3_n_0 ;
  wire \ap_CS_fsm[3]_i_10__3_n_0 ;
  wire \ap_CS_fsm[3]_i_11__3_n_0 ;
  wire \ap_CS_fsm[3]_i_12__3_n_0 ;
  wire \ap_CS_fsm[3]_i_13__3_n_0 ;
  wire \ap_CS_fsm[3]_i_14__3_n_0 ;
  wire \ap_CS_fsm[3]_i_15__3_n_0 ;
  wire \ap_CS_fsm[3]_i_16__3_n_0 ;
  wire \ap_CS_fsm[3]_i_5__3_n_0 ;
  wire \ap_CS_fsm[3]_i_6__3_n_0 ;
  wire \ap_CS_fsm[3]_i_7__3_n_0 ;
  wire \ap_CS_fsm[3]_i_9__3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4__1_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4__1_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_8__1_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_8__1_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_8__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_8__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_8__3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_8__3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_8__3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_8__3_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_sync_done;
  wire axi_last_V_fu_229_p2;
  wire axi_last_V_reg_283;
  wire \axi_last_V_reg_283[0]_i_10_n_0 ;
  wire \axi_last_V_reg_283[0]_i_11_n_0 ;
  wire \axi_last_V_reg_283[0]_i_12_n_0 ;
  wire \axi_last_V_reg_283[0]_i_13_n_0 ;
  wire \axi_last_V_reg_283[0]_i_14_n_0 ;
  wire \axi_last_V_reg_283[0]_i_15_n_0 ;
  wire \axi_last_V_reg_283[0]_i_1_n_0 ;
  wire \axi_last_V_reg_283[0]_i_4_n_0 ;
  wire \axi_last_V_reg_283[0]_i_5_n_0 ;
  wire \axi_last_V_reg_283[0]_i_6_n_0 ;
  wire \axi_last_V_reg_283[0]_i_8_n_0 ;
  wire \axi_last_V_reg_283[0]_i_9_n_0 ;
  wire \axi_last_V_reg_283_reg[0]_i_2_n_2 ;
  wire \axi_last_V_reg_283_reg[0]_i_2_n_3 ;
  wire \axi_last_V_reg_283_reg[0]_i_3_n_0 ;
  wire \axi_last_V_reg_283_reg[0]_i_3_n_1 ;
  wire \axi_last_V_reg_283_reg[0]_i_3_n_2 ;
  wire \axi_last_V_reg_283_reg[0]_i_3_n_3 ;
  wire \axi_last_V_reg_283_reg[0]_i_7_n_0 ;
  wire \axi_last_V_reg_283_reg[0]_i_7_n_1 ;
  wire \axi_last_V_reg_283_reg[0]_i_7_n_2 ;
  wire \axi_last_V_reg_283_reg[0]_i_7_n_3 ;
  wire [31:0]cols_V_reg_255;
  wire \exitcond_i_reg_274[0]_i_1_n_0 ;
  wire exitcond_i_reg_274_pp0_iter1_reg;
  wire \exitcond_i_reg_274_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_274_reg_n_0_[0] ;
  wire find_boundary_shrink_1_U0_ap_done;
  wire [31:0]i_V_fu_208_p2;
  wire [31:0]i_V_reg_269;
  wire i_V_reg_2690;
  wire \i_V_reg_269[31]_i_3_n_0 ;
  wire \i_V_reg_269_reg[12]_i_1_n_0 ;
  wire \i_V_reg_269_reg[12]_i_1_n_1 ;
  wire \i_V_reg_269_reg[12]_i_1_n_2 ;
  wire \i_V_reg_269_reg[12]_i_1_n_3 ;
  wire \i_V_reg_269_reg[16]_i_1_n_0 ;
  wire \i_V_reg_269_reg[16]_i_1_n_1 ;
  wire \i_V_reg_269_reg[16]_i_1_n_2 ;
  wire \i_V_reg_269_reg[16]_i_1_n_3 ;
  wire \i_V_reg_269_reg[20]_i_1_n_0 ;
  wire \i_V_reg_269_reg[20]_i_1_n_1 ;
  wire \i_V_reg_269_reg[20]_i_1_n_2 ;
  wire \i_V_reg_269_reg[20]_i_1_n_3 ;
  wire \i_V_reg_269_reg[24]_i_1_n_0 ;
  wire \i_V_reg_269_reg[24]_i_1_n_1 ;
  wire \i_V_reg_269_reg[24]_i_1_n_2 ;
  wire \i_V_reg_269_reg[24]_i_1_n_3 ;
  wire \i_V_reg_269_reg[28]_i_1_n_0 ;
  wire \i_V_reg_269_reg[28]_i_1_n_1 ;
  wire \i_V_reg_269_reg[28]_i_1_n_2 ;
  wire \i_V_reg_269_reg[28]_i_1_n_3 ;
  wire \i_V_reg_269_reg[31]_i_2_n_2 ;
  wire \i_V_reg_269_reg[31]_i_2_n_3 ;
  wire \i_V_reg_269_reg[4]_i_1_n_0 ;
  wire \i_V_reg_269_reg[4]_i_1_n_1 ;
  wire \i_V_reg_269_reg[4]_i_1_n_2 ;
  wire \i_V_reg_269_reg[4]_i_1_n_3 ;
  wire \i_V_reg_269_reg[8]_i_1_n_0 ;
  wire \i_V_reg_269_reg[8]_i_1_n_1 ;
  wire \i_V_reg_269_reg[8]_i_1_n_2 ;
  wire \i_V_reg_269_reg[8]_i_1_n_3 ;
  wire img_original_0_cols_s_empty_n;
  wire img_original_0_data_s_empty_n;
  wire img_original_0_rows_s_empty_n;
  wire int_ap_start_reg;
  wire [31:0]\int_rows_reg[31] ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire [31:0]out;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire [32:0]r_V_fu_192_p2;
  wire [32:0]r_V_reg_260;
  wire \r_V_reg_260[12]_i_2_n_0 ;
  wire \r_V_reg_260[12]_i_3_n_0 ;
  wire \r_V_reg_260[12]_i_4_n_0 ;
  wire \r_V_reg_260[12]_i_5_n_0 ;
  wire \r_V_reg_260[16]_i_2_n_0 ;
  wire \r_V_reg_260[16]_i_3_n_0 ;
  wire \r_V_reg_260[16]_i_4_n_0 ;
  wire \r_V_reg_260[16]_i_5_n_0 ;
  wire \r_V_reg_260[20]_i_2_n_0 ;
  wire \r_V_reg_260[20]_i_3_n_0 ;
  wire \r_V_reg_260[20]_i_4_n_0 ;
  wire \r_V_reg_260[20]_i_5_n_0 ;
  wire \r_V_reg_260[24]_i_2_n_0 ;
  wire \r_V_reg_260[24]_i_3_n_0 ;
  wire \r_V_reg_260[24]_i_4_n_0 ;
  wire \r_V_reg_260[24]_i_5_n_0 ;
  wire \r_V_reg_260[28]_i_2_n_0 ;
  wire \r_V_reg_260[28]_i_3_n_0 ;
  wire \r_V_reg_260[28]_i_4_n_0 ;
  wire \r_V_reg_260[28]_i_5_n_0 ;
  wire \r_V_reg_260[32]_i_2_n_0 ;
  wire \r_V_reg_260[32]_i_3_n_0 ;
  wire \r_V_reg_260[32]_i_4_n_0 ;
  wire \r_V_reg_260[4]_i_2_n_0 ;
  wire \r_V_reg_260[4]_i_3_n_0 ;
  wire \r_V_reg_260[4]_i_4_n_0 ;
  wire \r_V_reg_260[4]_i_5_n_0 ;
  wire \r_V_reg_260[8]_i_2_n_0 ;
  wire \r_V_reg_260[8]_i_3_n_0 ;
  wire \r_V_reg_260[8]_i_4_n_0 ;
  wire \r_V_reg_260[8]_i_5_n_0 ;
  wire \r_V_reg_260_reg[12]_i_1_n_0 ;
  wire \r_V_reg_260_reg[12]_i_1_n_1 ;
  wire \r_V_reg_260_reg[12]_i_1_n_2 ;
  wire \r_V_reg_260_reg[12]_i_1_n_3 ;
  wire \r_V_reg_260_reg[16]_i_1_n_0 ;
  wire \r_V_reg_260_reg[16]_i_1_n_1 ;
  wire \r_V_reg_260_reg[16]_i_1_n_2 ;
  wire \r_V_reg_260_reg[16]_i_1_n_3 ;
  wire \r_V_reg_260_reg[20]_i_1_n_0 ;
  wire \r_V_reg_260_reg[20]_i_1_n_1 ;
  wire \r_V_reg_260_reg[20]_i_1_n_2 ;
  wire \r_V_reg_260_reg[20]_i_1_n_3 ;
  wire \r_V_reg_260_reg[24]_i_1_n_0 ;
  wire \r_V_reg_260_reg[24]_i_1_n_1 ;
  wire \r_V_reg_260_reg[24]_i_1_n_2 ;
  wire \r_V_reg_260_reg[24]_i_1_n_3 ;
  wire \r_V_reg_260_reg[28]_i_1_n_0 ;
  wire \r_V_reg_260_reg[28]_i_1_n_1 ;
  wire \r_V_reg_260_reg[28]_i_1_n_2 ;
  wire \r_V_reg_260_reg[28]_i_1_n_3 ;
  wire \r_V_reg_260_reg[32]_i_1_n_1 ;
  wire \r_V_reg_260_reg[32]_i_1_n_2 ;
  wire \r_V_reg_260_reg[32]_i_1_n_3 ;
  wire \r_V_reg_260_reg[4]_i_1_n_0 ;
  wire \r_V_reg_260_reg[4]_i_1_n_1 ;
  wire \r_V_reg_260_reg[4]_i_1_n_2 ;
  wire \r_V_reg_260_reg[4]_i_1_n_3 ;
  wire \r_V_reg_260_reg[8]_i_1_n_0 ;
  wire \r_V_reg_260_reg[8]_i_1_n_1 ;
  wire \r_V_reg_260_reg[8]_i_1_n_2 ;
  wire \r_V_reg_260_reg[8]_i_1_n_3 ;
  wire [31:0]rows_V_reg_250;
  wire shiftReg_ce;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire t_V_4_reg_177;
  wire t_V_4_reg_1770;
  wire \t_V_4_reg_177[0]_i_4_n_0 ;
  wire [31:0]t_V_4_reg_177_reg;
  wire \t_V_4_reg_177_reg[0]_i_3_n_0 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_1 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_2 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_3 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_4 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_5 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_6 ;
  wire \t_V_4_reg_177_reg[0]_i_3_n_7 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[12]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[16]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[20]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[24]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[28]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[4]_i_1_n_7 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_0 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_1 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_2 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_3 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_4 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_5 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_6 ;
  wire \t_V_4_reg_177_reg[8]_i_1_n_7 ;
  wire t_V_reg_166;
  wire [0:0]\t_V_reg_166_reg[0]_0 ;
  wire \t_V_reg_166_reg_n_0_[0] ;
  wire \t_V_reg_166_reg_n_0_[10] ;
  wire \t_V_reg_166_reg_n_0_[11] ;
  wire \t_V_reg_166_reg_n_0_[12] ;
  wire \t_V_reg_166_reg_n_0_[13] ;
  wire \t_V_reg_166_reg_n_0_[14] ;
  wire \t_V_reg_166_reg_n_0_[15] ;
  wire \t_V_reg_166_reg_n_0_[16] ;
  wire \t_V_reg_166_reg_n_0_[17] ;
  wire \t_V_reg_166_reg_n_0_[18] ;
  wire \t_V_reg_166_reg_n_0_[19] ;
  wire \t_V_reg_166_reg_n_0_[1] ;
  wire \t_V_reg_166_reg_n_0_[20] ;
  wire \t_V_reg_166_reg_n_0_[21] ;
  wire \t_V_reg_166_reg_n_0_[22] ;
  wire \t_V_reg_166_reg_n_0_[23] ;
  wire \t_V_reg_166_reg_n_0_[24] ;
  wire \t_V_reg_166_reg_n_0_[25] ;
  wire \t_V_reg_166_reg_n_0_[26] ;
  wire \t_V_reg_166_reg_n_0_[27] ;
  wire \t_V_reg_166_reg_n_0_[28] ;
  wire \t_V_reg_166_reg_n_0_[29] ;
  wire \t_V_reg_166_reg_n_0_[2] ;
  wire \t_V_reg_166_reg_n_0_[30] ;
  wire \t_V_reg_166_reg_n_0_[31] ;
  wire \t_V_reg_166_reg_n_0_[3] ;
  wire \t_V_reg_166_reg_n_0_[4] ;
  wire \t_V_reg_166_reg_n_0_[5] ;
  wire \t_V_reg_166_reg_n_0_[6] ;
  wire \t_V_reg_166_reg_n_0_[7] ;
  wire \t_V_reg_166_reg_n_0_[8] ;
  wire \t_V_reg_166_reg_n_0_[9] ;
  wire tmp_user_V_fu_114;
  wire \tmp_user_V_fu_114[0]_i_1_n_0 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_8__1_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_8__3_O_UNCONNECTED ;
  wire [3:3]\NLW_axi_last_V_reg_283_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_283_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_283_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_283_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_269_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_269_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_r_V_reg_260_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_V_4_reg_177_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(output_r_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(output_r_TREADY),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I3(output_r_TVALID),
        .I4(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_i_reg_274_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(Mat2AXIvideo_U0_img_data_stream_V_read));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(output_r_TVALID),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(output_r_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I4(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_283),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_283),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_1_ack_in),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(output_r_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(output_r_TREADY),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_114),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_114),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(output_r_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(output_r_TREADY),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(i_V_reg_2690),
        .I1(CO),
        .I2(ap_CS_fsm_state2),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(\t_V_reg_166_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(ap_CS_fsm_state6),
        .I1(\t_V_reg_166_reg[0]_0 ),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(i_V_reg_2690),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__3 
       (.I0(\t_V_reg_166_reg_n_0_[19] ),
        .I1(rows_V_reg_250[19]),
        .I2(\t_V_reg_166_reg_n_0_[18] ),
        .I3(rows_V_reg_250[18]),
        .I4(rows_V_reg_250[20]),
        .I5(\t_V_reg_166_reg_n_0_[20] ),
        .O(\ap_CS_fsm[2]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11__3 
       (.I0(\t_V_reg_166_reg_n_0_[16] ),
        .I1(rows_V_reg_250[16]),
        .I2(\t_V_reg_166_reg_n_0_[15] ),
        .I3(rows_V_reg_250[15]),
        .I4(rows_V_reg_250[17]),
        .I5(\t_V_reg_166_reg_n_0_[17] ),
        .O(\ap_CS_fsm[2]_i_11__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12__3 
       (.I0(\t_V_reg_166_reg_n_0_[13] ),
        .I1(rows_V_reg_250[13]),
        .I2(\t_V_reg_166_reg_n_0_[12] ),
        .I3(rows_V_reg_250[12]),
        .I4(rows_V_reg_250[14]),
        .I5(\t_V_reg_166_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_12__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13__3 
       (.I0(\t_V_reg_166_reg_n_0_[10] ),
        .I1(rows_V_reg_250[10]),
        .I2(\t_V_reg_166_reg_n_0_[9] ),
        .I3(rows_V_reg_250[9]),
        .I4(rows_V_reg_250[11]),
        .I5(\t_V_reg_166_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_13__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14__3 
       (.I0(\t_V_reg_166_reg_n_0_[7] ),
        .I1(rows_V_reg_250[7]),
        .I2(\t_V_reg_166_reg_n_0_[6] ),
        .I3(rows_V_reg_250[6]),
        .I4(rows_V_reg_250[8]),
        .I5(\t_V_reg_166_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_14__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15__3 
       (.I0(\t_V_reg_166_reg_n_0_[4] ),
        .I1(rows_V_reg_250[4]),
        .I2(\t_V_reg_166_reg_n_0_[3] ),
        .I3(rows_V_reg_250[3]),
        .I4(rows_V_reg_250[5]),
        .I5(\t_V_reg_166_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_15__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_16__1 
       (.I0(\t_V_reg_166_reg_n_0_[1] ),
        .I1(rows_V_reg_250[1]),
        .I2(\t_V_reg_166_reg_n_0_[0] ),
        .I3(rows_V_reg_250[0]),
        .I4(rows_V_reg_250[2]),
        .I5(\t_V_reg_166_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_16__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(i_V_reg_2690),
        .I1(CO),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00000E0A)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(\t_V_reg_166_reg_n_0_[30] ),
        .I1(rows_V_reg_250[30]),
        .I2(rows_V_reg_250[31]),
        .I3(\t_V_reg_166_reg_n_0_[31] ),
        .O(\ap_CS_fsm[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(\t_V_reg_166_reg_n_0_[28] ),
        .I1(rows_V_reg_250[28]),
        .I2(\t_V_reg_166_reg_n_0_[27] ),
        .I3(rows_V_reg_250[27]),
        .I4(rows_V_reg_250[29]),
        .I5(\t_V_reg_166_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(\t_V_reg_166_reg_n_0_[25] ),
        .I1(rows_V_reg_250[25]),
        .I2(\t_V_reg_166_reg_n_0_[24] ),
        .I3(rows_V_reg_250[24]),
        .I4(rows_V_reg_250[26]),
        .I5(\t_V_reg_166_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__3 
       (.I0(\t_V_reg_166_reg_n_0_[22] ),
        .I1(rows_V_reg_250[22]),
        .I2(\t_V_reg_166_reg_n_0_[21] ),
        .I3(rows_V_reg_250[21]),
        .I4(rows_V_reg_250[23]),
        .I5(\t_V_reg_166_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__3 
       (.I0(t_V_4_reg_177_reg[19]),
        .I1(cols_V_reg_255[19]),
        .I2(t_V_4_reg_177_reg[18]),
        .I3(cols_V_reg_255[18]),
        .I4(cols_V_reg_255[20]),
        .I5(t_V_4_reg_177_reg[20]),
        .O(\ap_CS_fsm[3]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11__3 
       (.I0(t_V_4_reg_177_reg[16]),
        .I1(cols_V_reg_255[16]),
        .I2(t_V_4_reg_177_reg[15]),
        .I3(cols_V_reg_255[15]),
        .I4(cols_V_reg_255[17]),
        .I5(t_V_4_reg_177_reg[17]),
        .O(\ap_CS_fsm[3]_i_11__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12__3 
       (.I0(t_V_4_reg_177_reg[13]),
        .I1(cols_V_reg_255[13]),
        .I2(t_V_4_reg_177_reg[12]),
        .I3(cols_V_reg_255[12]),
        .I4(cols_V_reg_255[14]),
        .I5(t_V_4_reg_177_reg[14]),
        .O(\ap_CS_fsm[3]_i_12__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13__3 
       (.I0(t_V_4_reg_177_reg[10]),
        .I1(cols_V_reg_255[10]),
        .I2(t_V_4_reg_177_reg[9]),
        .I3(cols_V_reg_255[9]),
        .I4(cols_V_reg_255[11]),
        .I5(t_V_4_reg_177_reg[11]),
        .O(\ap_CS_fsm[3]_i_13__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14__3 
       (.I0(t_V_4_reg_177_reg[7]),
        .I1(cols_V_reg_255[7]),
        .I2(t_V_4_reg_177_reg[6]),
        .I3(cols_V_reg_255[6]),
        .I4(cols_V_reg_255[8]),
        .I5(t_V_4_reg_177_reg[8]),
        .O(\ap_CS_fsm[3]_i_14__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15__3 
       (.I0(t_V_4_reg_177_reg[4]),
        .I1(cols_V_reg_255[4]),
        .I2(t_V_4_reg_177_reg[3]),
        .I3(cols_V_reg_255[3]),
        .I4(cols_V_reg_255[5]),
        .I5(t_V_4_reg_177_reg[5]),
        .O(\ap_CS_fsm[3]_i_15__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_16__3 
       (.I0(t_V_4_reg_177_reg[1]),
        .I1(cols_V_reg_255[1]),
        .I2(t_V_4_reg_177_reg[0]),
        .I3(cols_V_reg_255[0]),
        .I4(cols_V_reg_255[2]),
        .I5(t_V_4_reg_177_reg[2]),
        .O(\ap_CS_fsm[3]_i_16__3_n_0 ));
  LUT6 #(
    .INIT(64'h0022002200200000)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h040404040CFF0C0C)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(img_original_0_data_s_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_274_reg_n_0_[0] ),
        .I3(exitcond_i_reg_274_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(AXI_video_strm_V_data_V_1_ack_in),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_5__3 
       (.I0(t_V_4_reg_177_reg[30]),
        .I1(cols_V_reg_255[30]),
        .I2(cols_V_reg_255[31]),
        .I3(t_V_4_reg_177_reg[31]),
        .O(\ap_CS_fsm[3]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__3 
       (.I0(t_V_4_reg_177_reg[28]),
        .I1(cols_V_reg_255[28]),
        .I2(t_V_4_reg_177_reg[27]),
        .I3(cols_V_reg_255[27]),
        .I4(cols_V_reg_255[29]),
        .I5(t_V_4_reg_177_reg[29]),
        .O(\ap_CS_fsm[3]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__3 
       (.I0(t_V_4_reg_177_reg[25]),
        .I1(cols_V_reg_255[25]),
        .I2(t_V_4_reg_177_reg[24]),
        .I3(cols_V_reg_255[24]),
        .I4(cols_V_reg_255[26]),
        .I5(t_V_4_reg_177_reg[26]),
        .O(\ap_CS_fsm[3]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__3 
       (.I0(t_V_4_reg_177_reg[22]),
        .I1(cols_V_reg_255[22]),
        .I2(t_V_4_reg_177_reg[21]),
        .I3(cols_V_reg_255[21]),
        .I4(cols_V_reg_255[23]),
        .I5(t_V_4_reg_177_reg[23]),
        .O(\ap_CS_fsm[3]_i_9__3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\t_V_reg_166_reg[0]_0 ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__2 
       (.CI(\ap_CS_fsm_reg[2]_i_4__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_2__2_n_2 ,\ap_CS_fsm_reg[2]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_5__3_n_0 ,\ap_CS_fsm[2]_i_6__3_n_0 ,\ap_CS_fsm[2]_i_7__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4__1 
       (.CI(\ap_CS_fsm_reg[2]_i_8__1_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_4__1_n_0 ,\ap_CS_fsm_reg[2]_i_4__1_n_1 ,\ap_CS_fsm_reg[2]_i_4__1_n_2 ,\ap_CS_fsm_reg[2]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9__3_n_0 ,\ap_CS_fsm[2]_i_10__3_n_0 ,\ap_CS_fsm[2]_i_11__3_n_0 ,\ap_CS_fsm[2]_i_12__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_8__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_8__1_n_0 ,\ap_CS_fsm_reg[2]_i_8__1_n_1 ,\ap_CS_fsm_reg[2]_i_8__1_n_2 ,\ap_CS_fsm_reg[2]_i_8__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_8__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_13__3_n_0 ,\ap_CS_fsm[2]_i_14__3_n_0 ,\ap_CS_fsm[2]_i_15__3_n_0 ,\ap_CS_fsm[2]_i_16__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3__0_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3__0_n_2 ,\ap_CS_fsm_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_5__3_n_0 ,\ap_CS_fsm[3]_i_6__3_n_0 ,\ap_CS_fsm[3]_i_7__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__3 
       (.CI(\ap_CS_fsm_reg[3]_i_8__3_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__3_n_0 ,\ap_CS_fsm_reg[3]_i_4__3_n_1 ,\ap_CS_fsm_reg[3]_i_4__3_n_2 ,\ap_CS_fsm_reg[3]_i_4__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__3_n_0 ,\ap_CS_fsm[3]_i_10__3_n_0 ,\ap_CS_fsm[3]_i_11__3_n_0 ,\ap_CS_fsm[3]_i_12__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_8__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_8__3_n_0 ,\ap_CS_fsm_reg[3]_i_8__3_n_1 ,\ap_CS_fsm_reg[3]_i_8__3_n_2 ,\ap_CS_fsm_reg[3]_i_8__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_8__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_13__3_n_0 ,\ap_CS_fsm[3]_i_14__3_n_0 ,\ap_CS_fsm[3]_i_15__3_n_0 ,\ap_CS_fsm[3]_i_16__3_n_0 }));
  LUT5 #(
    .INIT(32'h44404040)) 
    ap_done_reg_i_1__1
       (.I0(ap_sync_done),
        .I1(ap_rst_n),
        .I2(ap_done_reg_0),
        .I3(i_V_reg_2690),
        .I4(CO),
        .O(ap_done_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__1_n_0),
        .Q(ap_done_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm1),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__3
       (.I0(i_V_reg_2690),
        .I1(CO),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(i_V_reg_2690),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_last_V_reg_283[0]_i_1 
       (.I0(axi_last_V_fu_229_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(axi_last_V_reg_283),
        .O(\axi_last_V_reg_283[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_10 
       (.I0(t_V_4_reg_177_reg[16]),
        .I1(r_V_reg_260[16]),
        .I2(t_V_4_reg_177_reg[15]),
        .I3(r_V_reg_260[15]),
        .I4(t_V_4_reg_177_reg[17]),
        .I5(r_V_reg_260[17]),
        .O(\axi_last_V_reg_283[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_11 
       (.I0(t_V_4_reg_177_reg[13]),
        .I1(r_V_reg_260[13]),
        .I2(t_V_4_reg_177_reg[12]),
        .I3(r_V_reg_260[12]),
        .I4(t_V_4_reg_177_reg[14]),
        .I5(r_V_reg_260[14]),
        .O(\axi_last_V_reg_283[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_12 
       (.I0(t_V_4_reg_177_reg[10]),
        .I1(r_V_reg_260[10]),
        .I2(t_V_4_reg_177_reg[9]),
        .I3(r_V_reg_260[9]),
        .I4(t_V_4_reg_177_reg[11]),
        .I5(r_V_reg_260[11]),
        .O(\axi_last_V_reg_283[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_13 
       (.I0(t_V_4_reg_177_reg[7]),
        .I1(r_V_reg_260[7]),
        .I2(t_V_4_reg_177_reg[6]),
        .I3(r_V_reg_260[6]),
        .I4(t_V_4_reg_177_reg[8]),
        .I5(r_V_reg_260[8]),
        .O(\axi_last_V_reg_283[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_14 
       (.I0(t_V_4_reg_177_reg[4]),
        .I1(r_V_reg_260[4]),
        .I2(t_V_4_reg_177_reg[3]),
        .I3(r_V_reg_260[3]),
        .I4(t_V_4_reg_177_reg[5]),
        .I5(r_V_reg_260[5]),
        .O(\axi_last_V_reg_283[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_15 
       (.I0(t_V_4_reg_177_reg[1]),
        .I1(r_V_reg_260[1]),
        .I2(t_V_4_reg_177_reg[0]),
        .I3(r_V_reg_260[0]),
        .I4(t_V_4_reg_177_reg[2]),
        .I5(r_V_reg_260[2]),
        .O(\axi_last_V_reg_283[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \axi_last_V_reg_283[0]_i_4 
       (.I0(r_V_reg_260[32]),
        .I1(t_V_4_reg_177_reg[30]),
        .I2(r_V_reg_260[30]),
        .I3(t_V_4_reg_177_reg[31]),
        .I4(r_V_reg_260[31]),
        .O(\axi_last_V_reg_283[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_5 
       (.I0(t_V_4_reg_177_reg[28]),
        .I1(r_V_reg_260[28]),
        .I2(t_V_4_reg_177_reg[27]),
        .I3(r_V_reg_260[27]),
        .I4(t_V_4_reg_177_reg[29]),
        .I5(r_V_reg_260[29]),
        .O(\axi_last_V_reg_283[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_6 
       (.I0(t_V_4_reg_177_reg[25]),
        .I1(r_V_reg_260[25]),
        .I2(t_V_4_reg_177_reg[24]),
        .I3(r_V_reg_260[24]),
        .I4(t_V_4_reg_177_reg[26]),
        .I5(r_V_reg_260[26]),
        .O(\axi_last_V_reg_283[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_8 
       (.I0(t_V_4_reg_177_reg[22]),
        .I1(r_V_reg_260[22]),
        .I2(t_V_4_reg_177_reg[21]),
        .I3(r_V_reg_260[21]),
        .I4(t_V_4_reg_177_reg[23]),
        .I5(r_V_reg_260[23]),
        .O(\axi_last_V_reg_283[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_283[0]_i_9 
       (.I0(t_V_4_reg_177_reg[19]),
        .I1(r_V_reg_260[19]),
        .I2(t_V_4_reg_177_reg[18]),
        .I3(r_V_reg_260[18]),
        .I4(t_V_4_reg_177_reg[20]),
        .I5(r_V_reg_260[20]),
        .O(\axi_last_V_reg_283[0]_i_9_n_0 ));
  FDRE \axi_last_V_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_283[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_283),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_283_reg[0]_i_2 
       (.CI(\axi_last_V_reg_283_reg[0]_i_3_n_0 ),
        .CO({\NLW_axi_last_V_reg_283_reg[0]_i_2_CO_UNCONNECTED [3],axi_last_V_fu_229_p2,\axi_last_V_reg_283_reg[0]_i_2_n_2 ,\axi_last_V_reg_283_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_283_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_283[0]_i_4_n_0 ,\axi_last_V_reg_283[0]_i_5_n_0 ,\axi_last_V_reg_283[0]_i_6_n_0 }));
  CARRY4 \axi_last_V_reg_283_reg[0]_i_3 
       (.CI(\axi_last_V_reg_283_reg[0]_i_7_n_0 ),
        .CO({\axi_last_V_reg_283_reg[0]_i_3_n_0 ,\axi_last_V_reg_283_reg[0]_i_3_n_1 ,\axi_last_V_reg_283_reg[0]_i_3_n_2 ,\axi_last_V_reg_283_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_283_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_283[0]_i_8_n_0 ,\axi_last_V_reg_283[0]_i_9_n_0 ,\axi_last_V_reg_283[0]_i_10_n_0 ,\axi_last_V_reg_283[0]_i_11_n_0 }));
  CARRY4 \axi_last_V_reg_283_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_283_reg[0]_i_7_n_0 ,\axi_last_V_reg_283_reg[0]_i_7_n_1 ,\axi_last_V_reg_283_reg[0]_i_7_n_2 ,\axi_last_V_reg_283_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_283_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_283[0]_i_12_n_0 ,\axi_last_V_reg_283[0]_i_13_n_0 ,\axi_last_V_reg_283[0]_i_14_n_0 ,\axi_last_V_reg_283[0]_i_15_n_0 }));
  LUT5 #(
    .INIT(32'h40000000)) 
    \cols_V_reg_255[31]_i_1 
       (.I0(ap_done_reg_0),
        .I1(\t_V_reg_166_reg[0]_0 ),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(img_original_0_cols_s_empty_n),
        .I4(img_original_0_rows_s_empty_n),
        .O(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \cols_V_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[0]),
        .Q(cols_V_reg_255[0]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[10]),
        .Q(cols_V_reg_255[10]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[11]),
        .Q(cols_V_reg_255[11]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[12]),
        .Q(cols_V_reg_255[12]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[13]),
        .Q(cols_V_reg_255[13]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[14]),
        .Q(cols_V_reg_255[14]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[15]),
        .Q(cols_V_reg_255[15]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[16]),
        .Q(cols_V_reg_255[16]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[17]),
        .Q(cols_V_reg_255[17]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[18]),
        .Q(cols_V_reg_255[18]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[19]),
        .Q(cols_V_reg_255[19]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[1]),
        .Q(cols_V_reg_255[1]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[20]),
        .Q(cols_V_reg_255[20]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[21]),
        .Q(cols_V_reg_255[21]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[22]),
        .Q(cols_V_reg_255[22]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[23]),
        .Q(cols_V_reg_255[23]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[24]),
        .Q(cols_V_reg_255[24]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[25]),
        .Q(cols_V_reg_255[25]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[26]),
        .Q(cols_V_reg_255[26]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[27]),
        .Q(cols_V_reg_255[27]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[28]),
        .Q(cols_V_reg_255[28]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[29]),
        .Q(cols_V_reg_255[29]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[2]),
        .Q(cols_V_reg_255[2]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[30]),
        .Q(cols_V_reg_255[30]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[31]),
        .Q(cols_V_reg_255[31]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[3]),
        .Q(cols_V_reg_255[3]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[4]),
        .Q(cols_V_reg_255[4]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[5]),
        .Q(cols_V_reg_255[5]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[6]),
        .Q(cols_V_reg_255[6]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[7]),
        .Q(cols_V_reg_255[7]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[8]),
        .Q(cols_V_reg_255[8]),
        .R(1'b0));
  FDRE \cols_V_reg_255_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[9]),
        .Q(cols_V_reg_255[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_274[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_reg_274_reg_n_0_[0] ),
        .O(\exitcond_i_reg_274[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_274_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_274_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_i_reg_274_pp0_iter1_reg),
        .O(\exitcond_i_reg_274_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_274_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_274_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_274_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_274[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_274_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_269[0]_i_1 
       (.I0(\t_V_reg_166_reg_n_0_[0] ),
        .O(i_V_fu_208_p2[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_269[31]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_CS_fsm_state2),
        .I4(\i_V_reg_269[31]_i_3_n_0 ),
        .O(i_V_reg_2690));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_269[31]_i_3 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\i_V_reg_269[31]_i_3_n_0 ));
  FDRE \i_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[0]),
        .Q(i_V_reg_269[0]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[10]),
        .Q(i_V_reg_269[10]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[11]),
        .Q(i_V_reg_269[11]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[12]),
        .Q(i_V_reg_269[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_269_reg[12]_i_1 
       (.CI(\i_V_reg_269_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_269_reg[12]_i_1_n_0 ,\i_V_reg_269_reg[12]_i_1_n_1 ,\i_V_reg_269_reg[12]_i_1_n_2 ,\i_V_reg_269_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[12:9]),
        .S({\t_V_reg_166_reg_n_0_[12] ,\t_V_reg_166_reg_n_0_[11] ,\t_V_reg_166_reg_n_0_[10] ,\t_V_reg_166_reg_n_0_[9] }));
  FDRE \i_V_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[13]),
        .Q(i_V_reg_269[13]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[14]),
        .Q(i_V_reg_269[14]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[15]),
        .Q(i_V_reg_269[15]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[16] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[16]),
        .Q(i_V_reg_269[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_269_reg[16]_i_1 
       (.CI(\i_V_reg_269_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_269_reg[16]_i_1_n_0 ,\i_V_reg_269_reg[16]_i_1_n_1 ,\i_V_reg_269_reg[16]_i_1_n_2 ,\i_V_reg_269_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[16:13]),
        .S({\t_V_reg_166_reg_n_0_[16] ,\t_V_reg_166_reg_n_0_[15] ,\t_V_reg_166_reg_n_0_[14] ,\t_V_reg_166_reg_n_0_[13] }));
  FDRE \i_V_reg_269_reg[17] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[17]),
        .Q(i_V_reg_269[17]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[18] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[18]),
        .Q(i_V_reg_269[18]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[19] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[19]),
        .Q(i_V_reg_269[19]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[1]),
        .Q(i_V_reg_269[1]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[20] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[20]),
        .Q(i_V_reg_269[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_269_reg[20]_i_1 
       (.CI(\i_V_reg_269_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_269_reg[20]_i_1_n_0 ,\i_V_reg_269_reg[20]_i_1_n_1 ,\i_V_reg_269_reg[20]_i_1_n_2 ,\i_V_reg_269_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[20:17]),
        .S({\t_V_reg_166_reg_n_0_[20] ,\t_V_reg_166_reg_n_0_[19] ,\t_V_reg_166_reg_n_0_[18] ,\t_V_reg_166_reg_n_0_[17] }));
  FDRE \i_V_reg_269_reg[21] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[21]),
        .Q(i_V_reg_269[21]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[22] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[22]),
        .Q(i_V_reg_269[22]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[23] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[23]),
        .Q(i_V_reg_269[23]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[24] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[24]),
        .Q(i_V_reg_269[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_269_reg[24]_i_1 
       (.CI(\i_V_reg_269_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_269_reg[24]_i_1_n_0 ,\i_V_reg_269_reg[24]_i_1_n_1 ,\i_V_reg_269_reg[24]_i_1_n_2 ,\i_V_reg_269_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[24:21]),
        .S({\t_V_reg_166_reg_n_0_[24] ,\t_V_reg_166_reg_n_0_[23] ,\t_V_reg_166_reg_n_0_[22] ,\t_V_reg_166_reg_n_0_[21] }));
  FDRE \i_V_reg_269_reg[25] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[25]),
        .Q(i_V_reg_269[25]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[26] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[26]),
        .Q(i_V_reg_269[26]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[27] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[27]),
        .Q(i_V_reg_269[27]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[28] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[28]),
        .Q(i_V_reg_269[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_269_reg[28]_i_1 
       (.CI(\i_V_reg_269_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_269_reg[28]_i_1_n_0 ,\i_V_reg_269_reg[28]_i_1_n_1 ,\i_V_reg_269_reg[28]_i_1_n_2 ,\i_V_reg_269_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[28:25]),
        .S({\t_V_reg_166_reg_n_0_[28] ,\t_V_reg_166_reg_n_0_[27] ,\t_V_reg_166_reg_n_0_[26] ,\t_V_reg_166_reg_n_0_[25] }));
  FDRE \i_V_reg_269_reg[29] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[29]),
        .Q(i_V_reg_269[29]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[2]),
        .Q(i_V_reg_269[2]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[30] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[30]),
        .Q(i_V_reg_269[30]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[31] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[31]),
        .Q(i_V_reg_269[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_269_reg[31]_i_2 
       (.CI(\i_V_reg_269_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_269_reg[31]_i_2_CO_UNCONNECTED [3:2],\i_V_reg_269_reg[31]_i_2_n_2 ,\i_V_reg_269_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_269_reg[31]_i_2_O_UNCONNECTED [3],i_V_fu_208_p2[31:29]}),
        .S({1'b0,\t_V_reg_166_reg_n_0_[31] ,\t_V_reg_166_reg_n_0_[30] ,\t_V_reg_166_reg_n_0_[29] }));
  FDRE \i_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[3]),
        .Q(i_V_reg_269[3]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[4]),
        .Q(i_V_reg_269[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_269_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_269_reg[4]_i_1_n_0 ,\i_V_reg_269_reg[4]_i_1_n_1 ,\i_V_reg_269_reg[4]_i_1_n_2 ,\i_V_reg_269_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_166_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[4:1]),
        .S({\t_V_reg_166_reg_n_0_[4] ,\t_V_reg_166_reg_n_0_[3] ,\t_V_reg_166_reg_n_0_[2] ,\t_V_reg_166_reg_n_0_[1] }));
  FDRE \i_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[5]),
        .Q(i_V_reg_269[5]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[6]),
        .Q(i_V_reg_269[6]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[7]),
        .Q(i_V_reg_269[7]),
        .R(1'b0));
  FDRE \i_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[8]),
        .Q(i_V_reg_269[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_269_reg[8]_i_1 
       (.CI(\i_V_reg_269_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_269_reg[8]_i_1_n_0 ,\i_V_reg_269_reg[8]_i_1_n_1 ,\i_V_reg_269_reg[8]_i_1_n_2 ,\i_V_reg_269_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_208_p2[8:5]),
        .S({\t_V_reg_166_reg_n_0_[8] ,\t_V_reg_166_reg_n_0_[7] ,\t_V_reg_166_reg_n_0_[6] ,\t_V_reg_166_reg_n_0_[5] }));
  FDRE \i_V_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_2690),
        .D(i_V_fu_208_p2[9]),
        .Q(i_V_reg_269[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0000000)) 
    \int_isr[0]_i_3 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(find_boundary_shrink_1_U0_ap_done),
        .I3(CO),
        .I4(i_V_reg_2690),
        .I5(ap_done_reg_0),
        .O(ap_sync_done));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_3__1
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(shiftReg_ce),
        .I2(img_original_0_data_s_empty_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2 
       (.I0(i_V_reg_2690),
        .I1(CO),
        .O(Mat2AXIvideo_U0_ap_ready));
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[2]_i_2__0 
       (.I0(CO),
        .I1(i_V_reg_2690),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(int_ap_start_reg),
        .I4(start_for_Mat2AXIvideo_U0_full_n),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(output_r_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(output_r_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[0]_i_1 
       (.I0(out[0]),
        .O(r_V_fu_192_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[12]_i_2 
       (.I0(out[12]),
        .O(\r_V_reg_260[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[12]_i_3 
       (.I0(out[11]),
        .O(\r_V_reg_260[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[12]_i_4 
       (.I0(out[10]),
        .O(\r_V_reg_260[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[12]_i_5 
       (.I0(out[9]),
        .O(\r_V_reg_260[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[16]_i_2 
       (.I0(out[16]),
        .O(\r_V_reg_260[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[16]_i_3 
       (.I0(out[15]),
        .O(\r_V_reg_260[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[16]_i_4 
       (.I0(out[14]),
        .O(\r_V_reg_260[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[16]_i_5 
       (.I0(out[13]),
        .O(\r_V_reg_260[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[20]_i_2 
       (.I0(out[20]),
        .O(\r_V_reg_260[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[20]_i_3 
       (.I0(out[19]),
        .O(\r_V_reg_260[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[20]_i_4 
       (.I0(out[18]),
        .O(\r_V_reg_260[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[20]_i_5 
       (.I0(out[17]),
        .O(\r_V_reg_260[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[24]_i_2 
       (.I0(out[24]),
        .O(\r_V_reg_260[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[24]_i_3 
       (.I0(out[23]),
        .O(\r_V_reg_260[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[24]_i_4 
       (.I0(out[22]),
        .O(\r_V_reg_260[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[24]_i_5 
       (.I0(out[21]),
        .O(\r_V_reg_260[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[28]_i_2 
       (.I0(out[28]),
        .O(\r_V_reg_260[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[28]_i_3 
       (.I0(out[27]),
        .O(\r_V_reg_260[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[28]_i_4 
       (.I0(out[26]),
        .O(\r_V_reg_260[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[28]_i_5 
       (.I0(out[25]),
        .O(\r_V_reg_260[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[32]_i_2 
       (.I0(out[31]),
        .O(\r_V_reg_260[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[32]_i_3 
       (.I0(out[30]),
        .O(\r_V_reg_260[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[32]_i_4 
       (.I0(out[29]),
        .O(\r_V_reg_260[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[4]_i_2 
       (.I0(out[4]),
        .O(\r_V_reg_260[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[4]_i_3 
       (.I0(out[3]),
        .O(\r_V_reg_260[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[4]_i_4 
       (.I0(out[2]),
        .O(\r_V_reg_260[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[4]_i_5 
       (.I0(out[1]),
        .O(\r_V_reg_260[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[8]_i_2 
       (.I0(out[8]),
        .O(\r_V_reg_260[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[8]_i_3 
       (.I0(out[7]),
        .O(\r_V_reg_260[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[8]_i_4 
       (.I0(out[6]),
        .O(\r_V_reg_260[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_260[8]_i_5 
       (.I0(out[5]),
        .O(\r_V_reg_260[8]_i_5_n_0 ));
  FDRE \r_V_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[0]),
        .Q(r_V_reg_260[0]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[10]),
        .Q(r_V_reg_260[10]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[11]),
        .Q(r_V_reg_260[11]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[12]),
        .Q(r_V_reg_260[12]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[12]_i_1 
       (.CI(\r_V_reg_260_reg[8]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[12]_i_1_n_0 ,\r_V_reg_260_reg[12]_i_1_n_1 ,\r_V_reg_260_reg[12]_i_1_n_2 ,\r_V_reg_260_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(r_V_fu_192_p2[12:9]),
        .S({\r_V_reg_260[12]_i_2_n_0 ,\r_V_reg_260[12]_i_3_n_0 ,\r_V_reg_260[12]_i_4_n_0 ,\r_V_reg_260[12]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[13]),
        .Q(r_V_reg_260[13]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[14]),
        .Q(r_V_reg_260[14]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[15]),
        .Q(r_V_reg_260[15]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[16]),
        .Q(r_V_reg_260[16]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[16]_i_1 
       (.CI(\r_V_reg_260_reg[12]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[16]_i_1_n_0 ,\r_V_reg_260_reg[16]_i_1_n_1 ,\r_V_reg_260_reg[16]_i_1_n_2 ,\r_V_reg_260_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(r_V_fu_192_p2[16:13]),
        .S({\r_V_reg_260[16]_i_2_n_0 ,\r_V_reg_260[16]_i_3_n_0 ,\r_V_reg_260[16]_i_4_n_0 ,\r_V_reg_260[16]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[17]),
        .Q(r_V_reg_260[17]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[18]),
        .Q(r_V_reg_260[18]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[19]),
        .Q(r_V_reg_260[19]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[1]),
        .Q(r_V_reg_260[1]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[20]),
        .Q(r_V_reg_260[20]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[20]_i_1 
       (.CI(\r_V_reg_260_reg[16]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[20]_i_1_n_0 ,\r_V_reg_260_reg[20]_i_1_n_1 ,\r_V_reg_260_reg[20]_i_1_n_2 ,\r_V_reg_260_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(r_V_fu_192_p2[20:17]),
        .S({\r_V_reg_260[20]_i_2_n_0 ,\r_V_reg_260[20]_i_3_n_0 ,\r_V_reg_260[20]_i_4_n_0 ,\r_V_reg_260[20]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[21]),
        .Q(r_V_reg_260[21]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[22]),
        .Q(r_V_reg_260[22]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[23]),
        .Q(r_V_reg_260[23]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[24]),
        .Q(r_V_reg_260[24]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[24]_i_1 
       (.CI(\r_V_reg_260_reg[20]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[24]_i_1_n_0 ,\r_V_reg_260_reg[24]_i_1_n_1 ,\r_V_reg_260_reg[24]_i_1_n_2 ,\r_V_reg_260_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(r_V_fu_192_p2[24:21]),
        .S({\r_V_reg_260[24]_i_2_n_0 ,\r_V_reg_260[24]_i_3_n_0 ,\r_V_reg_260[24]_i_4_n_0 ,\r_V_reg_260[24]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[25]),
        .Q(r_V_reg_260[25]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[26]),
        .Q(r_V_reg_260[26]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[27]),
        .Q(r_V_reg_260[27]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[28]),
        .Q(r_V_reg_260[28]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[28]_i_1 
       (.CI(\r_V_reg_260_reg[24]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[28]_i_1_n_0 ,\r_V_reg_260_reg[28]_i_1_n_1 ,\r_V_reg_260_reg[28]_i_1_n_2 ,\r_V_reg_260_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(r_V_fu_192_p2[28:25]),
        .S({\r_V_reg_260[28]_i_2_n_0 ,\r_V_reg_260[28]_i_3_n_0 ,\r_V_reg_260[28]_i_4_n_0 ,\r_V_reg_260[28]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[29]),
        .Q(r_V_reg_260[29]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[2]),
        .Q(r_V_reg_260[2]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[30]),
        .Q(r_V_reg_260[30]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[31]),
        .Q(r_V_reg_260[31]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[32] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[32]),
        .Q(r_V_reg_260[32]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[32]_i_1 
       (.CI(\r_V_reg_260_reg[28]_i_1_n_0 ),
        .CO({\NLW_r_V_reg_260_reg[32]_i_1_CO_UNCONNECTED [3],\r_V_reg_260_reg[32]_i_1_n_1 ,\r_V_reg_260_reg[32]_i_1_n_2 ,\r_V_reg_260_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(r_V_fu_192_p2[32:29]),
        .S({1'b1,\r_V_reg_260[32]_i_2_n_0 ,\r_V_reg_260[32]_i_3_n_0 ,\r_V_reg_260[32]_i_4_n_0 }));
  FDRE \r_V_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[3]),
        .Q(r_V_reg_260[3]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[4]),
        .Q(r_V_reg_260[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_260_reg[4]_i_1_n_0 ,\r_V_reg_260_reg[4]_i_1_n_1 ,\r_V_reg_260_reg[4]_i_1_n_2 ,\r_V_reg_260_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(r_V_fu_192_p2[4:1]),
        .S({\r_V_reg_260[4]_i_2_n_0 ,\r_V_reg_260[4]_i_3_n_0 ,\r_V_reg_260[4]_i_4_n_0 ,\r_V_reg_260[4]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[5]),
        .Q(r_V_reg_260[5]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[6]),
        .Q(r_V_reg_260[6]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[7]),
        .Q(r_V_reg_260[7]),
        .R(1'b0));
  FDRE \r_V_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[8]),
        .Q(r_V_reg_260[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_260_reg[8]_i_1 
       (.CI(\r_V_reg_260_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_260_reg[8]_i_1_n_0 ,\r_V_reg_260_reg[8]_i_1_n_1 ,\r_V_reg_260_reg[8]_i_1_n_2 ,\r_V_reg_260_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(r_V_fu_192_p2[8:5]),
        .S({\r_V_reg_260[8]_i_2_n_0 ,\r_V_reg_260[8]_i_3_n_0 ,\r_V_reg_260[8]_i_4_n_0 ,\r_V_reg_260[8]_i_5_n_0 }));
  FDRE \r_V_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_192_p2[9]),
        .Q(r_V_reg_260[9]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [0]),
        .Q(rows_V_reg_250[0]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [10]),
        .Q(rows_V_reg_250[10]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [11]),
        .Q(rows_V_reg_250[11]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [12]),
        .Q(rows_V_reg_250[12]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [13]),
        .Q(rows_V_reg_250[13]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [14]),
        .Q(rows_V_reg_250[14]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [15]),
        .Q(rows_V_reg_250[15]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [16]),
        .Q(rows_V_reg_250[16]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [17]),
        .Q(rows_V_reg_250[17]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [18]),
        .Q(rows_V_reg_250[18]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [19]),
        .Q(rows_V_reg_250[19]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [1]),
        .Q(rows_V_reg_250[1]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [20]),
        .Q(rows_V_reg_250[20]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [21]),
        .Q(rows_V_reg_250[21]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [22]),
        .Q(rows_V_reg_250[22]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [23]),
        .Q(rows_V_reg_250[23]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [24]),
        .Q(rows_V_reg_250[24]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [25]),
        .Q(rows_V_reg_250[25]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [26]),
        .Q(rows_V_reg_250[26]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [27]),
        .Q(rows_V_reg_250[27]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [28]),
        .Q(rows_V_reg_250[28]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [29]),
        .Q(rows_V_reg_250[29]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [2]),
        .Q(rows_V_reg_250[2]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [30]),
        .Q(rows_V_reg_250[30]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [31]),
        .Q(rows_V_reg_250[31]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [3]),
        .Q(rows_V_reg_250[3]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [4]),
        .Q(rows_V_reg_250[4]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [5]),
        .Q(rows_V_reg_250[5]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [6]),
        .Q(rows_V_reg_250[6]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [7]),
        .Q(rows_V_reg_250[7]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [8]),
        .Q(rows_V_reg_250[8]),
        .R(1'b0));
  FDRE \rows_V_reg_250_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[31] [9]),
        .Q(rows_V_reg_250[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FBFF00000000)) 
    \t_V_4_reg_177[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(CO),
        .I5(i_V_reg_2690),
        .O(t_V_4_reg_177));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_4_reg_177[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(t_V_4_reg_1770));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_177[0]_i_4 
       (.I0(t_V_4_reg_177_reg[0]),
        .O(\t_V_4_reg_177[0]_i_4_n_0 ));
  FDRE \t_V_4_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[0]_i_3_n_7 ),
        .Q(t_V_4_reg_177_reg[0]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_4_reg_177_reg[0]_i_3_n_0 ,\t_V_4_reg_177_reg[0]_i_3_n_1 ,\t_V_4_reg_177_reg[0]_i_3_n_2 ,\t_V_4_reg_177_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_177_reg[0]_i_3_n_4 ,\t_V_4_reg_177_reg[0]_i_3_n_5 ,\t_V_4_reg_177_reg[0]_i_3_n_6 ,\t_V_4_reg_177_reg[0]_i_3_n_7 }),
        .S({t_V_4_reg_177_reg[3:1],\t_V_4_reg_177[0]_i_4_n_0 }));
  FDRE \t_V_4_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[8]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[10]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[8]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[11]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[12]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[12]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[12]_i_1 
       (.CI(\t_V_4_reg_177_reg[8]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[12]_i_1_n_0 ,\t_V_4_reg_177_reg[12]_i_1_n_1 ,\t_V_4_reg_177_reg[12]_i_1_n_2 ,\t_V_4_reg_177_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[12]_i_1_n_4 ,\t_V_4_reg_177_reg[12]_i_1_n_5 ,\t_V_4_reg_177_reg[12]_i_1_n_6 ,\t_V_4_reg_177_reg[12]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[15:12]));
  FDRE \t_V_4_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[12]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[13]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[12]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[14]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[12]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[15]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[16] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[16]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[16]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[16]_i_1 
       (.CI(\t_V_4_reg_177_reg[12]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[16]_i_1_n_0 ,\t_V_4_reg_177_reg[16]_i_1_n_1 ,\t_V_4_reg_177_reg[16]_i_1_n_2 ,\t_V_4_reg_177_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[16]_i_1_n_4 ,\t_V_4_reg_177_reg[16]_i_1_n_5 ,\t_V_4_reg_177_reg[16]_i_1_n_6 ,\t_V_4_reg_177_reg[16]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[19:16]));
  FDRE \t_V_4_reg_177_reg[17] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[16]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[17]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[18] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[16]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[18]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[19] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[16]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[19]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[0]_i_3_n_6 ),
        .Q(t_V_4_reg_177_reg[1]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[20] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[20]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[20]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[20]_i_1 
       (.CI(\t_V_4_reg_177_reg[16]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[20]_i_1_n_0 ,\t_V_4_reg_177_reg[20]_i_1_n_1 ,\t_V_4_reg_177_reg[20]_i_1_n_2 ,\t_V_4_reg_177_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[20]_i_1_n_4 ,\t_V_4_reg_177_reg[20]_i_1_n_5 ,\t_V_4_reg_177_reg[20]_i_1_n_6 ,\t_V_4_reg_177_reg[20]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[23:20]));
  FDRE \t_V_4_reg_177_reg[21] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[20]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[21]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[22] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[20]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[22]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[23] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[20]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[23]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[24] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[24]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[24]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[24]_i_1 
       (.CI(\t_V_4_reg_177_reg[20]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[24]_i_1_n_0 ,\t_V_4_reg_177_reg[24]_i_1_n_1 ,\t_V_4_reg_177_reg[24]_i_1_n_2 ,\t_V_4_reg_177_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[24]_i_1_n_4 ,\t_V_4_reg_177_reg[24]_i_1_n_5 ,\t_V_4_reg_177_reg[24]_i_1_n_6 ,\t_V_4_reg_177_reg[24]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[27:24]));
  FDRE \t_V_4_reg_177_reg[25] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[24]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[25]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[26] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[24]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[26]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[27] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[24]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[27]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[28] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[28]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[28]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[28]_i_1 
       (.CI(\t_V_4_reg_177_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_4_reg_177_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_4_reg_177_reg[28]_i_1_n_1 ,\t_V_4_reg_177_reg[28]_i_1_n_2 ,\t_V_4_reg_177_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[28]_i_1_n_4 ,\t_V_4_reg_177_reg[28]_i_1_n_5 ,\t_V_4_reg_177_reg[28]_i_1_n_6 ,\t_V_4_reg_177_reg[28]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[31:28]));
  FDRE \t_V_4_reg_177_reg[29] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[28]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[29]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[0]_i_3_n_5 ),
        .Q(t_V_4_reg_177_reg[2]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[30] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[28]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[30]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[31] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[28]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[31]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[0]_i_3_n_4 ),
        .Q(t_V_4_reg_177_reg[3]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[4]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[4]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[4]_i_1 
       (.CI(\t_V_4_reg_177_reg[0]_i_3_n_0 ),
        .CO({\t_V_4_reg_177_reg[4]_i_1_n_0 ,\t_V_4_reg_177_reg[4]_i_1_n_1 ,\t_V_4_reg_177_reg[4]_i_1_n_2 ,\t_V_4_reg_177_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[4]_i_1_n_4 ,\t_V_4_reg_177_reg[4]_i_1_n_5 ,\t_V_4_reg_177_reg[4]_i_1_n_6 ,\t_V_4_reg_177_reg[4]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[7:4]));
  FDRE \t_V_4_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[4]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[5]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[4]_i_1_n_5 ),
        .Q(t_V_4_reg_177_reg[6]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[4]_i_1_n_4 ),
        .Q(t_V_4_reg_177_reg[7]),
        .R(t_V_4_reg_177));
  FDRE \t_V_4_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[8]_i_1_n_7 ),
        .Q(t_V_4_reg_177_reg[8]),
        .R(t_V_4_reg_177));
  CARRY4 \t_V_4_reg_177_reg[8]_i_1 
       (.CI(\t_V_4_reg_177_reg[4]_i_1_n_0 ),
        .CO({\t_V_4_reg_177_reg[8]_i_1_n_0 ,\t_V_4_reg_177_reg[8]_i_1_n_1 ,\t_V_4_reg_177_reg[8]_i_1_n_2 ,\t_V_4_reg_177_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_177_reg[8]_i_1_n_4 ,\t_V_4_reg_177_reg[8]_i_1_n_5 ,\t_V_4_reg_177_reg[8]_i_1_n_6 ,\t_V_4_reg_177_reg[8]_i_1_n_7 }),
        .S(t_V_4_reg_177_reg[11:8]));
  FDRE \t_V_4_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1770),
        .D(\t_V_4_reg_177_reg[8]_i_1_n_6 ),
        .Q(t_V_4_reg_177_reg[9]),
        .R(t_V_4_reg_177));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \t_V_reg_166[31]_i_1 
       (.I0(img_original_0_rows_s_empty_n),
        .I1(img_original_0_cols_s_empty_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(\t_V_reg_166_reg[0]_0 ),
        .I4(ap_done_reg_0),
        .I5(ap_CS_fsm_state6),
        .O(t_V_reg_166));
  FDRE \t_V_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[0]),
        .Q(\t_V_reg_166_reg_n_0_[0] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[10]),
        .Q(\t_V_reg_166_reg_n_0_[10] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[11]),
        .Q(\t_V_reg_166_reg_n_0_[11] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[12]),
        .Q(\t_V_reg_166_reg_n_0_[12] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[13]),
        .Q(\t_V_reg_166_reg_n_0_[13] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[14]),
        .Q(\t_V_reg_166_reg_n_0_[14] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[15]),
        .Q(\t_V_reg_166_reg_n_0_[15] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[16]),
        .Q(\t_V_reg_166_reg_n_0_[16] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[17]),
        .Q(\t_V_reg_166_reg_n_0_[17] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[18]),
        .Q(\t_V_reg_166_reg_n_0_[18] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[19]),
        .Q(\t_V_reg_166_reg_n_0_[19] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[1]),
        .Q(\t_V_reg_166_reg_n_0_[1] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[20]),
        .Q(\t_V_reg_166_reg_n_0_[20] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[21]),
        .Q(\t_V_reg_166_reg_n_0_[21] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[22]),
        .Q(\t_V_reg_166_reg_n_0_[22] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[23]),
        .Q(\t_V_reg_166_reg_n_0_[23] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[24]),
        .Q(\t_V_reg_166_reg_n_0_[24] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[25]),
        .Q(\t_V_reg_166_reg_n_0_[25] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[26]),
        .Q(\t_V_reg_166_reg_n_0_[26] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[27]),
        .Q(\t_V_reg_166_reg_n_0_[27] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[28]),
        .Q(\t_V_reg_166_reg_n_0_[28] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[29]),
        .Q(\t_V_reg_166_reg_n_0_[29] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[2]),
        .Q(\t_V_reg_166_reg_n_0_[2] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[30]),
        .Q(\t_V_reg_166_reg_n_0_[30] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[31]),
        .Q(\t_V_reg_166_reg_n_0_[31] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[3]),
        .Q(\t_V_reg_166_reg_n_0_[3] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[4]),
        .Q(\t_V_reg_166_reg_n_0_[4] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[5]),
        .Q(\t_V_reg_166_reg_n_0_[5] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[6]),
        .Q(\t_V_reg_166_reg_n_0_[6] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[7]),
        .Q(\t_V_reg_166_reg_n_0_[7] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[8]),
        .Q(\t_V_reg_166_reg_n_0_[8] ),
        .R(t_V_reg_166));
  FDRE \t_V_reg_166_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_269[9]),
        .Q(\t_V_reg_166_reg_n_0_[9] ),
        .R(t_V_reg_166));
  LUT3 #(
    .INIT(8'h0E)) 
    \tmp_user_V_fu_114[0]_i_1 
       (.I0(tmp_user_V_fu_114),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\tmp_user_V_fu_114[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_114[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_114),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_Reduce
   (tmp_6_reg_241,
    dst_data_stream_V_din,
    tmp_3_reg_237_pp0_iter1_reg0,
    Q,
    Reduce_U0_ap_ready,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    E,
    \mOutPtr_reg[0]_0 ,
    mOutPtr110_out_0,
    \mOutPtr_reg[1] ,
    ap_clk,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_rst_n,
    img_1_data_stream_0_empty_n,
    Hdist_data_stream_0_full_n,
    img_1_cols_V_c_empty_n,
    img_1_rows_V_c_empty_n,
    Reduce_U0_ap_start,
    Reduce_U0_src_cols_V_read,
    \ap_CS_fsm_reg[2] ,
    \mOutPtr_reg[0]_1 ,
    start_once_reg_reg,
    if_dout,
    \int_cols_reg[31] );
  output [0:0]tmp_6_reg_241;
  output [15:0]dst_data_stream_V_din;
  output tmp_3_reg_237_pp0_iter1_reg0;
  output [0:0]Q;
  output Reduce_U0_ap_ready;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output [0:0]E;
  output \mOutPtr_reg[0]_0 ;
  output mOutPtr110_out_0;
  output \mOutPtr_reg[1] ;
  input ap_clk;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_rst_n;
  input img_1_data_stream_0_empty_n;
  input Hdist_data_stream_0_full_n;
  input img_1_cols_V_c_empty_n;
  input img_1_rows_V_c_empty_n;
  input Reduce_U0_ap_start;
  input Reduce_U0_src_cols_V_read;
  input \ap_CS_fsm_reg[2] ;
  input \mOutPtr_reg[0]_1 ;
  input start_once_reg_reg;
  input [31:0]if_dout;
  input [31:0]\int_cols_reg[31] ;

  wire [0:0]E;
  wire Hdist_data_stream_0_full_n;
  wire [0:0]Q;
  wire Reduce_U0_ap_ready;
  wire Reduce_U0_ap_start;
  wire Reduce_U0_src_cols_V_read;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]dst_data_stream_V_din;
  wire grp_reduce_opr_fu_82_ap_start_reg;
  wire grp_reduce_opr_fu_82_n_21;
  wire [31:0]if_dout;
  wire img_1_cols_V_c_empty_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_rows_V_c_empty_n;
  wire [31:0]\int_cols_reg[31] ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1] ;
  wire [31:0]src_cols_V_read_reg_99;
  wire [31:0]src_rows_V_read_reg_94;
  wire start_once_reg_reg;
  wire tmp_3_reg_237_pp0_iter1_reg0;
  wire [0:0]tmp_6_reg_241;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  m3_for_arty_a7_projection1_hls_0_1_reduce_opr grp_reduce_opr_fu_82
       (.D(ap_NS_fsm),
        .DI(tmp_6_reg_241),
        .E(E),
        .Hdist_data_stream_0_full_n(Hdist_data_stream_0_full_n),
        .Q(src_cols_V_read_reg_99),
        .Reduce_U0_ap_ready(Reduce_U0_ap_ready),
        .Reduce_U0_ap_start(Reduce_U0_ap_start),
        .Reduce_U0_src_cols_V_read(Reduce_U0_src_cols_V_read),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .SS(SS),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_V_din(dst_data_stream_V_din),
        .grp_reduce_opr_fu_82_ap_start_reg(grp_reduce_opr_fu_82_ap_start_reg),
        .grp_reduce_opr_fu_82_ap_start_reg_reg(grp_reduce_opr_fu_82_n_21),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .mOutPtr110_out(mOutPtr110_out),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\src_rows_V_read_reg_94_reg[31] (src_rows_V_read_reg_94),
        .start_once_reg_reg(start_once_reg_reg),
        .tmp_3_reg_237_pp0_iter1_reg0(tmp_3_reg_237_pp0_iter1_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_reduce_opr_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reduce_opr_fu_82_n_21),
        .Q(grp_reduce_opr_fu_82_ap_start_reg),
        .R(SS));
  FDRE \src_cols_V_read_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [0]),
        .Q(src_cols_V_read_reg_99[0]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [10]),
        .Q(src_cols_V_read_reg_99[10]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [11]),
        .Q(src_cols_V_read_reg_99[11]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [12]),
        .Q(src_cols_V_read_reg_99[12]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[13] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [13]),
        .Q(src_cols_V_read_reg_99[13]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[14] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [14]),
        .Q(src_cols_V_read_reg_99[14]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[15] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [15]),
        .Q(src_cols_V_read_reg_99[15]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[16] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [16]),
        .Q(src_cols_V_read_reg_99[16]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[17] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [17]),
        .Q(src_cols_V_read_reg_99[17]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[18] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [18]),
        .Q(src_cols_V_read_reg_99[18]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[19] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [19]),
        .Q(src_cols_V_read_reg_99[19]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [1]),
        .Q(src_cols_V_read_reg_99[1]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[20] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [20]),
        .Q(src_cols_V_read_reg_99[20]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[21] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [21]),
        .Q(src_cols_V_read_reg_99[21]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[22] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [22]),
        .Q(src_cols_V_read_reg_99[22]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[23] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [23]),
        .Q(src_cols_V_read_reg_99[23]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[24] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [24]),
        .Q(src_cols_V_read_reg_99[24]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[25] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [25]),
        .Q(src_cols_V_read_reg_99[25]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[26] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [26]),
        .Q(src_cols_V_read_reg_99[26]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[27] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [27]),
        .Q(src_cols_V_read_reg_99[27]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[28] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [28]),
        .Q(src_cols_V_read_reg_99[28]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[29] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [29]),
        .Q(src_cols_V_read_reg_99[29]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [2]),
        .Q(src_cols_V_read_reg_99[2]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[30] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [30]),
        .Q(src_cols_V_read_reg_99[30]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[31] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [31]),
        .Q(src_cols_V_read_reg_99[31]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [3]),
        .Q(src_cols_V_read_reg_99[3]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [4]),
        .Q(src_cols_V_read_reg_99[4]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [5]),
        .Q(src_cols_V_read_reg_99[5]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [6]),
        .Q(src_cols_V_read_reg_99[6]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [7]),
        .Q(src_cols_V_read_reg_99[7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [8]),
        .Q(src_cols_V_read_reg_99[8]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [9]),
        .Q(src_cols_V_read_reg_99[9]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[0] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[0]),
        .Q(src_rows_V_read_reg_94[0]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[10] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[10]),
        .Q(src_rows_V_read_reg_94[10]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[11] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[11]),
        .Q(src_rows_V_read_reg_94[11]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[12] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[12]),
        .Q(src_rows_V_read_reg_94[12]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[13] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[13]),
        .Q(src_rows_V_read_reg_94[13]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[14] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[14]),
        .Q(src_rows_V_read_reg_94[14]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[15] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[15]),
        .Q(src_rows_V_read_reg_94[15]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[16] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[16]),
        .Q(src_rows_V_read_reg_94[16]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[17] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[17]),
        .Q(src_rows_V_read_reg_94[17]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[18] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[18]),
        .Q(src_rows_V_read_reg_94[18]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[19] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[19]),
        .Q(src_rows_V_read_reg_94[19]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[1] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[1]),
        .Q(src_rows_V_read_reg_94[1]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[20] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[20]),
        .Q(src_rows_V_read_reg_94[20]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[21] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[21]),
        .Q(src_rows_V_read_reg_94[21]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[22] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[22]),
        .Q(src_rows_V_read_reg_94[22]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[23] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[23]),
        .Q(src_rows_V_read_reg_94[23]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[24] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[24]),
        .Q(src_rows_V_read_reg_94[24]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[25] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[25]),
        .Q(src_rows_V_read_reg_94[25]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[26] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[26]),
        .Q(src_rows_V_read_reg_94[26]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[27] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[27]),
        .Q(src_rows_V_read_reg_94[27]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[28] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[28]),
        .Q(src_rows_V_read_reg_94[28]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[29] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[29]),
        .Q(src_rows_V_read_reg_94[29]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[2] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[2]),
        .Q(src_rows_V_read_reg_94[2]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[30] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[30]),
        .Q(src_rows_V_read_reg_94[30]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[31] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[31]),
        .Q(src_rows_V_read_reg_94[31]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[3] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[3]),
        .Q(src_rows_V_read_reg_94[3]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[4] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[4]),
        .Q(src_rows_V_read_reg_94[4]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[5] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[5]),
        .Q(src_rows_V_read_reg_94[5]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[6] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[6]),
        .Q(src_rows_V_read_reg_94[6]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[7] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[7]),
        .Q(src_rows_V_read_reg_94[7]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[8] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[8]),
        .Q(src_rows_V_read_reg_94[8]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_94_reg[9] 
       (.C(ap_clk),
        .CE(Reduce_U0_src_cols_V_read),
        .D(if_dout[9]),
        .Q(src_rows_V_read_reg_94[9]),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_Reduce_my
   (DOBDO,
    Q,
    ram_reg,
    \tmp_i_56_reg_264_reg[0]_0 ,
    CO,
    \i_V_reg_259_reg[31]_0 ,
    Reduce_my_U0_ap_ready,
    dst_buffer_addr_reg_282_pp0_iter1_reg0,
    Reduce_my_U0_ap_idle,
    mOutPtr110_out,
    E,
    \mOutPtr_reg[0] ,
    ap_clk,
    ap_rst_n,
    img_2_rows_V_c_empty_n,
    img_2_cols_V_c_empty_n,
    Reduce_my_U0_ap_start,
    img_2_data_stream_0_empty_n,
    Vdist_data_stream_0_full_n,
    DI,
    S,
    Duplicate_U0_dst1_data_stream_V_write,
    img_2_data_stream_0_full_n,
    SS,
    if_dout,
    Reduce_my_U0_src_cols_V_read,
    \int_cols_reg[31] );
  output [0:0]DOBDO;
  output [15:0]Q;
  output ram_reg;
  output \tmp_i_56_reg_264_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]\i_V_reg_259_reg[31]_0 ;
  output Reduce_my_U0_ap_ready;
  output dst_buffer_addr_reg_282_pp0_iter1_reg0;
  output Reduce_my_U0_ap_idle;
  output mOutPtr110_out;
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input img_2_rows_V_c_empty_n;
  input img_2_cols_V_c_empty_n;
  input Reduce_my_U0_ap_start;
  input img_2_data_stream_0_empty_n;
  input Vdist_data_stream_0_full_n;
  input [0:0]DI;
  input [0:0]S;
  input Duplicate_U0_dst1_data_stream_V_write;
  input img_2_data_stream_0_full_n;
  input [0:0]SS;
  input [31:0]if_dout;
  input Reduce_my_U0_src_cols_V_read;
  input [31:0]\int_cols_reg[31] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]DOBDO;
  wire Duplicate_U0_dst1_data_stream_V_write;
  wire [0:0]E;
  wire [15:0]Q;
  wire Reduce_my_U0_ap_idle;
  wire Reduce_my_U0_ap_ready;
  wire Reduce_my_U0_ap_start;
  wire Reduce_my_U0_src_cols_V_read;
  wire [0:0]S;
  wire [0:0]SS;
  wire Vdist_data_stream_0_full_n;
  wire \ap_CS_fsm[2]_i_10__2_n_0 ;
  wire \ap_CS_fsm[2]_i_11__2_n_0 ;
  wire \ap_CS_fsm[2]_i_12__2_n_0 ;
  wire \ap_CS_fsm[2]_i_13__2_n_0 ;
  wire \ap_CS_fsm[2]_i_14__2_n_0 ;
  wire \ap_CS_fsm[2]_i_15__2_n_0 ;
  wire \ap_CS_fsm[2]_i_16__0_n_0 ;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__2_n_0 ;
  wire \ap_CS_fsm[2]_i_6__2_n_0 ;
  wire \ap_CS_fsm[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__2_n_0 ;
  wire \ap_CS_fsm[3]_i_10__2_n_0 ;
  wire \ap_CS_fsm[3]_i_11__2_n_0 ;
  wire \ap_CS_fsm[3]_i_12__2_n_0 ;
  wire \ap_CS_fsm[3]_i_13__2_n_0 ;
  wire \ap_CS_fsm[3]_i_14__2_n_0 ;
  wire \ap_CS_fsm[3]_i_15__2_n_0 ;
  wire \ap_CS_fsm[3]_i_16__2_n_0 ;
  wire \ap_CS_fsm[3]_i_5__2_n_0 ;
  wire \ap_CS_fsm[3]_i_6__2_n_0 ;
  wire \ap_CS_fsm[3]_i_7__2_n_0 ;
  wire \ap_CS_fsm[3]_i_9__2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_8__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_8__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_8__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__2_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_8__2_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_8__2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_8__2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_8__2_n_3 ;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire [31:0]cols_V_reg_245;
  wire [9:0]dst_buffer_addr_reg_282;
  wire dst_buffer_addr_reg_2820;
  wire [9:0]dst_buffer_addr_reg_282_pp0_iter1_reg;
  wire dst_buffer_addr_reg_282_pp0_iter1_reg0;
  wire [31:0]i_V_fu_186_p2;
  wire [31:0]i_V_reg_259;
  wire \i_V_reg_259_reg[12]_i_1_n_0 ;
  wire \i_V_reg_259_reg[12]_i_1_n_1 ;
  wire \i_V_reg_259_reg[12]_i_1_n_2 ;
  wire \i_V_reg_259_reg[12]_i_1_n_3 ;
  wire \i_V_reg_259_reg[16]_i_1_n_0 ;
  wire \i_V_reg_259_reg[16]_i_1_n_1 ;
  wire \i_V_reg_259_reg[16]_i_1_n_2 ;
  wire \i_V_reg_259_reg[16]_i_1_n_3 ;
  wire \i_V_reg_259_reg[20]_i_1_n_0 ;
  wire \i_V_reg_259_reg[20]_i_1_n_1 ;
  wire \i_V_reg_259_reg[20]_i_1_n_2 ;
  wire \i_V_reg_259_reg[20]_i_1_n_3 ;
  wire \i_V_reg_259_reg[24]_i_1_n_0 ;
  wire \i_V_reg_259_reg[24]_i_1_n_1 ;
  wire \i_V_reg_259_reg[24]_i_1_n_2 ;
  wire \i_V_reg_259_reg[24]_i_1_n_3 ;
  wire \i_V_reg_259_reg[28]_i_1_n_0 ;
  wire \i_V_reg_259_reg[28]_i_1_n_1 ;
  wire \i_V_reg_259_reg[28]_i_1_n_2 ;
  wire \i_V_reg_259_reg[28]_i_1_n_3 ;
  wire [1:0]\i_V_reg_259_reg[31]_0 ;
  wire \i_V_reg_259_reg[31]_i_1_n_2 ;
  wire \i_V_reg_259_reg[31]_i_1_n_3 ;
  wire \i_V_reg_259_reg[4]_i_1_n_0 ;
  wire \i_V_reg_259_reg[4]_i_1_n_1 ;
  wire \i_V_reg_259_reg[4]_i_1_n_2 ;
  wire \i_V_reg_259_reg[4]_i_1_n_3 ;
  wire \i_V_reg_259_reg[8]_i_1_n_0 ;
  wire \i_V_reg_259_reg[8]_i_1_n_1 ;
  wire \i_V_reg_259_reg[8]_i_1_n_2 ;
  wire \i_V_reg_259_reg[8]_i_1_n_3 ;
  wire [31:0]if_dout;
  wire img_2_cols_V_c_empty_n;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire img_2_rows_V_c_empty_n;
  wire [31:0]\int_cols_reg[31] ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire [32:0]r_V_fu_175_p2;
  wire [32:0]r_V_reg_250;
  wire \r_V_reg_250[12]_i_2_n_0 ;
  wire \r_V_reg_250[12]_i_3_n_0 ;
  wire \r_V_reg_250[12]_i_4_n_0 ;
  wire \r_V_reg_250[12]_i_5_n_0 ;
  wire \r_V_reg_250[16]_i_2_n_0 ;
  wire \r_V_reg_250[16]_i_3_n_0 ;
  wire \r_V_reg_250[16]_i_4_n_0 ;
  wire \r_V_reg_250[16]_i_5_n_0 ;
  wire \r_V_reg_250[20]_i_2_n_0 ;
  wire \r_V_reg_250[20]_i_3_n_0 ;
  wire \r_V_reg_250[20]_i_4_n_0 ;
  wire \r_V_reg_250[20]_i_5_n_0 ;
  wire \r_V_reg_250[24]_i_2_n_0 ;
  wire \r_V_reg_250[24]_i_3_n_0 ;
  wire \r_V_reg_250[24]_i_4_n_0 ;
  wire \r_V_reg_250[24]_i_5_n_0 ;
  wire \r_V_reg_250[28]_i_2_n_0 ;
  wire \r_V_reg_250[28]_i_3_n_0 ;
  wire \r_V_reg_250[28]_i_4_n_0 ;
  wire \r_V_reg_250[28]_i_5_n_0 ;
  wire \r_V_reg_250[32]_i_3_n_0 ;
  wire \r_V_reg_250[32]_i_4_n_0 ;
  wire \r_V_reg_250[32]_i_5_n_0 ;
  wire \r_V_reg_250[4]_i_2_n_0 ;
  wire \r_V_reg_250[4]_i_3_n_0 ;
  wire \r_V_reg_250[4]_i_4_n_0 ;
  wire \r_V_reg_250[4]_i_5_n_0 ;
  wire \r_V_reg_250[8]_i_2_n_0 ;
  wire \r_V_reg_250[8]_i_3_n_0 ;
  wire \r_V_reg_250[8]_i_4_n_0 ;
  wire \r_V_reg_250[8]_i_5_n_0 ;
  wire \r_V_reg_250_reg[12]_i_1_n_0 ;
  wire \r_V_reg_250_reg[12]_i_1_n_1 ;
  wire \r_V_reg_250_reg[12]_i_1_n_2 ;
  wire \r_V_reg_250_reg[12]_i_1_n_3 ;
  wire \r_V_reg_250_reg[16]_i_1_n_0 ;
  wire \r_V_reg_250_reg[16]_i_1_n_1 ;
  wire \r_V_reg_250_reg[16]_i_1_n_2 ;
  wire \r_V_reg_250_reg[16]_i_1_n_3 ;
  wire \r_V_reg_250_reg[20]_i_1_n_0 ;
  wire \r_V_reg_250_reg[20]_i_1_n_1 ;
  wire \r_V_reg_250_reg[20]_i_1_n_2 ;
  wire \r_V_reg_250_reg[20]_i_1_n_3 ;
  wire \r_V_reg_250_reg[24]_i_1_n_0 ;
  wire \r_V_reg_250_reg[24]_i_1_n_1 ;
  wire \r_V_reg_250_reg[24]_i_1_n_2 ;
  wire \r_V_reg_250_reg[24]_i_1_n_3 ;
  wire \r_V_reg_250_reg[28]_i_1_n_0 ;
  wire \r_V_reg_250_reg[28]_i_1_n_1 ;
  wire \r_V_reg_250_reg[28]_i_1_n_2 ;
  wire \r_V_reg_250_reg[28]_i_1_n_3 ;
  wire \r_V_reg_250_reg[32]_i_2_n_1 ;
  wire \r_V_reg_250_reg[32]_i_2_n_2 ;
  wire \r_V_reg_250_reg[32]_i_2_n_3 ;
  wire \r_V_reg_250_reg[4]_i_1_n_0 ;
  wire \r_V_reg_250_reg[4]_i_1_n_1 ;
  wire \r_V_reg_250_reg[4]_i_1_n_2 ;
  wire \r_V_reg_250_reg[4]_i_1_n_3 ;
  wire \r_V_reg_250_reg[8]_i_1_n_0 ;
  wire \r_V_reg_250_reg[8]_i_1_n_1 ;
  wire \r_V_reg_250_reg[8]_i_1_n_2 ;
  wire \r_V_reg_250_reg[8]_i_1_n_3 ;
  wire ram_reg;
  wire [31:0]rows_V_reg_240;
  wire t_V_3_reg_160;
  wire t_V_3_reg_1600;
  wire \t_V_3_reg_160[0]_i_4_n_0 ;
  wire [9:0]t_V_3_reg_160_reg;
  wire \t_V_3_reg_160_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_160_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_160_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_160_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_160_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_160_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_160_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_160_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_160_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_160_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_160_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_160_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_160_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_160_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_160_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_160_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_160_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_160_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_160_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_160_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_160_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_160_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_160_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_160_reg[16]_i_1_n_7 ;
  wire \t_V_3_reg_160_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_160_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_160_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_160_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_160_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_160_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_160_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_160_reg[20]_i_1_n_7 ;
  wire \t_V_3_reg_160_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_160_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_160_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_160_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_160_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_160_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_160_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_160_reg[24]_i_1_n_7 ;
  wire \t_V_3_reg_160_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_160_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_160_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_160_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_160_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_160_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_160_reg[28]_i_1_n_7 ;
  wire \t_V_3_reg_160_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_160_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_160_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_160_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_160_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_160_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_160_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_160_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_160_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_160_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_160_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_160_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_160_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_160_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_160_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_160_reg[8]_i_1_n_7 ;
  wire [31:10]t_V_3_reg_160_reg__0;
  wire t_V_reg_149;
  wire \t_V_reg_149_reg_n_0_[0] ;
  wire \t_V_reg_149_reg_n_0_[10] ;
  wire \t_V_reg_149_reg_n_0_[11] ;
  wire \t_V_reg_149_reg_n_0_[12] ;
  wire \t_V_reg_149_reg_n_0_[13] ;
  wire \t_V_reg_149_reg_n_0_[14] ;
  wire \t_V_reg_149_reg_n_0_[15] ;
  wire \t_V_reg_149_reg_n_0_[16] ;
  wire \t_V_reg_149_reg_n_0_[17] ;
  wire \t_V_reg_149_reg_n_0_[18] ;
  wire \t_V_reg_149_reg_n_0_[19] ;
  wire \t_V_reg_149_reg_n_0_[1] ;
  wire \t_V_reg_149_reg_n_0_[20] ;
  wire \t_V_reg_149_reg_n_0_[21] ;
  wire \t_V_reg_149_reg_n_0_[22] ;
  wire \t_V_reg_149_reg_n_0_[23] ;
  wire \t_V_reg_149_reg_n_0_[24] ;
  wire \t_V_reg_149_reg_n_0_[25] ;
  wire \t_V_reg_149_reg_n_0_[26] ;
  wire \t_V_reg_149_reg_n_0_[27] ;
  wire \t_V_reg_149_reg_n_0_[28] ;
  wire \t_V_reg_149_reg_n_0_[29] ;
  wire \t_V_reg_149_reg_n_0_[2] ;
  wire \t_V_reg_149_reg_n_0_[30] ;
  wire \t_V_reg_149_reg_n_0_[31] ;
  wire \t_V_reg_149_reg_n_0_[3] ;
  wire \t_V_reg_149_reg_n_0_[4] ;
  wire \t_V_reg_149_reg_n_0_[5] ;
  wire \t_V_reg_149_reg_n_0_[6] ;
  wire \t_V_reg_149_reg_n_0_[7] ;
  wire \t_V_reg_149_reg_n_0_[8] ;
  wire \t_V_reg_149_reg_n_0_[9] ;
  wire tmp_35_i_fu_202_p2;
  wire tmp_35_i_reg_269;
  wire \tmp_35_i_reg_269[0]_i_10_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_11_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_12_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_13_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_14_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_15_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_1_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_4_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_5_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_6_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_8_n_0 ;
  wire \tmp_35_i_reg_269[0]_i_9_n_0 ;
  wire \tmp_35_i_reg_269_reg[0]_i_2_n_2 ;
  wire \tmp_35_i_reg_269_reg[0]_i_2_n_3 ;
  wire \tmp_35_i_reg_269_reg[0]_i_3_n_0 ;
  wire \tmp_35_i_reg_269_reg[0]_i_3_n_1 ;
  wire \tmp_35_i_reg_269_reg[0]_i_3_n_2 ;
  wire \tmp_35_i_reg_269_reg[0]_i_3_n_3 ;
  wire \tmp_35_i_reg_269_reg[0]_i_7_n_0 ;
  wire \tmp_35_i_reg_269_reg[0]_i_7_n_1 ;
  wire \tmp_35_i_reg_269_reg[0]_i_7_n_2 ;
  wire \tmp_35_i_reg_269_reg[0]_i_7_n_3 ;
  wire [15:0]tmp_9_fu_234_p2;
  wire \tmp_i_56_reg_264[0]_i_1_n_0 ;
  wire \tmp_i_56_reg_264[0]_i_2_n_0 ;
  wire \tmp_i_56_reg_264[0]_i_3_n_0 ;
  wire \tmp_i_56_reg_264[0]_i_4_n_0 ;
  wire \tmp_i_56_reg_264[0]_i_5_n_0 ;
  wire \tmp_i_56_reg_264[0]_i_6_n_0 ;
  wire \tmp_i_56_reg_264[0]_i_7_n_0 ;
  wire \tmp_i_56_reg_264[0]_i_8_n_0 ;
  wire \tmp_i_56_reg_264[0]_i_9_n_0 ;
  wire \tmp_i_56_reg_264_reg[0]_0 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_8__0_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_8__2_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_259_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_259_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_r_V_reg_250_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_160_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_35_i_reg_269_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_35_i_reg_269_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_35_i_reg_269_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_35_i_reg_269_reg[0]_i_7_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(Vdist_data_stream_0_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(img_2_data_stream_0_empty_n),
        .I3(ram_reg),
        .I4(tmp_35_i_reg_269),
        .O(E));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\i_V_reg_259_reg[31]_0 [1]),
        .I1(CO),
        .I2(Reduce_my_U0_ap_start),
        .I3(\i_V_reg_259_reg[31]_0 [0]),
        .I4(img_2_cols_V_c_empty_n),
        .I5(img_2_rows_V_c_empty_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(Reduce_my_U0_ap_start),
        .I1(\i_V_reg_259_reg[31]_0 [0]),
        .I2(img_2_cols_V_c_empty_n),
        .I3(img_2_rows_V_c_empty_n),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__2 
       (.I0(\t_V_reg_149_reg_n_0_[19] ),
        .I1(rows_V_reg_240[19]),
        .I2(\t_V_reg_149_reg_n_0_[18] ),
        .I3(rows_V_reg_240[18]),
        .I4(\t_V_reg_149_reg_n_0_[20] ),
        .I5(rows_V_reg_240[20]),
        .O(\ap_CS_fsm[2]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11__2 
       (.I0(\t_V_reg_149_reg_n_0_[16] ),
        .I1(rows_V_reg_240[16]),
        .I2(\t_V_reg_149_reg_n_0_[15] ),
        .I3(rows_V_reg_240[15]),
        .I4(\t_V_reg_149_reg_n_0_[17] ),
        .I5(rows_V_reg_240[17]),
        .O(\ap_CS_fsm[2]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12__2 
       (.I0(\t_V_reg_149_reg_n_0_[13] ),
        .I1(rows_V_reg_240[13]),
        .I2(\t_V_reg_149_reg_n_0_[12] ),
        .I3(rows_V_reg_240[12]),
        .I4(\t_V_reg_149_reg_n_0_[14] ),
        .I5(rows_V_reg_240[14]),
        .O(\ap_CS_fsm[2]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13__2 
       (.I0(\t_V_reg_149_reg_n_0_[10] ),
        .I1(rows_V_reg_240[10]),
        .I2(\t_V_reg_149_reg_n_0_[9] ),
        .I3(rows_V_reg_240[9]),
        .I4(\t_V_reg_149_reg_n_0_[11] ),
        .I5(rows_V_reg_240[11]),
        .O(\ap_CS_fsm[2]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14__2 
       (.I0(\t_V_reg_149_reg_n_0_[7] ),
        .I1(rows_V_reg_240[7]),
        .I2(\t_V_reg_149_reg_n_0_[6] ),
        .I3(rows_V_reg_240[6]),
        .I4(\t_V_reg_149_reg_n_0_[8] ),
        .I5(rows_V_reg_240[8]),
        .O(\ap_CS_fsm[2]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15__2 
       (.I0(\t_V_reg_149_reg_n_0_[4] ),
        .I1(rows_V_reg_240[4]),
        .I2(\t_V_reg_149_reg_n_0_[3] ),
        .I3(rows_V_reg_240[3]),
        .I4(\t_V_reg_149_reg_n_0_[5] ),
        .I5(rows_V_reg_240[5]),
        .O(\ap_CS_fsm[2]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(\t_V_reg_149_reg_n_0_[1] ),
        .I1(rows_V_reg_240[1]),
        .I2(\t_V_reg_149_reg_n_0_[0] ),
        .I3(rows_V_reg_240[0]),
        .I4(\t_V_reg_149_reg_n_0_[2] ),
        .I5(rows_V_reg_240[2]),
        .O(\ap_CS_fsm[2]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_V_reg_259_reg[31]_0 [1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFCDDD)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(\t_V_reg_149_reg_n_0_[30] ),
        .I1(rows_V_reg_240[30]),
        .I2(rows_V_reg_240[31]),
        .I3(\t_V_reg_149_reg_n_0_[31] ),
        .O(\ap_CS_fsm[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(\t_V_reg_149_reg_n_0_[28] ),
        .I1(rows_V_reg_240[28]),
        .I2(\t_V_reg_149_reg_n_0_[27] ),
        .I3(rows_V_reg_240[27]),
        .I4(\t_V_reg_149_reg_n_0_[29] ),
        .I5(rows_V_reg_240[29]),
        .O(\ap_CS_fsm[2]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\t_V_reg_149_reg_n_0_[25] ),
        .I1(rows_V_reg_240[25]),
        .I2(\t_V_reg_149_reg_n_0_[24] ),
        .I3(rows_V_reg_240[24]),
        .I4(\t_V_reg_149_reg_n_0_[26] ),
        .I5(rows_V_reg_240[26]),
        .O(\ap_CS_fsm[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__2 
       (.I0(\t_V_reg_149_reg_n_0_[22] ),
        .I1(rows_V_reg_240[22]),
        .I2(\t_V_reg_149_reg_n_0_[21] ),
        .I3(rows_V_reg_240[21]),
        .I4(\t_V_reg_149_reg_n_0_[23] ),
        .I5(rows_V_reg_240[23]),
        .O(\ap_CS_fsm[2]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__2 
       (.I0(t_V_3_reg_160_reg__0[19]),
        .I1(cols_V_reg_245[19]),
        .I2(t_V_3_reg_160_reg__0[18]),
        .I3(cols_V_reg_245[18]),
        .I4(cols_V_reg_245[20]),
        .I5(t_V_3_reg_160_reg__0[20]),
        .O(\ap_CS_fsm[3]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11__2 
       (.I0(t_V_3_reg_160_reg__0[16]),
        .I1(cols_V_reg_245[16]),
        .I2(t_V_3_reg_160_reg__0[15]),
        .I3(cols_V_reg_245[15]),
        .I4(cols_V_reg_245[17]),
        .I5(t_V_3_reg_160_reg__0[17]),
        .O(\ap_CS_fsm[3]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12__2 
       (.I0(t_V_3_reg_160_reg__0[13]),
        .I1(cols_V_reg_245[13]),
        .I2(t_V_3_reg_160_reg__0[12]),
        .I3(cols_V_reg_245[12]),
        .I4(cols_V_reg_245[14]),
        .I5(t_V_3_reg_160_reg__0[14]),
        .O(\ap_CS_fsm[3]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13__2 
       (.I0(t_V_3_reg_160_reg__0[10]),
        .I1(cols_V_reg_245[10]),
        .I2(t_V_3_reg_160_reg[9]),
        .I3(cols_V_reg_245[9]),
        .I4(cols_V_reg_245[11]),
        .I5(t_V_3_reg_160_reg__0[11]),
        .O(\ap_CS_fsm[3]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14__2 
       (.I0(t_V_3_reg_160_reg[7]),
        .I1(cols_V_reg_245[7]),
        .I2(t_V_3_reg_160_reg[6]),
        .I3(cols_V_reg_245[6]),
        .I4(cols_V_reg_245[8]),
        .I5(t_V_3_reg_160_reg[8]),
        .O(\ap_CS_fsm[3]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15__2 
       (.I0(t_V_3_reg_160_reg[4]),
        .I1(cols_V_reg_245[4]),
        .I2(t_V_3_reg_160_reg[3]),
        .I3(cols_V_reg_245[3]),
        .I4(cols_V_reg_245[5]),
        .I5(t_V_3_reg_160_reg[5]),
        .O(\ap_CS_fsm[3]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_16__2 
       (.I0(t_V_3_reg_160_reg[1]),
        .I1(cols_V_reg_245[1]),
        .I2(t_V_3_reg_160_reg[0]),
        .I3(cols_V_reg_245[0]),
        .I4(cols_V_reg_245[2]),
        .I5(t_V_3_reg_160_reg[2]),
        .O(\ap_CS_fsm[3]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000222200002000)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg),
        .I5(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(Vdist_data_stream_0_full_n),
        .I1(tmp_35_i_reg_269),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(img_2_data_stream_0_empty_n),
        .I4(ram_reg),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_5__2 
       (.I0(t_V_3_reg_160_reg__0[30]),
        .I1(cols_V_reg_245[30]),
        .I2(t_V_3_reg_160_reg__0[31]),
        .I3(cols_V_reg_245[31]),
        .O(\ap_CS_fsm[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__2 
       (.I0(t_V_3_reg_160_reg__0[28]),
        .I1(cols_V_reg_245[28]),
        .I2(t_V_3_reg_160_reg__0[27]),
        .I3(cols_V_reg_245[27]),
        .I4(cols_V_reg_245[29]),
        .I5(t_V_3_reg_160_reg__0[29]),
        .O(\ap_CS_fsm[3]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__2 
       (.I0(t_V_3_reg_160_reg__0[25]),
        .I1(cols_V_reg_245[25]),
        .I2(t_V_3_reg_160_reg__0[24]),
        .I3(cols_V_reg_245[24]),
        .I4(cols_V_reg_245[26]),
        .I5(t_V_3_reg_160_reg__0[26]),
        .O(\ap_CS_fsm[3]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__2 
       (.I0(t_V_3_reg_160_reg__0[22]),
        .I1(cols_V_reg_245[22]),
        .I2(t_V_3_reg_160_reg__0[21]),
        .I3(cols_V_reg_245[21]),
        .I4(cols_V_reg_245[23]),
        .I5(t_V_3_reg_160_reg__0[23]),
        .O(\ap_CS_fsm[3]_i_9__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\i_V_reg_259_reg[31]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\i_V_reg_259_reg[31]_0 [1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__1 
       (.CI(\ap_CS_fsm_reg[2]_i_4__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_3__1_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_3__1_n_2 ,\ap_CS_fsm_reg[2]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_5__2_n_0 ,\ap_CS_fsm[2]_i_6__2_n_0 ,\ap_CS_fsm[2]_i_7__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4__0 
       (.CI(\ap_CS_fsm_reg[2]_i_8__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_4__0_n_0 ,\ap_CS_fsm_reg[2]_i_4__0_n_1 ,\ap_CS_fsm_reg[2]_i_4__0_n_2 ,\ap_CS_fsm_reg[2]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9__2_n_0 ,\ap_CS_fsm[2]_i_10__2_n_0 ,\ap_CS_fsm[2]_i_11__2_n_0 ,\ap_CS_fsm[2]_i_12__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_8__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_8__0_n_0 ,\ap_CS_fsm_reg[2]_i_8__0_n_1 ,\ap_CS_fsm_reg[2]_i_8__0_n_2 ,\ap_CS_fsm_reg[2]_i_8__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_13__2_n_0 ,\ap_CS_fsm[2]_i_14__2_n_0 ,\ap_CS_fsm[2]_i_15__2_n_0 ,\ap_CS_fsm[2]_i_16__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_4__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_5__2_n_0 ,\ap_CS_fsm[3]_i_6__2_n_0 ,\ap_CS_fsm[3]_i_7__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__2 
       (.CI(\ap_CS_fsm_reg[3]_i_8__2_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__2_n_0 ,\ap_CS_fsm_reg[3]_i_4__2_n_1 ,\ap_CS_fsm_reg[3]_i_4__2_n_2 ,\ap_CS_fsm_reg[3]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__2_n_0 ,\ap_CS_fsm[3]_i_10__2_n_0 ,\ap_CS_fsm[3]_i_11__2_n_0 ,\ap_CS_fsm[3]_i_12__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_8__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_8__2_n_0 ,\ap_CS_fsm_reg[3]_i_8__2_n_1 ,\ap_CS_fsm_reg[3]_i_8__2_n_2 ,\ap_CS_fsm_reg[3]_i_8__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_8__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_13__2_n_0 ,\ap_CS_fsm[3]_i_14__2_n_0 ,\ap_CS_fsm[3]_i_15__2_n_0 ,\ap_CS_fsm[3]_i_16__2_n_0 }));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\i_V_reg_259_reg[31]_0 [1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ram_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ram_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(\i_V_reg_259_reg[31]_0 [1]),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [0]),
        .Q(cols_V_reg_245[0]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [10]),
        .Q(cols_V_reg_245[10]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [11]),
        .Q(cols_V_reg_245[11]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [12]),
        .Q(cols_V_reg_245[12]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[13] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [13]),
        .Q(cols_V_reg_245[13]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[14] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [14]),
        .Q(cols_V_reg_245[14]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[15] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [15]),
        .Q(cols_V_reg_245[15]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[16] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [16]),
        .Q(cols_V_reg_245[16]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[17] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [17]),
        .Q(cols_V_reg_245[17]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[18] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [18]),
        .Q(cols_V_reg_245[18]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[19] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [19]),
        .Q(cols_V_reg_245[19]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [1]),
        .Q(cols_V_reg_245[1]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[20] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [20]),
        .Q(cols_V_reg_245[20]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[21] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [21]),
        .Q(cols_V_reg_245[21]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[22] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [22]),
        .Q(cols_V_reg_245[22]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[23] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [23]),
        .Q(cols_V_reg_245[23]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[24] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [24]),
        .Q(cols_V_reg_245[24]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[25] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [25]),
        .Q(cols_V_reg_245[25]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[26] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [26]),
        .Q(cols_V_reg_245[26]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[27] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [27]),
        .Q(cols_V_reg_245[27]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[28] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [28]),
        .Q(cols_V_reg_245[28]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[29] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [29]),
        .Q(cols_V_reg_245[29]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [2]),
        .Q(cols_V_reg_245[2]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[30] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [30]),
        .Q(cols_V_reg_245[30]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[31] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [31]),
        .Q(cols_V_reg_245[31]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [3]),
        .Q(cols_V_reg_245[3]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [4]),
        .Q(cols_V_reg_245[4]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [5]),
        .Q(cols_V_reg_245[5]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [6]),
        .Q(cols_V_reg_245[6]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [7]),
        .Q(cols_V_reg_245[7]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [8]),
        .Q(cols_V_reg_245[8]),
        .R(1'b0));
  FDRE \cols_V_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(\int_cols_reg[31] [9]),
        .Q(cols_V_reg_245[9]),
        .R(1'b0));
  m3_for_arty_a7_projection1_hls_0_1_Reduce_my_dst_bufbkb dst_buffer_U
       (.ADDRBWRADDR(t_V_3_reg_160_reg),
        .D(tmp_9_fu_234_p2),
        .DI(DI),
        .DOBDO(DOBDO),
        .E(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg),
        .S(S),
        .Vdist_data_stream_0_full_n(Vdist_data_stream_0_full_n),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ram_reg),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_0),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .tmp_35_i_reg_269(tmp_35_i_reg_269),
        .\tmp_9_reg_288_reg[15] (Q),
        .\tmp_i_56_reg_264_reg[0] (\tmp_i_56_reg_264_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \dst_buffer_addr_reg_282[9]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .O(dst_buffer_addr_reg_2820));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[0]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[1]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[2]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[3]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[4]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[5]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[6]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[7]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[8]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(dst_buffer_addr_reg_282[9]),
        .Q(dst_buffer_addr_reg_282_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[0]),
        .Q(dst_buffer_addr_reg_282[0]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[1]),
        .Q(dst_buffer_addr_reg_282[1]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[2]),
        .Q(dst_buffer_addr_reg_282[2]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[3]),
        .Q(dst_buffer_addr_reg_282[3]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[4]),
        .Q(dst_buffer_addr_reg_282[4]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[5]),
        .Q(dst_buffer_addr_reg_282[5]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[6]),
        .Q(dst_buffer_addr_reg_282[6]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[7]),
        .Q(dst_buffer_addr_reg_282[7]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[8]),
        .Q(dst_buffer_addr_reg_282[8]),
        .R(1'b0));
  FDRE \dst_buffer_addr_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_2820),
        .D(t_V_3_reg_160_reg[9]),
        .Q(dst_buffer_addr_reg_282[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_259[0]_i_1 
       (.I0(\t_V_reg_149_reg_n_0_[0] ),
        .O(i_V_fu_186_p2[0]));
  FDRE \i_V_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[0]),
        .Q(i_V_reg_259[0]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[10] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[10]),
        .Q(i_V_reg_259[10]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[11] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[11]),
        .Q(i_V_reg_259[11]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[12] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[12]),
        .Q(i_V_reg_259[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_259_reg[12]_i_1 
       (.CI(\i_V_reg_259_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_259_reg[12]_i_1_n_0 ,\i_V_reg_259_reg[12]_i_1_n_1 ,\i_V_reg_259_reg[12]_i_1_n_2 ,\i_V_reg_259_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[12:9]),
        .S({\t_V_reg_149_reg_n_0_[12] ,\t_V_reg_149_reg_n_0_[11] ,\t_V_reg_149_reg_n_0_[10] ,\t_V_reg_149_reg_n_0_[9] }));
  FDRE \i_V_reg_259_reg[13] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[13]),
        .Q(i_V_reg_259[13]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[14] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[14]),
        .Q(i_V_reg_259[14]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[15] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[15]),
        .Q(i_V_reg_259[15]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[16] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[16]),
        .Q(i_V_reg_259[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_259_reg[16]_i_1 
       (.CI(\i_V_reg_259_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_259_reg[16]_i_1_n_0 ,\i_V_reg_259_reg[16]_i_1_n_1 ,\i_V_reg_259_reg[16]_i_1_n_2 ,\i_V_reg_259_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[16:13]),
        .S({\t_V_reg_149_reg_n_0_[16] ,\t_V_reg_149_reg_n_0_[15] ,\t_V_reg_149_reg_n_0_[14] ,\t_V_reg_149_reg_n_0_[13] }));
  FDRE \i_V_reg_259_reg[17] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[17]),
        .Q(i_V_reg_259[17]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[18] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[18]),
        .Q(i_V_reg_259[18]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[19] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[19]),
        .Q(i_V_reg_259[19]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[1] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[1]),
        .Q(i_V_reg_259[1]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[20] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[20]),
        .Q(i_V_reg_259[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_259_reg[20]_i_1 
       (.CI(\i_V_reg_259_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_259_reg[20]_i_1_n_0 ,\i_V_reg_259_reg[20]_i_1_n_1 ,\i_V_reg_259_reg[20]_i_1_n_2 ,\i_V_reg_259_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[20:17]),
        .S({\t_V_reg_149_reg_n_0_[20] ,\t_V_reg_149_reg_n_0_[19] ,\t_V_reg_149_reg_n_0_[18] ,\t_V_reg_149_reg_n_0_[17] }));
  FDRE \i_V_reg_259_reg[21] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[21]),
        .Q(i_V_reg_259[21]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[22] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[22]),
        .Q(i_V_reg_259[22]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[23] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[23]),
        .Q(i_V_reg_259[23]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[24] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[24]),
        .Q(i_V_reg_259[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_259_reg[24]_i_1 
       (.CI(\i_V_reg_259_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_259_reg[24]_i_1_n_0 ,\i_V_reg_259_reg[24]_i_1_n_1 ,\i_V_reg_259_reg[24]_i_1_n_2 ,\i_V_reg_259_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[24:21]),
        .S({\t_V_reg_149_reg_n_0_[24] ,\t_V_reg_149_reg_n_0_[23] ,\t_V_reg_149_reg_n_0_[22] ,\t_V_reg_149_reg_n_0_[21] }));
  FDRE \i_V_reg_259_reg[25] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[25]),
        .Q(i_V_reg_259[25]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[26] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[26]),
        .Q(i_V_reg_259[26]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[27] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[27]),
        .Q(i_V_reg_259[27]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[28] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[28]),
        .Q(i_V_reg_259[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_259_reg[28]_i_1 
       (.CI(\i_V_reg_259_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_259_reg[28]_i_1_n_0 ,\i_V_reg_259_reg[28]_i_1_n_1 ,\i_V_reg_259_reg[28]_i_1_n_2 ,\i_V_reg_259_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[28:25]),
        .S({\t_V_reg_149_reg_n_0_[28] ,\t_V_reg_149_reg_n_0_[27] ,\t_V_reg_149_reg_n_0_[26] ,\t_V_reg_149_reg_n_0_[25] }));
  FDRE \i_V_reg_259_reg[29] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[29]),
        .Q(i_V_reg_259[29]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[2] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[2]),
        .Q(i_V_reg_259[2]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[30] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[30]),
        .Q(i_V_reg_259[30]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[31] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[31]),
        .Q(i_V_reg_259[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_259_reg[31]_i_1 
       (.CI(\i_V_reg_259_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_259_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_259_reg[31]_i_1_n_2 ,\i_V_reg_259_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_259_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_186_p2[31:29]}),
        .S({1'b0,\t_V_reg_149_reg_n_0_[31] ,\t_V_reg_149_reg_n_0_[30] ,\t_V_reg_149_reg_n_0_[29] }));
  FDRE \i_V_reg_259_reg[3] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[3]),
        .Q(i_V_reg_259[3]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[4] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[4]),
        .Q(i_V_reg_259[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_259_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_259_reg[4]_i_1_n_0 ,\i_V_reg_259_reg[4]_i_1_n_1 ,\i_V_reg_259_reg[4]_i_1_n_2 ,\i_V_reg_259_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_149_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[4:1]),
        .S({\t_V_reg_149_reg_n_0_[4] ,\t_V_reg_149_reg_n_0_[3] ,\t_V_reg_149_reg_n_0_[2] ,\t_V_reg_149_reg_n_0_[1] }));
  FDRE \i_V_reg_259_reg[5] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[5]),
        .Q(i_V_reg_259[5]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[6] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[6]),
        .Q(i_V_reg_259[6]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[7] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[7]),
        .Q(i_V_reg_259[7]),
        .R(1'b0));
  FDRE \i_V_reg_259_reg[8] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[8]),
        .Q(i_V_reg_259[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_259_reg[8]_i_1 
       (.CI(\i_V_reg_259_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_259_reg[8]_i_1_n_0 ,\i_V_reg_259_reg[8]_i_1_n_1 ,\i_V_reg_259_reg[8]_i_1_n_2 ,\i_V_reg_259_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_186_p2[8:5]),
        .S({\t_V_reg_149_reg_n_0_[8] ,\t_V_reg_149_reg_n_0_[7] ,\t_V_reg_149_reg_n_0_[6] ,\t_V_reg_149_reg_n_0_[5] }));
  FDRE \i_V_reg_259_reg[9] 
       (.C(ap_clk),
        .CE(\i_V_reg_259_reg[31]_0 [1]),
        .D(i_V_fu_186_p2[9]),
        .Q(i_V_reg_259[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_4
       (.I0(\i_V_reg_259_reg[31]_0 [0]),
        .I1(Reduce_my_U0_ap_start),
        .O(Reduce_my_U0_ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3
       (.I0(\i_V_reg_259_reg[31]_0 [1]),
        .I1(CO),
        .O(Reduce_my_U0_ap_ready));
  LUT5 #(
    .INIT(32'h00808080)) 
    internal_full_n_i_3__3
       (.I0(ram_reg),
        .I1(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .I2(img_2_data_stream_0_empty_n),
        .I3(Duplicate_U0_dst1_data_stream_V_write),
        .I4(img_2_data_stream_0_full_n),
        .O(mOutPtr110_out));
  LUT5 #(
    .INIT(32'h5DFFFFFF)) 
    \mOutPtr[0]_i_2__2 
       (.I0(tmp_35_i_reg_269),
        .I1(ram_reg),
        .I2(img_2_data_stream_0_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(Vdist_data_stream_0_full_n),
        .O(\mOutPtr_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[0]_i_1 
       (.I0(if_dout[0]),
        .O(r_V_fu_175_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[12]_i_2 
       (.I0(if_dout[12]),
        .O(\r_V_reg_250[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[12]_i_3 
       (.I0(if_dout[11]),
        .O(\r_V_reg_250[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[12]_i_4 
       (.I0(if_dout[10]),
        .O(\r_V_reg_250[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[12]_i_5 
       (.I0(if_dout[9]),
        .O(\r_V_reg_250[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[16]_i_2 
       (.I0(if_dout[16]),
        .O(\r_V_reg_250[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[16]_i_3 
       (.I0(if_dout[15]),
        .O(\r_V_reg_250[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[16]_i_4 
       (.I0(if_dout[14]),
        .O(\r_V_reg_250[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[16]_i_5 
       (.I0(if_dout[13]),
        .O(\r_V_reg_250[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[20]_i_2 
       (.I0(if_dout[20]),
        .O(\r_V_reg_250[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[20]_i_3 
       (.I0(if_dout[19]),
        .O(\r_V_reg_250[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[20]_i_4 
       (.I0(if_dout[18]),
        .O(\r_V_reg_250[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[20]_i_5 
       (.I0(if_dout[17]),
        .O(\r_V_reg_250[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[24]_i_2 
       (.I0(if_dout[24]),
        .O(\r_V_reg_250[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[24]_i_3 
       (.I0(if_dout[23]),
        .O(\r_V_reg_250[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[24]_i_4 
       (.I0(if_dout[22]),
        .O(\r_V_reg_250[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[24]_i_5 
       (.I0(if_dout[21]),
        .O(\r_V_reg_250[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[28]_i_2 
       (.I0(if_dout[28]),
        .O(\r_V_reg_250[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[28]_i_3 
       (.I0(if_dout[27]),
        .O(\r_V_reg_250[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[28]_i_4 
       (.I0(if_dout[26]),
        .O(\r_V_reg_250[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[28]_i_5 
       (.I0(if_dout[25]),
        .O(\r_V_reg_250[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[32]_i_3 
       (.I0(if_dout[31]),
        .O(\r_V_reg_250[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[32]_i_4 
       (.I0(if_dout[30]),
        .O(\r_V_reg_250[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[32]_i_5 
       (.I0(if_dout[29]),
        .O(\r_V_reg_250[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[4]_i_2 
       (.I0(if_dout[4]),
        .O(\r_V_reg_250[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[4]_i_3 
       (.I0(if_dout[3]),
        .O(\r_V_reg_250[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[4]_i_4 
       (.I0(if_dout[2]),
        .O(\r_V_reg_250[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[4]_i_5 
       (.I0(if_dout[1]),
        .O(\r_V_reg_250[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[8]_i_2 
       (.I0(if_dout[8]),
        .O(\r_V_reg_250[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[8]_i_3 
       (.I0(if_dout[7]),
        .O(\r_V_reg_250[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[8]_i_4 
       (.I0(if_dout[6]),
        .O(\r_V_reg_250[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_250[8]_i_5 
       (.I0(if_dout[5]),
        .O(\r_V_reg_250[8]_i_5_n_0 ));
  FDRE \r_V_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[0]),
        .Q(r_V_reg_250[0]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[10] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[10]),
        .Q(r_V_reg_250[10]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[11] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[11]),
        .Q(r_V_reg_250[11]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[12] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[12]),
        .Q(r_V_reg_250[12]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[12]_i_1 
       (.CI(\r_V_reg_250_reg[8]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[12]_i_1_n_0 ,\r_V_reg_250_reg[12]_i_1_n_1 ,\r_V_reg_250_reg[12]_i_1_n_2 ,\r_V_reg_250_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[12:9]),
        .O(r_V_fu_175_p2[12:9]),
        .S({\r_V_reg_250[12]_i_2_n_0 ,\r_V_reg_250[12]_i_3_n_0 ,\r_V_reg_250[12]_i_4_n_0 ,\r_V_reg_250[12]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[13] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[13]),
        .Q(r_V_reg_250[13]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[14] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[14]),
        .Q(r_V_reg_250[14]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[15] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[15]),
        .Q(r_V_reg_250[15]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[16] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[16]),
        .Q(r_V_reg_250[16]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[16]_i_1 
       (.CI(\r_V_reg_250_reg[12]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[16]_i_1_n_0 ,\r_V_reg_250_reg[16]_i_1_n_1 ,\r_V_reg_250_reg[16]_i_1_n_2 ,\r_V_reg_250_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[16:13]),
        .O(r_V_fu_175_p2[16:13]),
        .S({\r_V_reg_250[16]_i_2_n_0 ,\r_V_reg_250[16]_i_3_n_0 ,\r_V_reg_250[16]_i_4_n_0 ,\r_V_reg_250[16]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[17] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[17]),
        .Q(r_V_reg_250[17]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[18] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[18]),
        .Q(r_V_reg_250[18]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[19] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[19]),
        .Q(r_V_reg_250[19]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[1]),
        .Q(r_V_reg_250[1]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[20] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[20]),
        .Q(r_V_reg_250[20]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[20]_i_1 
       (.CI(\r_V_reg_250_reg[16]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[20]_i_1_n_0 ,\r_V_reg_250_reg[20]_i_1_n_1 ,\r_V_reg_250_reg[20]_i_1_n_2 ,\r_V_reg_250_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[20:17]),
        .O(r_V_fu_175_p2[20:17]),
        .S({\r_V_reg_250[20]_i_2_n_0 ,\r_V_reg_250[20]_i_3_n_0 ,\r_V_reg_250[20]_i_4_n_0 ,\r_V_reg_250[20]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[21] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[21]),
        .Q(r_V_reg_250[21]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[22] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[22]),
        .Q(r_V_reg_250[22]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[23] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[23]),
        .Q(r_V_reg_250[23]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[24] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[24]),
        .Q(r_V_reg_250[24]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[24]_i_1 
       (.CI(\r_V_reg_250_reg[20]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[24]_i_1_n_0 ,\r_V_reg_250_reg[24]_i_1_n_1 ,\r_V_reg_250_reg[24]_i_1_n_2 ,\r_V_reg_250_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[24:21]),
        .O(r_V_fu_175_p2[24:21]),
        .S({\r_V_reg_250[24]_i_2_n_0 ,\r_V_reg_250[24]_i_3_n_0 ,\r_V_reg_250[24]_i_4_n_0 ,\r_V_reg_250[24]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[25] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[25]),
        .Q(r_V_reg_250[25]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[26] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[26]),
        .Q(r_V_reg_250[26]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[27] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[27]),
        .Q(r_V_reg_250[27]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[28] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[28]),
        .Q(r_V_reg_250[28]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[28]_i_1 
       (.CI(\r_V_reg_250_reg[24]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[28]_i_1_n_0 ,\r_V_reg_250_reg[28]_i_1_n_1 ,\r_V_reg_250_reg[28]_i_1_n_2 ,\r_V_reg_250_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[28:25]),
        .O(r_V_fu_175_p2[28:25]),
        .S({\r_V_reg_250[28]_i_2_n_0 ,\r_V_reg_250[28]_i_3_n_0 ,\r_V_reg_250[28]_i_4_n_0 ,\r_V_reg_250[28]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[29] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[29]),
        .Q(r_V_reg_250[29]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[2]),
        .Q(r_V_reg_250[2]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[30] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[30]),
        .Q(r_V_reg_250[30]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[31] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[31]),
        .Q(r_V_reg_250[31]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[32] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[32]),
        .Q(r_V_reg_250[32]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[32]_i_2 
       (.CI(\r_V_reg_250_reg[28]_i_1_n_0 ),
        .CO({\NLW_r_V_reg_250_reg[32]_i_2_CO_UNCONNECTED [3],\r_V_reg_250_reg[32]_i_2_n_1 ,\r_V_reg_250_reg[32]_i_2_n_2 ,\r_V_reg_250_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,if_dout[31:29]}),
        .O(r_V_fu_175_p2[32:29]),
        .S({1'b1,\r_V_reg_250[32]_i_3_n_0 ,\r_V_reg_250[32]_i_4_n_0 ,\r_V_reg_250[32]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[3]),
        .Q(r_V_reg_250[3]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[4]),
        .Q(r_V_reg_250[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_250_reg[4]_i_1_n_0 ,\r_V_reg_250_reg[4]_i_1_n_1 ,\r_V_reg_250_reg[4]_i_1_n_2 ,\r_V_reg_250_reg[4]_i_1_n_3 }),
        .CYINIT(if_dout[0]),
        .DI(if_dout[4:1]),
        .O(r_V_fu_175_p2[4:1]),
        .S({\r_V_reg_250[4]_i_2_n_0 ,\r_V_reg_250[4]_i_3_n_0 ,\r_V_reg_250[4]_i_4_n_0 ,\r_V_reg_250[4]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[5]),
        .Q(r_V_reg_250[5]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[6]),
        .Q(r_V_reg_250[6]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[7]),
        .Q(r_V_reg_250[7]),
        .R(1'b0));
  FDRE \r_V_reg_250_reg[8] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[8]),
        .Q(r_V_reg_250[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_250_reg[8]_i_1 
       (.CI(\r_V_reg_250_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_250_reg[8]_i_1_n_0 ,\r_V_reg_250_reg[8]_i_1_n_1 ,\r_V_reg_250_reg[8]_i_1_n_2 ,\r_V_reg_250_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[8:5]),
        .O(r_V_fu_175_p2[8:5]),
        .S({\r_V_reg_250[8]_i_2_n_0 ,\r_V_reg_250[8]_i_3_n_0 ,\r_V_reg_250[8]_i_4_n_0 ,\r_V_reg_250[8]_i_5_n_0 }));
  FDRE \r_V_reg_250_reg[9] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(r_V_fu_175_p2[9]),
        .Q(r_V_reg_250[9]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[0]),
        .Q(rows_V_reg_240[0]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[10]),
        .Q(rows_V_reg_240[10]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[11]),
        .Q(rows_V_reg_240[11]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[12]),
        .Q(rows_V_reg_240[12]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[13]),
        .Q(rows_V_reg_240[13]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[14]),
        .Q(rows_V_reg_240[14]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[15]),
        .Q(rows_V_reg_240[15]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[16] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[16]),
        .Q(rows_V_reg_240[16]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[17] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[17]),
        .Q(rows_V_reg_240[17]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[18] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[18]),
        .Q(rows_V_reg_240[18]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[19] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[19]),
        .Q(rows_V_reg_240[19]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[1]),
        .Q(rows_V_reg_240[1]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[20] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[20]),
        .Q(rows_V_reg_240[20]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[21] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[21]),
        .Q(rows_V_reg_240[21]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[22] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[22]),
        .Q(rows_V_reg_240[22]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[23] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[23]),
        .Q(rows_V_reg_240[23]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[24] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[24]),
        .Q(rows_V_reg_240[24]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[25] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[25]),
        .Q(rows_V_reg_240[25]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[26] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[26]),
        .Q(rows_V_reg_240[26]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[27] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[27]),
        .Q(rows_V_reg_240[27]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[28] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[28]),
        .Q(rows_V_reg_240[28]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[29] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[29]),
        .Q(rows_V_reg_240[29]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[2]),
        .Q(rows_V_reg_240[2]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[30] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[30]),
        .Q(rows_V_reg_240[30]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[31] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[31]),
        .Q(rows_V_reg_240[31]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[3]),
        .Q(rows_V_reg_240[3]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[4]),
        .Q(rows_V_reg_240[4]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[5]),
        .Q(rows_V_reg_240[5]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[6]),
        .Q(rows_V_reg_240[6]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[7]),
        .Q(rows_V_reg_240[7]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[8]),
        .Q(rows_V_reg_240[8]),
        .R(1'b0));
  FDRE \rows_V_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(Reduce_my_U0_src_cols_V_read),
        .D(if_dout[9]),
        .Q(rows_V_reg_240[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \t_V_3_reg_160[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(\i_V_reg_259_reg[31]_0 [1]),
        .O(t_V_3_reg_160));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_3_reg_160[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .O(t_V_3_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_160[0]_i_4 
       (.I0(t_V_3_reg_160_reg[0]),
        .O(\t_V_3_reg_160[0]_i_4_n_0 ));
  FDRE \t_V_3_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_160_reg[0]),
        .R(t_V_3_reg_160));
  CARRY4 \t_V_3_reg_160_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_160_reg[0]_i_3_n_0 ,\t_V_3_reg_160_reg[0]_i_3_n_1 ,\t_V_3_reg_160_reg[0]_i_3_n_2 ,\t_V_3_reg_160_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_160_reg[0]_i_3_n_4 ,\t_V_3_reg_160_reg[0]_i_3_n_5 ,\t_V_3_reg_160_reg[0]_i_3_n_6 ,\t_V_3_reg_160_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_160_reg[3:1],\t_V_3_reg_160[0]_i_4_n_0 }));
  FDRE \t_V_3_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_160_reg__0[10]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_160_reg__0[11]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_160_reg__0[12]),
        .R(t_V_3_reg_160));
  CARRY4 \t_V_3_reg_160_reg[12]_i_1 
       (.CI(\t_V_3_reg_160_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_160_reg[12]_i_1_n_0 ,\t_V_3_reg_160_reg[12]_i_1_n_1 ,\t_V_3_reg_160_reg[12]_i_1_n_2 ,\t_V_3_reg_160_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_160_reg[12]_i_1_n_4 ,\t_V_3_reg_160_reg[12]_i_1_n_5 ,\t_V_3_reg_160_reg[12]_i_1_n_6 ,\t_V_3_reg_160_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_160_reg__0[15:12]));
  FDRE \t_V_3_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_160_reg__0[13]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_160_reg__0[14]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_160_reg__0[15]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[16]_i_1_n_7 ),
        .Q(t_V_3_reg_160_reg__0[16]),
        .R(t_V_3_reg_160));
  CARRY4 \t_V_3_reg_160_reg[16]_i_1 
       (.CI(\t_V_3_reg_160_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_160_reg[16]_i_1_n_0 ,\t_V_3_reg_160_reg[16]_i_1_n_1 ,\t_V_3_reg_160_reg[16]_i_1_n_2 ,\t_V_3_reg_160_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_160_reg[16]_i_1_n_4 ,\t_V_3_reg_160_reg[16]_i_1_n_5 ,\t_V_3_reg_160_reg[16]_i_1_n_6 ,\t_V_3_reg_160_reg[16]_i_1_n_7 }),
        .S(t_V_3_reg_160_reg__0[19:16]));
  FDRE \t_V_3_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[16]_i_1_n_6 ),
        .Q(t_V_3_reg_160_reg__0[17]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[16]_i_1_n_5 ),
        .Q(t_V_3_reg_160_reg__0[18]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[16]_i_1_n_4 ),
        .Q(t_V_3_reg_160_reg__0[19]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_160_reg[1]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[20]_i_1_n_7 ),
        .Q(t_V_3_reg_160_reg__0[20]),
        .R(t_V_3_reg_160));
  CARRY4 \t_V_3_reg_160_reg[20]_i_1 
       (.CI(\t_V_3_reg_160_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_160_reg[20]_i_1_n_0 ,\t_V_3_reg_160_reg[20]_i_1_n_1 ,\t_V_3_reg_160_reg[20]_i_1_n_2 ,\t_V_3_reg_160_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_160_reg[20]_i_1_n_4 ,\t_V_3_reg_160_reg[20]_i_1_n_5 ,\t_V_3_reg_160_reg[20]_i_1_n_6 ,\t_V_3_reg_160_reg[20]_i_1_n_7 }),
        .S(t_V_3_reg_160_reg__0[23:20]));
  FDRE \t_V_3_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[20]_i_1_n_6 ),
        .Q(t_V_3_reg_160_reg__0[21]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[20]_i_1_n_5 ),
        .Q(t_V_3_reg_160_reg__0[22]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[20]_i_1_n_4 ),
        .Q(t_V_3_reg_160_reg__0[23]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[24]_i_1_n_7 ),
        .Q(t_V_3_reg_160_reg__0[24]),
        .R(t_V_3_reg_160));
  CARRY4 \t_V_3_reg_160_reg[24]_i_1 
       (.CI(\t_V_3_reg_160_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_160_reg[24]_i_1_n_0 ,\t_V_3_reg_160_reg[24]_i_1_n_1 ,\t_V_3_reg_160_reg[24]_i_1_n_2 ,\t_V_3_reg_160_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_160_reg[24]_i_1_n_4 ,\t_V_3_reg_160_reg[24]_i_1_n_5 ,\t_V_3_reg_160_reg[24]_i_1_n_6 ,\t_V_3_reg_160_reg[24]_i_1_n_7 }),
        .S(t_V_3_reg_160_reg__0[27:24]));
  FDRE \t_V_3_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[24]_i_1_n_6 ),
        .Q(t_V_3_reg_160_reg__0[25]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[24]_i_1_n_5 ),
        .Q(t_V_3_reg_160_reg__0[26]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[24]_i_1_n_4 ),
        .Q(t_V_3_reg_160_reg__0[27]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[28]_i_1_n_7 ),
        .Q(t_V_3_reg_160_reg__0[28]),
        .R(t_V_3_reg_160));
  CARRY4 \t_V_3_reg_160_reg[28]_i_1 
       (.CI(\t_V_3_reg_160_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_160_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_160_reg[28]_i_1_n_1 ,\t_V_3_reg_160_reg[28]_i_1_n_2 ,\t_V_3_reg_160_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_160_reg[28]_i_1_n_4 ,\t_V_3_reg_160_reg[28]_i_1_n_5 ,\t_V_3_reg_160_reg[28]_i_1_n_6 ,\t_V_3_reg_160_reg[28]_i_1_n_7 }),
        .S(t_V_3_reg_160_reg__0[31:28]));
  FDRE \t_V_3_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[28]_i_1_n_6 ),
        .Q(t_V_3_reg_160_reg__0[29]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_160_reg[2]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[28]_i_1_n_5 ),
        .Q(t_V_3_reg_160_reg__0[30]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[28]_i_1_n_4 ),
        .Q(t_V_3_reg_160_reg__0[31]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_160_reg[3]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_160_reg[4]),
        .R(t_V_3_reg_160));
  CARRY4 \t_V_3_reg_160_reg[4]_i_1 
       (.CI(\t_V_3_reg_160_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_160_reg[4]_i_1_n_0 ,\t_V_3_reg_160_reg[4]_i_1_n_1 ,\t_V_3_reg_160_reg[4]_i_1_n_2 ,\t_V_3_reg_160_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_160_reg[4]_i_1_n_4 ,\t_V_3_reg_160_reg[4]_i_1_n_5 ,\t_V_3_reg_160_reg[4]_i_1_n_6 ,\t_V_3_reg_160_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_160_reg[7:4]));
  FDRE \t_V_3_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_160_reg[5]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_160_reg[6]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_160_reg[7]),
        .R(t_V_3_reg_160));
  FDRE \t_V_3_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_160_reg[8]),
        .R(t_V_3_reg_160));
  CARRY4 \t_V_3_reg_160_reg[8]_i_1 
       (.CI(\t_V_3_reg_160_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_160_reg[8]_i_1_n_0 ,\t_V_3_reg_160_reg[8]_i_1_n_1 ,\t_V_3_reg_160_reg[8]_i_1_n_2 ,\t_V_3_reg_160_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_160_reg[8]_i_1_n_4 ,\t_V_3_reg_160_reg[8]_i_1_n_5 ,\t_V_3_reg_160_reg[8]_i_1_n_6 ,\t_V_3_reg_160_reg[8]_i_1_n_7 }),
        .S({t_V_3_reg_160_reg__0[11:10],t_V_3_reg_160_reg[9:8]}));
  FDRE \t_V_3_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1600),
        .D(\t_V_3_reg_160_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_160_reg[9]),
        .R(t_V_3_reg_160));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_149[31]_i_1 
       (.I0(img_2_rows_V_c_empty_n),
        .I1(img_2_cols_V_c_empty_n),
        .I2(\i_V_reg_259_reg[31]_0 [0]),
        .I3(Reduce_my_U0_ap_start),
        .I4(ap_CS_fsm_state6),
        .O(t_V_reg_149));
  FDRE \t_V_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[0]),
        .Q(\t_V_reg_149_reg_n_0_[0] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[10]),
        .Q(\t_V_reg_149_reg_n_0_[10] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[11]),
        .Q(\t_V_reg_149_reg_n_0_[11] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[12]),
        .Q(\t_V_reg_149_reg_n_0_[12] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[13]),
        .Q(\t_V_reg_149_reg_n_0_[13] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[14]),
        .Q(\t_V_reg_149_reg_n_0_[14] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[15]),
        .Q(\t_V_reg_149_reg_n_0_[15] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[16]),
        .Q(\t_V_reg_149_reg_n_0_[16] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[17]),
        .Q(\t_V_reg_149_reg_n_0_[17] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[18]),
        .Q(\t_V_reg_149_reg_n_0_[18] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[19]),
        .Q(\t_V_reg_149_reg_n_0_[19] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[1]),
        .Q(\t_V_reg_149_reg_n_0_[1] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[20]),
        .Q(\t_V_reg_149_reg_n_0_[20] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[21]),
        .Q(\t_V_reg_149_reg_n_0_[21] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[22]),
        .Q(\t_V_reg_149_reg_n_0_[22] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[23]),
        .Q(\t_V_reg_149_reg_n_0_[23] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[24]),
        .Q(\t_V_reg_149_reg_n_0_[24] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[25]),
        .Q(\t_V_reg_149_reg_n_0_[25] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[26]),
        .Q(\t_V_reg_149_reg_n_0_[26] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[27]),
        .Q(\t_V_reg_149_reg_n_0_[27] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[28]),
        .Q(\t_V_reg_149_reg_n_0_[28] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[29]),
        .Q(\t_V_reg_149_reg_n_0_[29] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[2]),
        .Q(\t_V_reg_149_reg_n_0_[2] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[30]),
        .Q(\t_V_reg_149_reg_n_0_[30] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[31]),
        .Q(\t_V_reg_149_reg_n_0_[31] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[3]),
        .Q(\t_V_reg_149_reg_n_0_[3] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[4]),
        .Q(\t_V_reg_149_reg_n_0_[4] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[5]),
        .Q(\t_V_reg_149_reg_n_0_[5] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[6]),
        .Q(\t_V_reg_149_reg_n_0_[6] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[7]),
        .Q(\t_V_reg_149_reg_n_0_[7] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[8]),
        .Q(\t_V_reg_149_reg_n_0_[8] ),
        .R(t_V_reg_149));
  FDRE \t_V_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_259[9]),
        .Q(\t_V_reg_149_reg_n_0_[9] ),
        .R(t_V_reg_149));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_35_i_reg_269[0]_i_1 
       (.I0(tmp_35_i_fu_202_p2),
        .I1(\i_V_reg_259_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_35_i_reg_269),
        .O(\tmp_35_i_reg_269[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_10 
       (.I0(\t_V_reg_149_reg_n_0_[16] ),
        .I1(r_V_reg_250[16]),
        .I2(\t_V_reg_149_reg_n_0_[15] ),
        .I3(r_V_reg_250[15]),
        .I4(r_V_reg_250[17]),
        .I5(\t_V_reg_149_reg_n_0_[17] ),
        .O(\tmp_35_i_reg_269[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_11 
       (.I0(\t_V_reg_149_reg_n_0_[13] ),
        .I1(r_V_reg_250[13]),
        .I2(\t_V_reg_149_reg_n_0_[12] ),
        .I3(r_V_reg_250[12]),
        .I4(r_V_reg_250[14]),
        .I5(\t_V_reg_149_reg_n_0_[14] ),
        .O(\tmp_35_i_reg_269[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_12 
       (.I0(\t_V_reg_149_reg_n_0_[10] ),
        .I1(r_V_reg_250[10]),
        .I2(\t_V_reg_149_reg_n_0_[9] ),
        .I3(r_V_reg_250[9]),
        .I4(r_V_reg_250[11]),
        .I5(\t_V_reg_149_reg_n_0_[11] ),
        .O(\tmp_35_i_reg_269[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_13 
       (.I0(\t_V_reg_149_reg_n_0_[7] ),
        .I1(r_V_reg_250[7]),
        .I2(\t_V_reg_149_reg_n_0_[6] ),
        .I3(r_V_reg_250[6]),
        .I4(r_V_reg_250[8]),
        .I5(\t_V_reg_149_reg_n_0_[8] ),
        .O(\tmp_35_i_reg_269[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_14 
       (.I0(\t_V_reg_149_reg_n_0_[4] ),
        .I1(r_V_reg_250[4]),
        .I2(\t_V_reg_149_reg_n_0_[3] ),
        .I3(r_V_reg_250[3]),
        .I4(r_V_reg_250[5]),
        .I5(\t_V_reg_149_reg_n_0_[5] ),
        .O(\tmp_35_i_reg_269[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_15 
       (.I0(\t_V_reg_149_reg_n_0_[1] ),
        .I1(r_V_reg_250[1]),
        .I2(\t_V_reg_149_reg_n_0_[0] ),
        .I3(r_V_reg_250[0]),
        .I4(r_V_reg_250[2]),
        .I5(\t_V_reg_149_reg_n_0_[2] ),
        .O(\tmp_35_i_reg_269[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \tmp_35_i_reg_269[0]_i_4 
       (.I0(r_V_reg_250[32]),
        .I1(\t_V_reg_149_reg_n_0_[30] ),
        .I2(r_V_reg_250[30]),
        .I3(r_V_reg_250[31]),
        .I4(\t_V_reg_149_reg_n_0_[31] ),
        .O(\tmp_35_i_reg_269[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_5 
       (.I0(\t_V_reg_149_reg_n_0_[28] ),
        .I1(r_V_reg_250[28]),
        .I2(\t_V_reg_149_reg_n_0_[27] ),
        .I3(r_V_reg_250[27]),
        .I4(r_V_reg_250[29]),
        .I5(\t_V_reg_149_reg_n_0_[29] ),
        .O(\tmp_35_i_reg_269[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_6 
       (.I0(\t_V_reg_149_reg_n_0_[25] ),
        .I1(r_V_reg_250[25]),
        .I2(\t_V_reg_149_reg_n_0_[24] ),
        .I3(r_V_reg_250[24]),
        .I4(r_V_reg_250[26]),
        .I5(\t_V_reg_149_reg_n_0_[26] ),
        .O(\tmp_35_i_reg_269[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_8 
       (.I0(\t_V_reg_149_reg_n_0_[22] ),
        .I1(r_V_reg_250[22]),
        .I2(\t_V_reg_149_reg_n_0_[21] ),
        .I3(r_V_reg_250[21]),
        .I4(r_V_reg_250[23]),
        .I5(\t_V_reg_149_reg_n_0_[23] ),
        .O(\tmp_35_i_reg_269[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_35_i_reg_269[0]_i_9 
       (.I0(\t_V_reg_149_reg_n_0_[19] ),
        .I1(r_V_reg_250[19]),
        .I2(\t_V_reg_149_reg_n_0_[18] ),
        .I3(r_V_reg_250[18]),
        .I4(r_V_reg_250[20]),
        .I5(\t_V_reg_149_reg_n_0_[20] ),
        .O(\tmp_35_i_reg_269[0]_i_9_n_0 ));
  FDRE \tmp_35_i_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_35_i_reg_269[0]_i_1_n_0 ),
        .Q(tmp_35_i_reg_269),
        .R(1'b0));
  CARRY4 \tmp_35_i_reg_269_reg[0]_i_2 
       (.CI(\tmp_35_i_reg_269_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_35_i_reg_269_reg[0]_i_2_CO_UNCONNECTED [3],tmp_35_i_fu_202_p2,\tmp_35_i_reg_269_reg[0]_i_2_n_2 ,\tmp_35_i_reg_269_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_35_i_reg_269_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_35_i_reg_269[0]_i_4_n_0 ,\tmp_35_i_reg_269[0]_i_5_n_0 ,\tmp_35_i_reg_269[0]_i_6_n_0 }));
  CARRY4 \tmp_35_i_reg_269_reg[0]_i_3 
       (.CI(\tmp_35_i_reg_269_reg[0]_i_7_n_0 ),
        .CO({\tmp_35_i_reg_269_reg[0]_i_3_n_0 ,\tmp_35_i_reg_269_reg[0]_i_3_n_1 ,\tmp_35_i_reg_269_reg[0]_i_3_n_2 ,\tmp_35_i_reg_269_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_35_i_reg_269_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_35_i_reg_269[0]_i_8_n_0 ,\tmp_35_i_reg_269[0]_i_9_n_0 ,\tmp_35_i_reg_269[0]_i_10_n_0 ,\tmp_35_i_reg_269[0]_i_11_n_0 }));
  CARRY4 \tmp_35_i_reg_269_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\tmp_35_i_reg_269_reg[0]_i_7_n_0 ,\tmp_35_i_reg_269_reg[0]_i_7_n_1 ,\tmp_35_i_reg_269_reg[0]_i_7_n_2 ,\tmp_35_i_reg_269_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_35_i_reg_269_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_35_i_reg_269[0]_i_12_n_0 ,\tmp_35_i_reg_269[0]_i_13_n_0 ,\tmp_35_i_reg_269[0]_i_14_n_0 ,\tmp_35_i_reg_269[0]_i_15_n_0 }));
  FDRE \tmp_9_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[10] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[11] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[12] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[13] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[14] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[15] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[7] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[8] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_288_reg[9] 
       (.C(ap_clk),
        .CE(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .D(tmp_9_fu_234_p2[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \tmp_i_56_reg_264[0]_i_1 
       (.I0(\tmp_i_56_reg_264[0]_i_2_n_0 ),
        .I1(\tmp_i_56_reg_264[0]_i_3_n_0 ),
        .I2(\tmp_i_56_reg_264[0]_i_4_n_0 ),
        .I3(\i_V_reg_259_reg[31]_0 [1]),
        .I4(CO),
        .I5(\tmp_i_56_reg_264_reg[0]_0 ),
        .O(\tmp_i_56_reg_264[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_i_56_reg_264[0]_i_2 
       (.I0(\tmp_i_56_reg_264[0]_i_5_n_0 ),
        .I1(\t_V_reg_149_reg_n_0_[16] ),
        .I2(\t_V_reg_149_reg_n_0_[17] ),
        .I3(\t_V_reg_149_reg_n_0_[18] ),
        .I4(\t_V_reg_149_reg_n_0_[19] ),
        .I5(\tmp_i_56_reg_264[0]_i_6_n_0 ),
        .O(\tmp_i_56_reg_264[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_i_56_reg_264[0]_i_3 
       (.I0(\tmp_i_56_reg_264[0]_i_7_n_0 ),
        .I1(\t_V_reg_149_reg_n_0_[7] ),
        .I2(\t_V_reg_149_reg_n_0_[6] ),
        .I3(\t_V_reg_149_reg_n_0_[5] ),
        .I4(\t_V_reg_149_reg_n_0_[4] ),
        .I5(\tmp_i_56_reg_264[0]_i_8_n_0 ),
        .O(\tmp_i_56_reg_264[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \tmp_i_56_reg_264[0]_i_4 
       (.I0(\t_V_reg_149_reg_n_0_[12] ),
        .I1(\t_V_reg_149_reg_n_0_[13] ),
        .I2(\t_V_reg_149_reg_n_0_[14] ),
        .I3(\t_V_reg_149_reg_n_0_[15] ),
        .I4(CO),
        .I5(\i_V_reg_259_reg[31]_0 [1]),
        .O(\tmp_i_56_reg_264[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_56_reg_264[0]_i_5 
       (.I0(\t_V_reg_149_reg_n_0_[20] ),
        .I1(\t_V_reg_149_reg_n_0_[21] ),
        .I2(\t_V_reg_149_reg_n_0_[22] ),
        .I3(\t_V_reg_149_reg_n_0_[23] ),
        .O(\tmp_i_56_reg_264[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_i_56_reg_264[0]_i_6 
       (.I0(\t_V_reg_149_reg_n_0_[27] ),
        .I1(\t_V_reg_149_reg_n_0_[26] ),
        .I2(\t_V_reg_149_reg_n_0_[25] ),
        .I3(\t_V_reg_149_reg_n_0_[24] ),
        .I4(\tmp_i_56_reg_264[0]_i_9_n_0 ),
        .O(\tmp_i_56_reg_264[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_i_56_reg_264[0]_i_7 
       (.I0(\t_V_reg_149_reg_n_0_[11] ),
        .I1(\t_V_reg_149_reg_n_0_[10] ),
        .I2(\t_V_reg_149_reg_n_0_[9] ),
        .I3(\t_V_reg_149_reg_n_0_[8] ),
        .O(\tmp_i_56_reg_264[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_i_56_reg_264[0]_i_8 
       (.I0(\t_V_reg_149_reg_n_0_[1] ),
        .I1(\t_V_reg_149_reg_n_0_[0] ),
        .I2(\t_V_reg_149_reg_n_0_[3] ),
        .I3(\t_V_reg_149_reg_n_0_[2] ),
        .O(\tmp_i_56_reg_264[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_56_reg_264[0]_i_9 
       (.I0(\t_V_reg_149_reg_n_0_[28] ),
        .I1(\t_V_reg_149_reg_n_0_[29] ),
        .I2(\t_V_reg_149_reg_n_0_[31] ),
        .I3(\t_V_reg_149_reg_n_0_[30] ),
        .O(\tmp_i_56_reg_264[0]_i_9_n_0 ));
  FDRE \tmp_i_56_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_56_reg_264[0]_i_1_n_0 ),
        .Q(\tmp_i_56_reg_264_reg[0]_0 ),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_Reduce_my_dst_bufbkb
   (DOBDO,
    E,
    D,
    ap_clk,
    Q,
    ADDRBWRADDR,
    \tmp_9_reg_288_reg[15] ,
    ap_enable_reg_pp0_iter1_reg,
    img_2_data_stream_0_empty_n,
    ap_enable_reg_pp0_iter2_reg,
    tmp_35_i_reg_269,
    Vdist_data_stream_0_full_n,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    DI,
    S,
    \tmp_i_56_reg_264_reg[0] );
  output [0:0]DOBDO;
  output [0:0]E;
  output [15:0]D;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [15:0]\tmp_9_reg_288_reg[15] ;
  input ap_enable_reg_pp0_iter1_reg;
  input img_2_data_stream_0_empty_n;
  input ap_enable_reg_pp0_iter2_reg;
  input tmp_35_i_reg_269;
  input Vdist_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [0:0]DI;
  input [0:0]S;
  input \tmp_i_56_reg_264_reg[0] ;

  wire [9:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]S;
  wire Vdist_data_stream_0_full_n;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire img_2_data_stream_0_empty_n;
  wire tmp_35_i_reg_269;
  wire [15:0]\tmp_9_reg_288_reg[15] ;
  wire \tmp_i_56_reg_264_reg[0] ;

  m3_for_arty_a7_projection1_hls_0_1_Reduce_my_dst_bufbkb_ram Reduce_my_dst_bufbkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DI(DI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .S(S),
        .Vdist_data_stream_0_full_n(Vdist_data_stream_0_full_n),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .tmp_35_i_reg_269(tmp_35_i_reg_269),
        .\tmp_9_reg_288_reg[15] (\tmp_9_reg_288_reg[15] ),
        .\tmp_i_56_reg_264_reg[0] (\tmp_i_56_reg_264_reg[0] ));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_Reduce_my_dst_bufbkb_ram
   (DOBDO,
    E,
    D,
    ap_clk,
    Q,
    ADDRBWRADDR,
    \tmp_9_reg_288_reg[15] ,
    ap_enable_reg_pp0_iter1_reg,
    img_2_data_stream_0_empty_n,
    ap_enable_reg_pp0_iter2_reg,
    tmp_35_i_reg_269,
    Vdist_data_stream_0_full_n,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    DI,
    S,
    \tmp_i_56_reg_264_reg[0] );
  output [0:0]DOBDO;
  output [0:0]E;
  output [15:0]D;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [15:0]\tmp_9_reg_288_reg[15] ;
  input ap_enable_reg_pp0_iter1_reg;
  input img_2_data_stream_0_empty_n;
  input ap_enable_reg_pp0_iter2_reg;
  input tmp_35_i_reg_269;
  input Vdist_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [0:0]DI;
  input [0:0]S;
  input \tmp_i_56_reg_264_reg[0] ;

  wire [9:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]S;
  wire Vdist_data_stream_0_full_n;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire dst_buffer_ce0;
  wire dst_buffer_ce1;
  wire [15:1]dst_buffer_q0;
  wire dst_buffer_we1;
  wire img_2_data_stream_0_empty_n;
  wire [15:1]storemerge_i_fu_223_p3;
  wire tmp_35_i_reg_269;
  wire \tmp_9_reg_288[3]_i_6_n_0 ;
  wire \tmp_9_reg_288[3]_i_7_n_0 ;
  wire \tmp_9_reg_288[3]_i_8_n_0 ;
  wire \tmp_9_reg_288[7]_i_6_n_0 ;
  wire \tmp_9_reg_288[7]_i_7_n_0 ;
  wire \tmp_9_reg_288[7]_i_8_n_0 ;
  wire \tmp_9_reg_288[7]_i_9_n_0 ;
  wire \tmp_9_reg_288_reg[11]_i_1_n_0 ;
  wire \tmp_9_reg_288_reg[11]_i_1_n_1 ;
  wire \tmp_9_reg_288_reg[11]_i_1_n_2 ;
  wire \tmp_9_reg_288_reg[11]_i_1_n_3 ;
  wire [15:0]\tmp_9_reg_288_reg[15] ;
  wire \tmp_9_reg_288_reg[15]_i_2_n_1 ;
  wire \tmp_9_reg_288_reg[15]_i_2_n_2 ;
  wire \tmp_9_reg_288_reg[15]_i_2_n_3 ;
  wire \tmp_9_reg_288_reg[3]_i_1_n_0 ;
  wire \tmp_9_reg_288_reg[3]_i_1_n_1 ;
  wire \tmp_9_reg_288_reg[3]_i_1_n_2 ;
  wire \tmp_9_reg_288_reg[3]_i_1_n_3 ;
  wire \tmp_9_reg_288_reg[7]_i_1_n_0 ;
  wire \tmp_9_reg_288_reg[7]_i_1_n_1 ;
  wire \tmp_9_reg_288_reg[7]_i_1_n_2 ;
  wire \tmp_9_reg_288_reg[7]_i_1_n_3 ;
  wire \tmp_i_56_reg_264_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]\NLW_tmp_9_reg_288_reg[15]_i_2_CO_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\tmp_9_reg_288_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({dst_buffer_q0,DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dst_buffer_we1),
        .ENBWREN(dst_buffer_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({dst_buffer_ce1,dst_buffer_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h008A)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(img_2_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(tmp_35_i_reg_269),
        .O(dst_buffer_we1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(E),
        .I1(ap_enable_reg_pp0_iter0),
        .O(dst_buffer_ce0));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    ram_reg_i_3
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(img_2_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(tmp_35_i_reg_269),
        .I4(Vdist_data_stream_0_full_n),
        .O(dst_buffer_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[11]_i_2 
       (.I0(dst_buffer_q0[11]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[11]_i_3 
       (.I0(dst_buffer_q0[10]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[11]_i_4 
       (.I0(dst_buffer_q0[9]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[11]_i_5 
       (.I0(dst_buffer_q0[8]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[8]));
  LUT6 #(
    .INIT(64'hA2A2A2A200A2A2A2)) 
    \tmp_9_reg_288[15]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(img_2_data_stream_0_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(tmp_35_i_reg_269),
        .I5(Vdist_data_stream_0_full_n),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[15]_i_3 
       (.I0(dst_buffer_q0[15]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[15]_i_4 
       (.I0(dst_buffer_q0[14]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[15]_i_5 
       (.I0(dst_buffer_q0[13]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[15]_i_6 
       (.I0(dst_buffer_q0[12]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[3]_i_2 
       (.I0(dst_buffer_q0[3]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[3]_i_3 
       (.I0(dst_buffer_q0[2]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[3]_i_4 
       (.I0(dst_buffer_q0[1]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[3]_i_6 
       (.I0(dst_buffer_q0[3]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(\tmp_9_reg_288[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[3]_i_7 
       (.I0(dst_buffer_q0[2]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(\tmp_9_reg_288[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[3]_i_8 
       (.I0(dst_buffer_q0[1]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(\tmp_9_reg_288[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[7]_i_2 
       (.I0(dst_buffer_q0[7]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[7]_i_3 
       (.I0(dst_buffer_q0[6]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[7]_i_4 
       (.I0(dst_buffer_q0[5]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[7]_i_5 
       (.I0(dst_buffer_q0[4]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(storemerge_i_fu_223_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[7]_i_6 
       (.I0(dst_buffer_q0[7]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(\tmp_9_reg_288[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[7]_i_7 
       (.I0(dst_buffer_q0[6]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(\tmp_9_reg_288[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[7]_i_8 
       (.I0(dst_buffer_q0[5]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(\tmp_9_reg_288[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_288[7]_i_9 
       (.I0(dst_buffer_q0[4]),
        .I1(\tmp_i_56_reg_264_reg[0] ),
        .O(\tmp_9_reg_288[7]_i_9_n_0 ));
  CARRY4 \tmp_9_reg_288_reg[11]_i_1 
       (.CI(\tmp_9_reg_288_reg[7]_i_1_n_0 ),
        .CO({\tmp_9_reg_288_reg[11]_i_1_n_0 ,\tmp_9_reg_288_reg[11]_i_1_n_1 ,\tmp_9_reg_288_reg[11]_i_1_n_2 ,\tmp_9_reg_288_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(storemerge_i_fu_223_p3[11:8]));
  CARRY4 \tmp_9_reg_288_reg[15]_i_2 
       (.CI(\tmp_9_reg_288_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp_9_reg_288_reg[15]_i_2_CO_UNCONNECTED [3],\tmp_9_reg_288_reg[15]_i_2_n_1 ,\tmp_9_reg_288_reg[15]_i_2_n_2 ,\tmp_9_reg_288_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(storemerge_i_fu_223_p3[15:12]));
  CARRY4 \tmp_9_reg_288_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_9_reg_288_reg[3]_i_1_n_0 ,\tmp_9_reg_288_reg[3]_i_1_n_1 ,\tmp_9_reg_288_reg[3]_i_1_n_2 ,\tmp_9_reg_288_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({storemerge_i_fu_223_p3[3:1],DI}),
        .O(D[3:0]),
        .S({\tmp_9_reg_288[3]_i_6_n_0 ,\tmp_9_reg_288[3]_i_7_n_0 ,\tmp_9_reg_288[3]_i_8_n_0 ,S}));
  CARRY4 \tmp_9_reg_288_reg[7]_i_1 
       (.CI(\tmp_9_reg_288_reg[3]_i_1_n_0 ),
        .CO({\tmp_9_reg_288_reg[7]_i_1_n_0 ,\tmp_9_reg_288_reg[7]_i_1_n_1 ,\tmp_9_reg_288_reg[7]_i_1_n_2 ,\tmp_9_reg_288_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(storemerge_i_fu_223_p3[7:4]),
        .O(D[7:4]),
        .S({\tmp_9_reg_288[7]_i_6_n_0 ,\tmp_9_reg_288[7]_i_7_n_0 ,\tmp_9_reg_288[7]_i_8_n_0 ,\tmp_9_reg_288[7]_i_9_n_0 }));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_U8toBin
   (\mOutPtr_reg[0] ,
    exitcond_i_reg_200_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    U8toBin_U0_dst_data_stream_V_din,
    ap_block_pp0_stage0_subdone,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    mOutPtr110_out_0,
    \mOutPtr_reg[0]_2 ,
    \SRL_SIG_reg[0][0] ,
    ap_idle,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    U8toBin_U0_src_cols_V_read,
    \i_V_reg_195_reg[31]_0 ,
    \tmp_i_52_reg_209_reg[0]_0 ,
    \tmp_i_52_reg_209_reg[0]_1 ,
    \tmp_i_52_reg_209_reg[0]_2 ,
    CO,
    ap_clk,
    \exitcond_i_reg_200_reg[0]_0 ,
    img_original_1_data_s_empty_n,
    \ap_CS_fsm_reg[2]_0 ,
    \mOutPtr_reg[0]_3 ,
    E,
    img_original_1_data_s_full_n,
    Duplicate_U0_dst1_data_stream_V_write,
    img_1_bin_data_strea_empty_n,
    img_1_bin_data_strea_full_n,
    \SRL_SIG_reg[0]_1 ,
    Q,
    Reduce_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    Reduce_my_U0_ap_idle,
    find_boundary_shrink_1_U0_ap_idle,
    out,
    SS,
    \int_rows_reg[31] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[0][7] ,
    shiftReg_addr,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    U8toBin_U0_ap_start,
    img_original_1_rows_s_empty_n,
    img_original_1_cols_s_empty_n);
  output \mOutPtr_reg[0] ;
  output exitcond_i_reg_200_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]U8toBin_U0_dst_data_stream_V_din;
  output ap_block_pp0_stage0_subdone;
  output \mOutPtr_reg[0]_0 ;
  output \mOutPtr_reg[0]_1 ;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output \mOutPtr_reg[0]_2 ;
  output \SRL_SIG_reg[0][0] ;
  output ap_idle;
  output \mOutPtr_reg[1] ;
  output internal_full_n_reg;
  output U8toBin_U0_src_cols_V_read;
  output [0:0]\i_V_reg_195_reg[31]_0 ;
  output \tmp_i_52_reg_209_reg[0]_0 ;
  output \tmp_i_52_reg_209_reg[0]_1 ;
  output \tmp_i_52_reg_209_reg[0]_2 ;
  output [0:0]CO;
  input ap_clk;
  input \exitcond_i_reg_200_reg[0]_0 ;
  input img_original_1_data_s_empty_n;
  input \ap_CS_fsm_reg[2]_0 ;
  input \mOutPtr_reg[0]_3 ;
  input [0:0]E;
  input img_original_1_data_s_full_n;
  input Duplicate_U0_dst1_data_stream_V_write;
  input img_1_bin_data_strea_empty_n;
  input img_1_bin_data_strea_full_n;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input [0:0]Q;
  input Reduce_U0_ap_start;
  input \ap_CS_fsm_reg[0]_0 ;
  input Reduce_my_U0_ap_idle;
  input find_boundary_shrink_1_U0_ap_idle;
  input [31:0]out;
  input [0:0]SS;
  input [31:0]\int_rows_reg[31] ;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input shiftReg_addr;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input U8toBin_U0_ap_start;
  input img_original_1_rows_s_empty_n;
  input img_original_1_cols_s_empty_n;

  wire [0:0]CO;
  wire Duplicate_U0_dst1_data_stream_V_write;
  wire [0:0]E;
  wire [0:0]Q;
  wire Reduce_U0_ap_start;
  wire Reduce_my_U0_ap_idle;
  wire \SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire U8toBin_U0_ap_idle;
  wire U8toBin_U0_ap_start;
  wire [0:0]U8toBin_U0_dst_data_stream_V_din;
  wire U8toBin_U0_src_cols_V_read;
  wire \ap_CS_fsm[2]_i_10__0_n_0 ;
  wire \ap_CS_fsm[2]_i_11__0_n_0 ;
  wire \ap_CS_fsm[2]_i_12__0_n_0 ;
  wire \ap_CS_fsm[2]_i_13__0_n_0 ;
  wire \ap_CS_fsm[2]_i_14__0_n_0 ;
  wire \ap_CS_fsm[2]_i_15__0_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_9__0_n_0 ;
  wire \ap_CS_fsm[3]_i_10__0_n_0 ;
  wire \ap_CS_fsm[3]_i_11__0_n_0 ;
  wire \ap_CS_fsm[3]_i_12__0_n_0 ;
  wire \ap_CS_fsm[3]_i_13__0_n_0 ;
  wire \ap_CS_fsm[3]_i_14__0_n_0 ;
  wire \ap_CS_fsm[3]_i_15__0_n_0 ;
  wire \ap_CS_fsm[3]_i_16__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm[3]_i_9__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_8_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_8__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_8__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_8__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_8__0_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire \exitcond_i_reg_200[0]_i_1_n_0 ;
  wire exitcond_i_reg_200_pp0_iter1_reg;
  wire \exitcond_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_200_reg[0]_0 ;
  wire find_boundary_shrink_1_U0_ap_idle;
  wire [31:0]i_V_fu_154_p2;
  wire [31:0]i_V_reg_195;
  wire \i_V_reg_195_reg[12]_i_1_n_0 ;
  wire \i_V_reg_195_reg[12]_i_1_n_1 ;
  wire \i_V_reg_195_reg[12]_i_1_n_2 ;
  wire \i_V_reg_195_reg[12]_i_1_n_3 ;
  wire \i_V_reg_195_reg[16]_i_1_n_0 ;
  wire \i_V_reg_195_reg[16]_i_1_n_1 ;
  wire \i_V_reg_195_reg[16]_i_1_n_2 ;
  wire \i_V_reg_195_reg[16]_i_1_n_3 ;
  wire \i_V_reg_195_reg[20]_i_1_n_0 ;
  wire \i_V_reg_195_reg[20]_i_1_n_1 ;
  wire \i_V_reg_195_reg[20]_i_1_n_2 ;
  wire \i_V_reg_195_reg[20]_i_1_n_3 ;
  wire \i_V_reg_195_reg[24]_i_1_n_0 ;
  wire \i_V_reg_195_reg[24]_i_1_n_1 ;
  wire \i_V_reg_195_reg[24]_i_1_n_2 ;
  wire \i_V_reg_195_reg[24]_i_1_n_3 ;
  wire \i_V_reg_195_reg[28]_i_1_n_0 ;
  wire \i_V_reg_195_reg[28]_i_1_n_1 ;
  wire \i_V_reg_195_reg[28]_i_1_n_2 ;
  wire \i_V_reg_195_reg[28]_i_1_n_3 ;
  wire [0:0]\i_V_reg_195_reg[31]_0 ;
  wire \i_V_reg_195_reg[31]_i_1_n_2 ;
  wire \i_V_reg_195_reg[31]_i_1_n_3 ;
  wire \i_V_reg_195_reg[4]_i_1_n_0 ;
  wire \i_V_reg_195_reg[4]_i_1_n_1 ;
  wire \i_V_reg_195_reg[4]_i_1_n_2 ;
  wire \i_V_reg_195_reg[4]_i_1_n_3 ;
  wire \i_V_reg_195_reg[8]_i_1_n_0 ;
  wire \i_V_reg_195_reg[8]_i_1_n_1 ;
  wire \i_V_reg_195_reg[8]_i_1_n_2 ;
  wire \i_V_reg_195_reg[8]_i_1_n_3 ;
  wire img_1_bin_data_strea_empty_n;
  wire img_1_bin_data_strea_full_n;
  wire img_original_1_cols_s_empty_n;
  wire img_original_1_data_s_empty_n;
  wire img_original_1_data_s_full_n;
  wire img_original_1_rows_s_empty_n;
  wire [31:0]\int_rows_reg[31] ;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [31:0]out;
  wire shiftReg_addr;
  wire [31:0]src_cols_V_read_reg_186;
  wire [31:0]src_rows_V_read_reg_181;
  wire t_V_2_reg_138;
  wire t_V_2_reg_1380;
  wire \t_V_2_reg_138[0]_i_4_n_0 ;
  wire [31:0]t_V_2_reg_138_reg;
  wire \t_V_2_reg_138_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_138_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_138_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_138_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_138_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_138_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_138_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_138_reg[0]_i_3_n_7 ;
  wire \t_V_2_reg_138_reg[12]_i_1_n_0 ;
  wire \t_V_2_reg_138_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_138_reg[12]_i_1_n_2 ;
  wire \t_V_2_reg_138_reg[12]_i_1_n_3 ;
  wire \t_V_2_reg_138_reg[12]_i_1_n_4 ;
  wire \t_V_2_reg_138_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_138_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_138_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_138_reg[16]_i_1_n_0 ;
  wire \t_V_2_reg_138_reg[16]_i_1_n_1 ;
  wire \t_V_2_reg_138_reg[16]_i_1_n_2 ;
  wire \t_V_2_reg_138_reg[16]_i_1_n_3 ;
  wire \t_V_2_reg_138_reg[16]_i_1_n_4 ;
  wire \t_V_2_reg_138_reg[16]_i_1_n_5 ;
  wire \t_V_2_reg_138_reg[16]_i_1_n_6 ;
  wire \t_V_2_reg_138_reg[16]_i_1_n_7 ;
  wire \t_V_2_reg_138_reg[20]_i_1_n_0 ;
  wire \t_V_2_reg_138_reg[20]_i_1_n_1 ;
  wire \t_V_2_reg_138_reg[20]_i_1_n_2 ;
  wire \t_V_2_reg_138_reg[20]_i_1_n_3 ;
  wire \t_V_2_reg_138_reg[20]_i_1_n_4 ;
  wire \t_V_2_reg_138_reg[20]_i_1_n_5 ;
  wire \t_V_2_reg_138_reg[20]_i_1_n_6 ;
  wire \t_V_2_reg_138_reg[20]_i_1_n_7 ;
  wire \t_V_2_reg_138_reg[24]_i_1_n_0 ;
  wire \t_V_2_reg_138_reg[24]_i_1_n_1 ;
  wire \t_V_2_reg_138_reg[24]_i_1_n_2 ;
  wire \t_V_2_reg_138_reg[24]_i_1_n_3 ;
  wire \t_V_2_reg_138_reg[24]_i_1_n_4 ;
  wire \t_V_2_reg_138_reg[24]_i_1_n_5 ;
  wire \t_V_2_reg_138_reg[24]_i_1_n_6 ;
  wire \t_V_2_reg_138_reg[24]_i_1_n_7 ;
  wire \t_V_2_reg_138_reg[28]_i_1_n_1 ;
  wire \t_V_2_reg_138_reg[28]_i_1_n_2 ;
  wire \t_V_2_reg_138_reg[28]_i_1_n_3 ;
  wire \t_V_2_reg_138_reg[28]_i_1_n_4 ;
  wire \t_V_2_reg_138_reg[28]_i_1_n_5 ;
  wire \t_V_2_reg_138_reg[28]_i_1_n_6 ;
  wire \t_V_2_reg_138_reg[28]_i_1_n_7 ;
  wire \t_V_2_reg_138_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_138_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_138_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_138_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_138_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_138_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_138_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_138_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_138_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_138_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_138_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_138_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_138_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_138_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_138_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_138_reg[8]_i_1_n_7 ;
  wire t_V_reg_127;
  wire \t_V_reg_127_reg_n_0_[0] ;
  wire \t_V_reg_127_reg_n_0_[10] ;
  wire \t_V_reg_127_reg_n_0_[11] ;
  wire \t_V_reg_127_reg_n_0_[12] ;
  wire \t_V_reg_127_reg_n_0_[13] ;
  wire \t_V_reg_127_reg_n_0_[14] ;
  wire \t_V_reg_127_reg_n_0_[15] ;
  wire \t_V_reg_127_reg_n_0_[16] ;
  wire \t_V_reg_127_reg_n_0_[17] ;
  wire \t_V_reg_127_reg_n_0_[18] ;
  wire \t_V_reg_127_reg_n_0_[19] ;
  wire \t_V_reg_127_reg_n_0_[1] ;
  wire \t_V_reg_127_reg_n_0_[20] ;
  wire \t_V_reg_127_reg_n_0_[21] ;
  wire \t_V_reg_127_reg_n_0_[22] ;
  wire \t_V_reg_127_reg_n_0_[23] ;
  wire \t_V_reg_127_reg_n_0_[24] ;
  wire \t_V_reg_127_reg_n_0_[25] ;
  wire \t_V_reg_127_reg_n_0_[26] ;
  wire \t_V_reg_127_reg_n_0_[27] ;
  wire \t_V_reg_127_reg_n_0_[28] ;
  wire \t_V_reg_127_reg_n_0_[29] ;
  wire \t_V_reg_127_reg_n_0_[2] ;
  wire \t_V_reg_127_reg_n_0_[30] ;
  wire \t_V_reg_127_reg_n_0_[31] ;
  wire \t_V_reg_127_reg_n_0_[3] ;
  wire \t_V_reg_127_reg_n_0_[4] ;
  wire \t_V_reg_127_reg_n_0_[5] ;
  wire \t_V_reg_127_reg_n_0_[6] ;
  wire \t_V_reg_127_reg_n_0_[7] ;
  wire \t_V_reg_127_reg_n_0_[8] ;
  wire \t_V_reg_127_reg_n_0_[9] ;
  wire \tmp_i_52_reg_209[0]_i_6_n_0 ;
  wire \tmp_i_52_reg_209_reg[0]_0 ;
  wire \tmp_i_52_reg_209_reg[0]_1 ;
  wire \tmp_i_52_reg_209_reg[0]_2 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_8__0_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_195_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_195_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_2_reg_138_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(U8toBin_U0_dst_data_stream_V_din),
        .I1(img_1_bin_data_strea_full_n),
        .I2(exitcond_i_reg_200_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\SRL_SIG_reg[0]_1 ),
        .O(\SRL_SIG_reg[0][0] ));
  LUT6 #(
    .INIT(64'h88F8F8F8F8F8F8F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(CO),
        .I1(\i_V_reg_195_reg[31]_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(U8toBin_U0_ap_start),
        .I4(img_original_1_rows_s_empty_n),
        .I5(img_original_1_cols_s_empty_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(U8toBin_U0_ap_start),
        .I1(img_original_1_rows_s_empty_n),
        .I2(img_original_1_cols_s_empty_n),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\t_V_reg_127_reg_n_0_[18] ),
        .I1(src_rows_V_read_reg_181[18]),
        .I2(\t_V_reg_127_reg_n_0_[19] ),
        .I3(src_rows_V_read_reg_181[19]),
        .I4(src_rows_V_read_reg_181[20]),
        .I5(\t_V_reg_127_reg_n_0_[20] ),
        .O(\ap_CS_fsm[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(\t_V_reg_127_reg_n_0_[15] ),
        .I1(src_rows_V_read_reg_181[15]),
        .I2(\t_V_reg_127_reg_n_0_[16] ),
        .I3(src_rows_V_read_reg_181[16]),
        .I4(src_rows_V_read_reg_181[17]),
        .I5(\t_V_reg_127_reg_n_0_[17] ),
        .O(\ap_CS_fsm[2]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12__0 
       (.I0(\t_V_reg_127_reg_n_0_[12] ),
        .I1(src_rows_V_read_reg_181[12]),
        .I2(\t_V_reg_127_reg_n_0_[13] ),
        .I3(src_rows_V_read_reg_181[13]),
        .I4(src_rows_V_read_reg_181[14]),
        .I5(\t_V_reg_127_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13__0 
       (.I0(\t_V_reg_127_reg_n_0_[9] ),
        .I1(src_rows_V_read_reg_181[9]),
        .I2(\t_V_reg_127_reg_n_0_[10] ),
        .I3(src_rows_V_read_reg_181[10]),
        .I4(src_rows_V_read_reg_181[11]),
        .I5(\t_V_reg_127_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(\t_V_reg_127_reg_n_0_[6] ),
        .I1(src_rows_V_read_reg_181[6]),
        .I2(\t_V_reg_127_reg_n_0_[7] ),
        .I3(src_rows_V_read_reg_181[7]),
        .I4(src_rows_V_read_reg_181[8]),
        .I5(\t_V_reg_127_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(\t_V_reg_127_reg_n_0_[3] ),
        .I1(src_rows_V_read_reg_181[3]),
        .I2(\t_V_reg_127_reg_n_0_[4] ),
        .I3(src_rows_V_read_reg_181[4]),
        .I4(src_rows_V_read_reg_181[5]),
        .I5(\t_V_reg_127_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\t_V_reg_127_reg_n_0_[0] ),
        .I1(src_rows_V_read_reg_181[0]),
        .I2(\t_V_reg_127_reg_n_0_[1] ),
        .I3(src_rows_V_read_reg_181[1]),
        .I4(src_rows_V_read_reg_181[2]),
        .I5(\t_V_reg_127_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFF44F444)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(\i_V_reg_195_reg[31]_0 ),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_3_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\t_V_reg_127_reg_n_0_[30] ),
        .I1(src_rows_V_read_reg_181[30]),
        .I2(src_rows_V_read_reg_181[31]),
        .I3(\t_V_reg_127_reg_n_0_[31] ),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\t_V_reg_127_reg_n_0_[27] ),
        .I1(src_rows_V_read_reg_181[27]),
        .I2(\t_V_reg_127_reg_n_0_[28] ),
        .I3(src_rows_V_read_reg_181[28]),
        .I4(src_rows_V_read_reg_181[29]),
        .I5(\t_V_reg_127_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\t_V_reg_127_reg_n_0_[24] ),
        .I1(src_rows_V_read_reg_181[24]),
        .I2(\t_V_reg_127_reg_n_0_[25] ),
        .I3(src_rows_V_read_reg_181[25]),
        .I4(src_rows_V_read_reg_181[26]),
        .I5(\t_V_reg_127_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(\t_V_reg_127_reg_n_0_[21] ),
        .I1(src_rows_V_read_reg_181[21]),
        .I2(\t_V_reg_127_reg_n_0_[22] ),
        .I3(src_rows_V_read_reg_181[22]),
        .I4(src_rows_V_read_reg_181[23]),
        .I5(\t_V_reg_127_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__0 
       (.I0(t_V_2_reg_138_reg[18]),
        .I1(src_cols_V_read_reg_186[18]),
        .I2(t_V_2_reg_138_reg[19]),
        .I3(src_cols_V_read_reg_186[19]),
        .I4(src_cols_V_read_reg_186[20]),
        .I5(t_V_2_reg_138_reg[20]),
        .O(\ap_CS_fsm[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11__0 
       (.I0(t_V_2_reg_138_reg[15]),
        .I1(src_cols_V_read_reg_186[15]),
        .I2(t_V_2_reg_138_reg[16]),
        .I3(src_cols_V_read_reg_186[16]),
        .I4(src_cols_V_read_reg_186[17]),
        .I5(t_V_2_reg_138_reg[17]),
        .O(\ap_CS_fsm[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12__0 
       (.I0(t_V_2_reg_138_reg[12]),
        .I1(src_cols_V_read_reg_186[12]),
        .I2(t_V_2_reg_138_reg[13]),
        .I3(src_cols_V_read_reg_186[13]),
        .I4(src_cols_V_read_reg_186[14]),
        .I5(t_V_2_reg_138_reg[14]),
        .O(\ap_CS_fsm[3]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13__0 
       (.I0(t_V_2_reg_138_reg[9]),
        .I1(src_cols_V_read_reg_186[9]),
        .I2(t_V_2_reg_138_reg[10]),
        .I3(src_cols_V_read_reg_186[10]),
        .I4(src_cols_V_read_reg_186[11]),
        .I5(t_V_2_reg_138_reg[11]),
        .O(\ap_CS_fsm[3]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14__0 
       (.I0(t_V_2_reg_138_reg[6]),
        .I1(src_cols_V_read_reg_186[6]),
        .I2(t_V_2_reg_138_reg[7]),
        .I3(src_cols_V_read_reg_186[7]),
        .I4(src_cols_V_read_reg_186[8]),
        .I5(t_V_2_reg_138_reg[8]),
        .O(\ap_CS_fsm[3]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15__0 
       (.I0(t_V_2_reg_138_reg[3]),
        .I1(src_cols_V_read_reg_186[3]),
        .I2(t_V_2_reg_138_reg[4]),
        .I3(src_cols_V_read_reg_186[4]),
        .I4(src_cols_V_read_reg_186[5]),
        .I5(t_V_2_reg_138_reg[5]),
        .O(\ap_CS_fsm[3]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_16__0 
       (.I0(t_V_2_reg_138_reg[0]),
        .I1(src_cols_V_read_reg_186[0]),
        .I2(t_V_2_reg_138_reg[1]),
        .I3(src_cols_V_read_reg_186[1]),
        .I4(src_cols_V_read_reg_186[2]),
        .I5(t_V_2_reg_138_reg[2]),
        .O(\ap_CS_fsm[3]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(img_original_1_data_s_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\mOutPtr_reg[0] ),
        .I3(img_1_bin_data_strea_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(exitcond_i_reg_200_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(t_V_2_reg_138_reg[30]),
        .I1(src_cols_V_read_reg_186[30]),
        .I2(src_cols_V_read_reg_186[31]),
        .I3(t_V_2_reg_138_reg[31]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(t_V_2_reg_138_reg[27]),
        .I1(src_cols_V_read_reg_186[27]),
        .I2(t_V_2_reg_138_reg[28]),
        .I3(src_cols_V_read_reg_186[28]),
        .I4(src_cols_V_read_reg_186[29]),
        .I5(t_V_2_reg_138_reg[29]),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(t_V_2_reg_138_reg[24]),
        .I1(src_cols_V_read_reg_186[24]),
        .I2(t_V_2_reg_138_reg[25]),
        .I3(src_cols_V_read_reg_186[25]),
        .I4(src_cols_V_read_reg_186[26]),
        .I5(t_V_2_reg_138_reg[26]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(t_V_2_reg_138_reg[21]),
        .I1(src_cols_V_read_reg_186[21]),
        .I2(t_V_2_reg_138_reg[22]),
        .I3(src_cols_V_read_reg_186[22]),
        .I4(src_cols_V_read_reg_186[23]),
        .I5(t_V_2_reg_138_reg[23]),
        .O(\ap_CS_fsm[3]_i_9__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\i_V_reg_195_reg[31]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_2__0_n_2 ,\ap_CS_fsm_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_5__0_n_0 ,\ap_CS_fsm[2]_i_6__0_n_0 ,\ap_CS_fsm[2]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(\ap_CS_fsm_reg[2]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_0 ,\ap_CS_fsm_reg[2]_i_4_n_1 ,\ap_CS_fsm_reg[2]_i_4_n_2 ,\ap_CS_fsm_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9__0_n_0 ,\ap_CS_fsm[2]_i_10__0_n_0 ,\ap_CS_fsm[2]_i_11__0_n_0 ,\ap_CS_fsm[2]_i_12__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_8_n_0 ,\ap_CS_fsm_reg[2]_i_8_n_1 ,\ap_CS_fsm_reg[2]_i_8_n_2 ,\ap_CS_fsm_reg[2]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_13__0_n_0 ,\ap_CS_fsm[2]_i_14__0_n_0 ,\ap_CS_fsm[2]_i_15__0_n_0 ,\ap_CS_fsm[2]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2__0_n_2 ,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_5__0_n_0 ,\ap_CS_fsm[3]_i_6__0_n_0 ,\ap_CS_fsm[3]_i_7__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__0 
       (.CI(\ap_CS_fsm_reg[3]_i_8__0_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__0_n_0 ,\ap_CS_fsm_reg[3]_i_4__0_n_1 ,\ap_CS_fsm_reg[3]_i_4__0_n_2 ,\ap_CS_fsm_reg[3]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__0_n_0 ,\ap_CS_fsm[3]_i_10__0_n_0 ,\ap_CS_fsm[3]_i_11__0_n_0 ,\ap_CS_fsm[3]_i_12__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_8__0_n_0 ,\ap_CS_fsm_reg[3]_i_8__0_n_1 ,\ap_CS_fsm_reg[3]_i_8__0_n_2 ,\ap_CS_fsm_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_13__0_n_0 ,\ap_CS_fsm[3]_i_14__0_n_0 ,\ap_CS_fsm[3]_i_15__0_n_0 ,\ap_CS_fsm[3]_i_16__0_n_0 }));
  LUT6 #(
    .INIT(64'h88A888A8000088A8)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\i_V_reg_195_reg[31]_0 ),
        .I3(CO),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\mOutPtr_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A000A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(\i_V_reg_195_reg[31]_0 ),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_200[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\mOutPtr_reg[0] ),
        .O(\exitcond_i_reg_200[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_200_pp0_iter1_reg[0]_i_1 
       (.I0(\mOutPtr_reg[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_i_reg_200_pp0_iter1_reg),
        .O(\exitcond_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_200_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_200_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_200_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_200[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_195[0]_i_1 
       (.I0(\t_V_reg_127_reg_n_0_[0] ),
        .O(i_V_fu_154_p2[0]));
  FDRE \i_V_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[0]),
        .Q(i_V_reg_195[0]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[10]),
        .Q(i_V_reg_195[10]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[11] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[11]),
        .Q(i_V_reg_195[11]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[12] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[12]),
        .Q(i_V_reg_195[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_195_reg[12]_i_1 
       (.CI(\i_V_reg_195_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_195_reg[12]_i_1_n_0 ,\i_V_reg_195_reg[12]_i_1_n_1 ,\i_V_reg_195_reg[12]_i_1_n_2 ,\i_V_reg_195_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[12:9]),
        .S({\t_V_reg_127_reg_n_0_[12] ,\t_V_reg_127_reg_n_0_[11] ,\t_V_reg_127_reg_n_0_[10] ,\t_V_reg_127_reg_n_0_[9] }));
  FDRE \i_V_reg_195_reg[13] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[13]),
        .Q(i_V_reg_195[13]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[14] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[14]),
        .Q(i_V_reg_195[14]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[15] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[15]),
        .Q(i_V_reg_195[15]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[16] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[16]),
        .Q(i_V_reg_195[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_195_reg[16]_i_1 
       (.CI(\i_V_reg_195_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_195_reg[16]_i_1_n_0 ,\i_V_reg_195_reg[16]_i_1_n_1 ,\i_V_reg_195_reg[16]_i_1_n_2 ,\i_V_reg_195_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[16:13]),
        .S({\t_V_reg_127_reg_n_0_[16] ,\t_V_reg_127_reg_n_0_[15] ,\t_V_reg_127_reg_n_0_[14] ,\t_V_reg_127_reg_n_0_[13] }));
  FDRE \i_V_reg_195_reg[17] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[17]),
        .Q(i_V_reg_195[17]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[18] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[18]),
        .Q(i_V_reg_195[18]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[19] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[19]),
        .Q(i_V_reg_195[19]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[1]),
        .Q(i_V_reg_195[1]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[20] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[20]),
        .Q(i_V_reg_195[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_195_reg[20]_i_1 
       (.CI(\i_V_reg_195_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_195_reg[20]_i_1_n_0 ,\i_V_reg_195_reg[20]_i_1_n_1 ,\i_V_reg_195_reg[20]_i_1_n_2 ,\i_V_reg_195_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[20:17]),
        .S({\t_V_reg_127_reg_n_0_[20] ,\t_V_reg_127_reg_n_0_[19] ,\t_V_reg_127_reg_n_0_[18] ,\t_V_reg_127_reg_n_0_[17] }));
  FDRE \i_V_reg_195_reg[21] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[21]),
        .Q(i_V_reg_195[21]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[22] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[22]),
        .Q(i_V_reg_195[22]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[23] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[23]),
        .Q(i_V_reg_195[23]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[24] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[24]),
        .Q(i_V_reg_195[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_195_reg[24]_i_1 
       (.CI(\i_V_reg_195_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_195_reg[24]_i_1_n_0 ,\i_V_reg_195_reg[24]_i_1_n_1 ,\i_V_reg_195_reg[24]_i_1_n_2 ,\i_V_reg_195_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[24:21]),
        .S({\t_V_reg_127_reg_n_0_[24] ,\t_V_reg_127_reg_n_0_[23] ,\t_V_reg_127_reg_n_0_[22] ,\t_V_reg_127_reg_n_0_[21] }));
  FDRE \i_V_reg_195_reg[25] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[25]),
        .Q(i_V_reg_195[25]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[26] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[26]),
        .Q(i_V_reg_195[26]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[27] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[27]),
        .Q(i_V_reg_195[27]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[28] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[28]),
        .Q(i_V_reg_195[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_195_reg[28]_i_1 
       (.CI(\i_V_reg_195_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_195_reg[28]_i_1_n_0 ,\i_V_reg_195_reg[28]_i_1_n_1 ,\i_V_reg_195_reg[28]_i_1_n_2 ,\i_V_reg_195_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[28:25]),
        .S({\t_V_reg_127_reg_n_0_[28] ,\t_V_reg_127_reg_n_0_[27] ,\t_V_reg_127_reg_n_0_[26] ,\t_V_reg_127_reg_n_0_[25] }));
  FDRE \i_V_reg_195_reg[29] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[29]),
        .Q(i_V_reg_195[29]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[2]),
        .Q(i_V_reg_195[2]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[30] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[30]),
        .Q(i_V_reg_195[30]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[31] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[31]),
        .Q(i_V_reg_195[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_195_reg[31]_i_1 
       (.CI(\i_V_reg_195_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_195_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_195_reg[31]_i_1_n_2 ,\i_V_reg_195_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_195_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_154_p2[31:29]}),
        .S({1'b0,\t_V_reg_127_reg_n_0_[31] ,\t_V_reg_127_reg_n_0_[30] ,\t_V_reg_127_reg_n_0_[29] }));
  FDRE \i_V_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[3]),
        .Q(i_V_reg_195[3]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[4]),
        .Q(i_V_reg_195[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_195_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_195_reg[4]_i_1_n_0 ,\i_V_reg_195_reg[4]_i_1_n_1 ,\i_V_reg_195_reg[4]_i_1_n_2 ,\i_V_reg_195_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_127_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[4:1]),
        .S({\t_V_reg_127_reg_n_0_[4] ,\t_V_reg_127_reg_n_0_[3] ,\t_V_reg_127_reg_n_0_[2] ,\t_V_reg_127_reg_n_0_[1] }));
  FDRE \i_V_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[5]),
        .Q(i_V_reg_195[5]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[6]),
        .Q(i_V_reg_195[6]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[7]),
        .Q(i_V_reg_195[7]),
        .R(1'b0));
  FDRE \i_V_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[8]),
        .Q(i_V_reg_195[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_195_reg[8]_i_1 
       (.CI(\i_V_reg_195_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_195_reg[8]_i_1_n_0 ,\i_V_reg_195_reg[8]_i_1_n_1 ,\i_V_reg_195_reg[8]_i_1_n_2 ,\i_V_reg_195_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_154_p2[8:5]),
        .S({\t_V_reg_127_reg_n_0_[8] ,\t_V_reg_127_reg_n_0_[7] ,\t_V_reg_127_reg_n_0_[6] ,\t_V_reg_127_reg_n_0_[5] }));
  FDRE \i_V_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(\i_V_reg_195_reg[31]_0 ),
        .D(i_V_fu_154_p2[9]),
        .Q(i_V_reg_195[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    int_ap_idle_i_1
       (.I0(U8toBin_U0_ap_idle),
        .I1(Q),
        .I2(Reduce_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(Reduce_my_U0_ap_idle),
        .I5(find_boundary_shrink_1_U0_ap_idle),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(U8toBin_U0_ap_start),
        .O(U8toBin_U0_ap_idle));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    internal_full_n_i_2__31
       (.I0(img_1_bin_data_strea_empty_n),
        .I1(Duplicate_U0_dst1_data_stream_V_write),
        .I2(img_1_bin_data_strea_full_n),
        .I3(exitcond_i_reg_200_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    internal_full_n_i_3__2
       (.I0(Duplicate_U0_dst1_data_stream_V_write),
        .I1(img_1_bin_data_strea_empty_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_200_pp0_iter1_reg),
        .I5(img_1_bin_data_strea_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__19 
       (.I0(img_original_1_data_s_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(\mOutPtr_reg[0]_3 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000040004000400)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\mOutPtr_reg[0] ),
        .I3(img_original_1_data_s_empty_n),
        .I4(E),
        .I5(img_original_1_data_s_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(img_original_1_data_s_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\mOutPtr_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_200_pp0_iter1_reg),
        .I5(img_1_bin_data_strea_full_n),
        .O(\mOutPtr_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(img_original_1_data_s_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(img_original_1_data_s_full_n),
        .I5(E),
        .O(\mOutPtr_reg[1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \src_cols_V_read_reg_186[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(img_original_1_cols_s_empty_n),
        .I2(img_original_1_rows_s_empty_n),
        .I3(U8toBin_U0_ap_start),
        .O(U8toBin_U0_src_cols_V_read));
  FDRE \src_cols_V_read_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[0]),
        .Q(src_cols_V_read_reg_186[0]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[10]),
        .Q(src_cols_V_read_reg_186[10]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[11]),
        .Q(src_cols_V_read_reg_186[11]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[12]),
        .Q(src_cols_V_read_reg_186[12]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[13]),
        .Q(src_cols_V_read_reg_186[13]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[14]),
        .Q(src_cols_V_read_reg_186[14]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[15]),
        .Q(src_cols_V_read_reg_186[15]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[16] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[16]),
        .Q(src_cols_V_read_reg_186[16]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[17] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[17]),
        .Q(src_cols_V_read_reg_186[17]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[18] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[18]),
        .Q(src_cols_V_read_reg_186[18]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[19] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[19]),
        .Q(src_cols_V_read_reg_186[19]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[1]),
        .Q(src_cols_V_read_reg_186[1]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[20] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[20]),
        .Q(src_cols_V_read_reg_186[20]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[21] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[21]),
        .Q(src_cols_V_read_reg_186[21]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[22] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[22]),
        .Q(src_cols_V_read_reg_186[22]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[23] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[23]),
        .Q(src_cols_V_read_reg_186[23]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[24] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[24]),
        .Q(src_cols_V_read_reg_186[24]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[25] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[25]),
        .Q(src_cols_V_read_reg_186[25]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[26] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[26]),
        .Q(src_cols_V_read_reg_186[26]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[27] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[27]),
        .Q(src_cols_V_read_reg_186[27]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[28] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[28]),
        .Q(src_cols_V_read_reg_186[28]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[29] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[29]),
        .Q(src_cols_V_read_reg_186[29]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[2]),
        .Q(src_cols_V_read_reg_186[2]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[30] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[30]),
        .Q(src_cols_V_read_reg_186[30]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[31] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[31]),
        .Q(src_cols_V_read_reg_186[31]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[3]),
        .Q(src_cols_V_read_reg_186[3]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[4]),
        .Q(src_cols_V_read_reg_186[4]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[5]),
        .Q(src_cols_V_read_reg_186[5]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[6]),
        .Q(src_cols_V_read_reg_186[6]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[7]),
        .Q(src_cols_V_read_reg_186[7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[8]),
        .Q(src_cols_V_read_reg_186[8]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(out[9]),
        .Q(src_cols_V_read_reg_186[9]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [0]),
        .Q(src_rows_V_read_reg_181[0]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[10] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [10]),
        .Q(src_rows_V_read_reg_181[10]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[11] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [11]),
        .Q(src_rows_V_read_reg_181[11]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[12] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [12]),
        .Q(src_rows_V_read_reg_181[12]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[13] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [13]),
        .Q(src_rows_V_read_reg_181[13]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[14] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [14]),
        .Q(src_rows_V_read_reg_181[14]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[15] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [15]),
        .Q(src_rows_V_read_reg_181[15]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[16] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [16]),
        .Q(src_rows_V_read_reg_181[16]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[17] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [17]),
        .Q(src_rows_V_read_reg_181[17]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[18] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [18]),
        .Q(src_rows_V_read_reg_181[18]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[19] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [19]),
        .Q(src_rows_V_read_reg_181[19]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [1]),
        .Q(src_rows_V_read_reg_181[1]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[20] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [20]),
        .Q(src_rows_V_read_reg_181[20]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[21] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [21]),
        .Q(src_rows_V_read_reg_181[21]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[22] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [22]),
        .Q(src_rows_V_read_reg_181[22]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[23] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [23]),
        .Q(src_rows_V_read_reg_181[23]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[24] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [24]),
        .Q(src_rows_V_read_reg_181[24]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[25] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [25]),
        .Q(src_rows_V_read_reg_181[25]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[26] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [26]),
        .Q(src_rows_V_read_reg_181[26]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[27] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [27]),
        .Q(src_rows_V_read_reg_181[27]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[28] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [28]),
        .Q(src_rows_V_read_reg_181[28]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[29] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [29]),
        .Q(src_rows_V_read_reg_181[29]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [2]),
        .Q(src_rows_V_read_reg_181[2]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[30] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [30]),
        .Q(src_rows_V_read_reg_181[30]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[31] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [31]),
        .Q(src_rows_V_read_reg_181[31]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [3]),
        .Q(src_rows_V_read_reg_181[3]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [4]),
        .Q(src_rows_V_read_reg_181[4]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [5]),
        .Q(src_rows_V_read_reg_181[5]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [6]),
        .Q(src_rows_V_read_reg_181[6]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [7]),
        .Q(src_rows_V_read_reg_181[7]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[8] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [8]),
        .Q(src_rows_V_read_reg_181[8]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_181_reg[9] 
       (.C(ap_clk),
        .CE(U8toBin_U0_src_cols_V_read),
        .D(\int_rows_reg[31] [9]),
        .Q(src_rows_V_read_reg_181[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FBFF0000)) 
    \t_V_2_reg_138[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\i_V_reg_195_reg[31]_0 ),
        .I5(CO),
        .O(t_V_2_reg_138));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_2_reg_138[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_1380));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_138[0]_i_4 
       (.I0(t_V_2_reg_138_reg[0]),
        .O(\t_V_2_reg_138[0]_i_4_n_0 ));
  FDRE \t_V_2_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_138_reg[0]),
        .R(t_V_2_reg_138));
  CARRY4 \t_V_2_reg_138_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_138_reg[0]_i_3_n_0 ,\t_V_2_reg_138_reg[0]_i_3_n_1 ,\t_V_2_reg_138_reg[0]_i_3_n_2 ,\t_V_2_reg_138_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_138_reg[0]_i_3_n_4 ,\t_V_2_reg_138_reg[0]_i_3_n_5 ,\t_V_2_reg_138_reg[0]_i_3_n_6 ,\t_V_2_reg_138_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_138_reg[3:1],\t_V_2_reg_138[0]_i_4_n_0 }));
  FDRE \t_V_2_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_138_reg[10]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_138_reg[11]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_138_reg[12]),
        .R(t_V_2_reg_138));
  CARRY4 \t_V_2_reg_138_reg[12]_i_1 
       (.CI(\t_V_2_reg_138_reg[8]_i_1_n_0 ),
        .CO({\t_V_2_reg_138_reg[12]_i_1_n_0 ,\t_V_2_reg_138_reg[12]_i_1_n_1 ,\t_V_2_reg_138_reg[12]_i_1_n_2 ,\t_V_2_reg_138_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_138_reg[12]_i_1_n_4 ,\t_V_2_reg_138_reg[12]_i_1_n_5 ,\t_V_2_reg_138_reg[12]_i_1_n_6 ,\t_V_2_reg_138_reg[12]_i_1_n_7 }),
        .S(t_V_2_reg_138_reg[15:12]));
  FDRE \t_V_2_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_138_reg[13]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_138_reg[14]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[12]_i_1_n_4 ),
        .Q(t_V_2_reg_138_reg[15]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[16]_i_1_n_7 ),
        .Q(t_V_2_reg_138_reg[16]),
        .R(t_V_2_reg_138));
  CARRY4 \t_V_2_reg_138_reg[16]_i_1 
       (.CI(\t_V_2_reg_138_reg[12]_i_1_n_0 ),
        .CO({\t_V_2_reg_138_reg[16]_i_1_n_0 ,\t_V_2_reg_138_reg[16]_i_1_n_1 ,\t_V_2_reg_138_reg[16]_i_1_n_2 ,\t_V_2_reg_138_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_138_reg[16]_i_1_n_4 ,\t_V_2_reg_138_reg[16]_i_1_n_5 ,\t_V_2_reg_138_reg[16]_i_1_n_6 ,\t_V_2_reg_138_reg[16]_i_1_n_7 }),
        .S(t_V_2_reg_138_reg[19:16]));
  FDRE \t_V_2_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[16]_i_1_n_6 ),
        .Q(t_V_2_reg_138_reg[17]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[16]_i_1_n_5 ),
        .Q(t_V_2_reg_138_reg[18]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[16]_i_1_n_4 ),
        .Q(t_V_2_reg_138_reg[19]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_138_reg[1]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[20]_i_1_n_7 ),
        .Q(t_V_2_reg_138_reg[20]),
        .R(t_V_2_reg_138));
  CARRY4 \t_V_2_reg_138_reg[20]_i_1 
       (.CI(\t_V_2_reg_138_reg[16]_i_1_n_0 ),
        .CO({\t_V_2_reg_138_reg[20]_i_1_n_0 ,\t_V_2_reg_138_reg[20]_i_1_n_1 ,\t_V_2_reg_138_reg[20]_i_1_n_2 ,\t_V_2_reg_138_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_138_reg[20]_i_1_n_4 ,\t_V_2_reg_138_reg[20]_i_1_n_5 ,\t_V_2_reg_138_reg[20]_i_1_n_6 ,\t_V_2_reg_138_reg[20]_i_1_n_7 }),
        .S(t_V_2_reg_138_reg[23:20]));
  FDRE \t_V_2_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[20]_i_1_n_6 ),
        .Q(t_V_2_reg_138_reg[21]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[20]_i_1_n_5 ),
        .Q(t_V_2_reg_138_reg[22]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[20]_i_1_n_4 ),
        .Q(t_V_2_reg_138_reg[23]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[24]_i_1_n_7 ),
        .Q(t_V_2_reg_138_reg[24]),
        .R(t_V_2_reg_138));
  CARRY4 \t_V_2_reg_138_reg[24]_i_1 
       (.CI(\t_V_2_reg_138_reg[20]_i_1_n_0 ),
        .CO({\t_V_2_reg_138_reg[24]_i_1_n_0 ,\t_V_2_reg_138_reg[24]_i_1_n_1 ,\t_V_2_reg_138_reg[24]_i_1_n_2 ,\t_V_2_reg_138_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_138_reg[24]_i_1_n_4 ,\t_V_2_reg_138_reg[24]_i_1_n_5 ,\t_V_2_reg_138_reg[24]_i_1_n_6 ,\t_V_2_reg_138_reg[24]_i_1_n_7 }),
        .S(t_V_2_reg_138_reg[27:24]));
  FDRE \t_V_2_reg_138_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[24]_i_1_n_6 ),
        .Q(t_V_2_reg_138_reg[25]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[24]_i_1_n_5 ),
        .Q(t_V_2_reg_138_reg[26]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[24]_i_1_n_4 ),
        .Q(t_V_2_reg_138_reg[27]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[28]_i_1_n_7 ),
        .Q(t_V_2_reg_138_reg[28]),
        .R(t_V_2_reg_138));
  CARRY4 \t_V_2_reg_138_reg[28]_i_1 
       (.CI(\t_V_2_reg_138_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_2_reg_138_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_2_reg_138_reg[28]_i_1_n_1 ,\t_V_2_reg_138_reg[28]_i_1_n_2 ,\t_V_2_reg_138_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_138_reg[28]_i_1_n_4 ,\t_V_2_reg_138_reg[28]_i_1_n_5 ,\t_V_2_reg_138_reg[28]_i_1_n_6 ,\t_V_2_reg_138_reg[28]_i_1_n_7 }),
        .S(t_V_2_reg_138_reg[31:28]));
  FDRE \t_V_2_reg_138_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[28]_i_1_n_6 ),
        .Q(t_V_2_reg_138_reg[29]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_138_reg[2]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[28]_i_1_n_5 ),
        .Q(t_V_2_reg_138_reg[30]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[28]_i_1_n_4 ),
        .Q(t_V_2_reg_138_reg[31]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_138_reg[3]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_138_reg[4]),
        .R(t_V_2_reg_138));
  CARRY4 \t_V_2_reg_138_reg[4]_i_1 
       (.CI(\t_V_2_reg_138_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_138_reg[4]_i_1_n_0 ,\t_V_2_reg_138_reg[4]_i_1_n_1 ,\t_V_2_reg_138_reg[4]_i_1_n_2 ,\t_V_2_reg_138_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_138_reg[4]_i_1_n_4 ,\t_V_2_reg_138_reg[4]_i_1_n_5 ,\t_V_2_reg_138_reg[4]_i_1_n_6 ,\t_V_2_reg_138_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_138_reg[7:4]));
  FDRE \t_V_2_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_138_reg[5]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_138_reg[6]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_138_reg[7]),
        .R(t_V_2_reg_138));
  FDRE \t_V_2_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_138_reg[8]),
        .R(t_V_2_reg_138));
  CARRY4 \t_V_2_reg_138_reg[8]_i_1 
       (.CI(\t_V_2_reg_138_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_138_reg[8]_i_1_n_0 ,\t_V_2_reg_138_reg[8]_i_1_n_1 ,\t_V_2_reg_138_reg[8]_i_1_n_2 ,\t_V_2_reg_138_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_138_reg[8]_i_1_n_4 ,\t_V_2_reg_138_reg[8]_i_1_n_5 ,\t_V_2_reg_138_reg[8]_i_1_n_6 ,\t_V_2_reg_138_reg[8]_i_1_n_7 }),
        .S(t_V_2_reg_138_reg[11:8]));
  FDRE \t_V_2_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1380),
        .D(\t_V_2_reg_138_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_138_reg[9]),
        .R(t_V_2_reg_138));
  LUT5 #(
    .INIT(32'h40000000)) 
    \t_V_reg_127[31]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(img_original_1_cols_s_empty_n),
        .I3(img_original_1_rows_s_empty_n),
        .I4(U8toBin_U0_ap_start),
        .O(t_V_reg_127));
  FDRE \t_V_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[0]),
        .Q(\t_V_reg_127_reg_n_0_[0] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[10]),
        .Q(\t_V_reg_127_reg_n_0_[10] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[11]),
        .Q(\t_V_reg_127_reg_n_0_[11] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[12]),
        .Q(\t_V_reg_127_reg_n_0_[12] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[13]),
        .Q(\t_V_reg_127_reg_n_0_[13] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[14]),
        .Q(\t_V_reg_127_reg_n_0_[14] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[15]),
        .Q(\t_V_reg_127_reg_n_0_[15] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[16]),
        .Q(\t_V_reg_127_reg_n_0_[16] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[17]),
        .Q(\t_V_reg_127_reg_n_0_[17] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[18]),
        .Q(\t_V_reg_127_reg_n_0_[18] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[19]),
        .Q(\t_V_reg_127_reg_n_0_[19] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[1]),
        .Q(\t_V_reg_127_reg_n_0_[1] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[20]),
        .Q(\t_V_reg_127_reg_n_0_[20] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[21]),
        .Q(\t_V_reg_127_reg_n_0_[21] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[22]),
        .Q(\t_V_reg_127_reg_n_0_[22] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[23]),
        .Q(\t_V_reg_127_reg_n_0_[23] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[24]),
        .Q(\t_V_reg_127_reg_n_0_[24] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[25]),
        .Q(\t_V_reg_127_reg_n_0_[25] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[26]),
        .Q(\t_V_reg_127_reg_n_0_[26] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[27]),
        .Q(\t_V_reg_127_reg_n_0_[27] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[28]),
        .Q(\t_V_reg_127_reg_n_0_[28] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[29]),
        .Q(\t_V_reg_127_reg_n_0_[29] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[2]),
        .Q(\t_V_reg_127_reg_n_0_[2] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[30]),
        .Q(\t_V_reg_127_reg_n_0_[30] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[31]),
        .Q(\t_V_reg_127_reg_n_0_[31] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[3]),
        .Q(\t_V_reg_127_reg_n_0_[3] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[4]),
        .Q(\t_V_reg_127_reg_n_0_[4] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[5]),
        .Q(\t_V_reg_127_reg_n_0_[5] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[6]),
        .Q(\t_V_reg_127_reg_n_0_[6] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[7]),
        .Q(\t_V_reg_127_reg_n_0_[7] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[8]),
        .Q(\t_V_reg_127_reg_n_0_[8] ),
        .R(t_V_reg_127));
  FDRE \t_V_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_195[9]),
        .Q(\t_V_reg_127_reg_n_0_[9] ),
        .R(t_V_reg_127));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_i_52_reg_209[0]_i_2 
       (.I0(\SRL_SIG_reg[0][7] [0]),
        .I1(\SRL_SIG_reg[1][7] [0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_3 ),
        .I4(\SRL_SIG_reg[0][7] [1]),
        .I5(\SRL_SIG_reg[1][7] [1]),
        .O(\tmp_i_52_reg_209_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \tmp_i_52_reg_209[0]_i_3 
       (.I0(\SRL_SIG_reg[0][7] [2]),
        .I1(\SRL_SIG_reg[1][7] [2]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_3 ),
        .I4(\SRL_SIG_reg[0][7] [3]),
        .I5(\SRL_SIG_reg[1][7] [3]),
        .O(\tmp_i_52_reg_209_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \tmp_i_52_reg_209[0]_i_4 
       (.I0(\SRL_SIG_reg[1][7] [6]),
        .I1(\SRL_SIG_reg[0][7] [6]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[1][7] [7]),
        .I4(\SRL_SIG_reg[0][7] [7]),
        .I5(\tmp_i_52_reg_209[0]_i_6_n_0 ),
        .O(\tmp_i_52_reg_209_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_i_52_reg_209[0]_i_6 
       (.I0(\SRL_SIG_reg[0][7] [4]),
        .I1(\SRL_SIG_reg[1][7] [4]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_3 ),
        .I4(\SRL_SIG_reg[0][7] [5]),
        .I5(\SRL_SIG_reg[1][7] [5]),
        .O(\tmp_i_52_reg_209[0]_i_6_n_0 ));
  FDRE \tmp_i_52_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_200_reg[0]_0 ),
        .Q(U8toBin_U0_dst_data_stream_V_din),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w16_d2_A
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Hdist_data_stream_0_full_n,
    Hdist_data_stream_0_empty_n,
    Hdist_data_stream_0_dout,
    Q,
    \SRL_SIG_reg[1][15] ,
    shiftReg_addr,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    ap_rst_n,
    E,
    dst_data_stream_V_din);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output Hdist_data_stream_0_full_n;
  output Hdist_data_stream_0_empty_n;
  output [7:0]Hdist_data_stream_0_dout;
  output [15:0]Q;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output shiftReg_addr;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input [0:0]E;
  input [15:0]dst_data_stream_V_din;

  wire [0:0]E;
  wire [7:0]Hdist_data_stream_0_dout;
  wire Hdist_data_stream_0_empty_n;
  wire Hdist_data_stream_0_full_n;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]dst_data_stream_V_din;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__23_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire shiftReg_addr;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w16_d2_A_shiftReg_43 U_fifo_w16_d2_A_ram
       (.E(E),
        .Hdist_data_stream_0_dout(Hdist_data_stream_0_dout),
        .Q(Q),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .dst_data_stream_V_din(dst_data_stream_V_din),
        .\mOutPtr_reg[0] (\mOutPtr_reg[1]_1 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__23
       (.I0(Hdist_data_stream_0_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(internal_empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(Hdist_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__23
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Hdist_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(Hdist_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(mOutPtr110_out),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\mOutPtr_reg[1]_1 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_13_i_i_reg_636[0]_i_20 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w16_d2_A_1
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Vdist_data_stream_0_full_n,
    Vdist_data_stream_0_empty_n,
    Vdist_data_stream_0_dout,
    Q,
    \SRL_SIG_reg[1][15] ,
    shiftReg_addr,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output Vdist_data_stream_0_full_n;
  output Vdist_data_stream_0_empty_n;
  output [7:0]Vdist_data_stream_0_dout;
  output [15:0]Q;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output shiftReg_addr;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input [0:0]E;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire [7:0]Vdist_data_stream_0_dout;
  wire Vdist_data_stream_0_empty_n;
  wire Vdist_data_stream_0_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__24_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire shiftReg_addr;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w16_d2_A_shiftReg U_fifo_w16_d2_A_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .Vdist_data_stream_0_dout(Vdist_data_stream_0_dout),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg[1]_1 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__24
       (.I0(Vdist_data_stream_0_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(internal_empty_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(Vdist_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__24
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Vdist_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(Vdist_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(mOutPtr110_out),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\mOutPtr_reg[1]_1 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_20_i_i_reg_622[0]_i_20 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(shiftReg_addr));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w16_d2_A_shiftReg
   (Vdist_data_stream_0_dout,
    Q,
    \SRL_SIG_reg[1][15]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]Vdist_data_stream_0_dout;
  output [15:0]Q;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [7:0]Vdist_data_stream_0_dout;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[1][15]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[1][15]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[1][15]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[1][15]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[1][15]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[1][15]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1][15]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[1][15]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_20_i_i_reg_622[0]_i_21 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1][15]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Vdist_data_stream_0_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_20_i_i_reg_622[0]_i_22 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1][15]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Vdist_data_stream_0_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_20_i_i_reg_622[0]_i_23 
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[1][15]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Vdist_data_stream_0_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_20_i_i_reg_622[0]_i_24 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[1][15]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Vdist_data_stream_0_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_20_i_i_reg_622[0]_i_29 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[1][15]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Vdist_data_stream_0_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_20_i_i_reg_622[0]_i_30 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[1][15]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Vdist_data_stream_0_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_20_i_i_reg_622[0]_i_31 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1][15]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Vdist_data_stream_0_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_20_i_i_reg_622[0]_i_32 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][15]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Vdist_data_stream_0_dout[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w16_d2_A_shiftReg_43
   (Hdist_data_stream_0_dout,
    Q,
    \SRL_SIG_reg[1][15]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    dst_data_stream_V_din,
    ap_clk);
  output [7:0]Hdist_data_stream_0_dout;
  output [15:0]Q;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [15:0]dst_data_stream_V_din;
  input ap_clk;

  wire [0:0]E;
  wire [7:0]Hdist_data_stream_0_dout;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire ap_clk;
  wire [15:0]dst_data_stream_V_din;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[0]),
        .Q(\SRL_SIG_reg[1][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[10]),
        .Q(\SRL_SIG_reg[1][15]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[11]),
        .Q(\SRL_SIG_reg[1][15]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[12]),
        .Q(\SRL_SIG_reg[1][15]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[13]),
        .Q(\SRL_SIG_reg[1][15]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[14]),
        .Q(\SRL_SIG_reg[1][15]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[15]),
        .Q(\SRL_SIG_reg[1][15]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[1]),
        .Q(\SRL_SIG_reg[1][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[2]),
        .Q(\SRL_SIG_reg[1][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[3]),
        .Q(\SRL_SIG_reg[1][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[4]),
        .Q(\SRL_SIG_reg[1][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[5]),
        .Q(\SRL_SIG_reg[1][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[6]),
        .Q(\SRL_SIG_reg[1][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[7]),
        .Q(\SRL_SIG_reg[1][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[8]),
        .Q(\SRL_SIG_reg[1][15]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(dst_data_stream_V_din[9]),
        .Q(\SRL_SIG_reg[1][15]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_13_i_i_reg_636[0]_i_21 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1][15]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Hdist_data_stream_0_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_13_i_i_reg_636[0]_i_22 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1][15]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Hdist_data_stream_0_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_13_i_i_reg_636[0]_i_23 
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[1][15]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Hdist_data_stream_0_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_13_i_i_reg_636[0]_i_24 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[1][15]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Hdist_data_stream_0_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_13_i_i_reg_636[0]_i_29 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[1][15]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Hdist_data_stream_0_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_13_i_i_reg_636[0]_i_30 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[1][15]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Hdist_data_stream_0_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_13_i_i_reg_636[0]_i_31 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1][15]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Hdist_data_stream_0_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_13_i_i_reg_636[0]_i_32 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][15]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(Hdist_data_stream_0_dout[0]));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A
   (img_0_cols_V_c40_full_n,
    img_0_cols_V_c40_empty_n,
    src_cols_V_dout,
    ap_clk,
    ap_rst_n,
    Duplicate60_U0_src_rows_V_read,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_full_n_reg_0,
    SS,
    D);
  output img_0_cols_V_c40_full_n;
  output img_0_cols_V_c40_empty_n;
  output [31:0]src_cols_V_dout;
  input ap_clk;
  input ap_rst_n;
  input Duplicate60_U0_src_rows_V_read;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_full_n_reg_0;
  input [0:0]SS;
  input [31:0]D;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire Duplicate60_U0_src_rows_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_cols_V_c40_empty_n;
  wire img_0_cols_V_c40_full_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]src_cols_V_dout;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_shiftReg_40 U_fifo_w32_d2_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_0_cols_V_c40_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .src_cols_V_dout(src_cols_V_dout));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_0_cols_V_c40_empty_n),
        .I3(Duplicate60_U0_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(img_0_cols_V_c40_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Duplicate60_U0_src_rows_V_read),
        .I3(img_0_cols_V_c40_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(img_0_cols_V_c40_full_n),
        .O(internal_full_n_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__16
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(img_0_cols_V_c40_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__17 
       (.I0(img_0_cols_V_c40_empty_n),
        .I1(Duplicate60_U0_src_rows_V_read),
        .I2(img_0_cols_V_c40_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_cols_V_c40_full_n),
        .I3(Duplicate60_U0_src_rows_V_read),
        .I4(img_0_cols_V_c40_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_2
   (img_0_cols_V_c_empty_n,
    img_0_cols_V_c_full_n,
    D,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_full_n_reg_0,
    SS,
    ap_clk,
    Q,
    ap_rst_n);
  output img_0_cols_V_c_empty_n;
  output img_0_cols_V_c_full_n;
  output [31:0]D;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_full_n_reg_0;
  input [0:0]SS;
  input ap_clk;
  input [31:0]Q;
  input ap_rst_n;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [31:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_shiftReg_39 U_fifo_w32_d2_A_ram
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_0_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(img_0_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_0_cols_V_c_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(img_0_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(AXIvideo2Mat_U0_img_cols_V_read),
        .I3(img_0_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_0_cols_V_c_full_n),
        .O(internal_full_n_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(img_0_cols_V_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__0 
       (.I0(img_0_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_cols_V_c_full_n),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(img_0_cols_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(img_0_cols_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_3
   (img_0_rows_V_c39_full_n,
    img_0_rows_V_c39_empty_n,
    src_rows_V_dout,
    ap_clk,
    ap_rst_n,
    Duplicate60_U0_src_rows_V_read,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_full_n_reg_0,
    SS,
    D);
  output img_0_rows_V_c39_full_n;
  output img_0_rows_V_c39_empty_n;
  output [31:0]src_rows_V_dout;
  input ap_clk;
  input ap_rst_n;
  input Duplicate60_U0_src_rows_V_read;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_full_n_reg_0;
  input [0:0]SS;
  input [31:0]D;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire Duplicate60_U0_src_rows_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_rows_V_c39_empty_n;
  wire img_0_rows_V_c39_full_n;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]src_rows_V_dout;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_shiftReg_37 U_fifo_w32_d2_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_0_rows_V_c39_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .src_rows_V_dout(src_rows_V_dout));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_0_rows_V_c39_empty_n),
        .I3(Duplicate60_U0_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(img_0_rows_V_c39_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Duplicate60_U0_src_rows_V_read),
        .I3(img_0_rows_V_c39_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(img_0_rows_V_c39_full_n),
        .O(internal_full_n_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(img_0_rows_V_c39_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__16 
       (.I0(img_0_rows_V_c39_empty_n),
        .I1(Duplicate60_U0_src_rows_V_read),
        .I2(img_0_rows_V_c39_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_rows_V_c39_full_n),
        .I3(Duplicate60_U0_src_rows_V_read),
        .I4(img_0_rows_V_c39_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_4
   (\mOutPtr_reg[2] ,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    \mOutPtr_reg[2]_2 ,
    \mOutPtr_reg[2]_3 ,
    \mOutPtr_reg[2]_4 ,
    \mOutPtr_reg[2]_5 ,
    \mOutPtr_reg[2]_6 ,
    \mOutPtr_reg[2]_7 ,
    \mOutPtr_reg[2]_8 ,
    \mOutPtr_reg[2]_9 ,
    \mOutPtr_reg[2]_10 ,
    \mOutPtr_reg[2]_11 ,
    \mOutPtr_reg[2]_12 ,
    \mOutPtr_reg[2]_13 ,
    \mOutPtr_reg[2]_14 ,
    \mOutPtr_reg[2]_15 ,
    \int_isr_reg[1] ,
    img_0_rows_V_c_empty_n,
    D,
    img_0_cols_V_c_full_n,
    shrink_y_min_c_full_n,
    shrink_y_max_c_full_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    img_1_rows_V_c_full_n,
    start_once_reg_reg,
    img_2_rows_V_c_full_n,
    img_1_cols_V_c_full_n,
    img_2_cols_V_c_full_n,
    img_1_bin_cols_V_c_full_n,
    Hdist_rows_V_c_full_n,
    Vdist_cols_V_c_full_n,
    threshold_width_c_full_n,
    threshold_height_c_full_n,
    shrink_x_max_c_full_n,
    img_original_1_rows_s_full_n,
    img_original_0_rows_s_full_n,
    img_original_0_cols_s_full_n,
    img_original_1_cols_s_full_n,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_full_n_reg_4,
    SS,
    ap_clk,
    Q,
    ap_rst_n);
  output \mOutPtr_reg[2] ;
  output \mOutPtr_reg[2]_0 ;
  output \mOutPtr_reg[2]_1 ;
  output \mOutPtr_reg[2]_2 ;
  output \mOutPtr_reg[2]_3 ;
  output \mOutPtr_reg[2]_4 ;
  output \mOutPtr_reg[2]_5 ;
  output \mOutPtr_reg[2]_6 ;
  output \mOutPtr_reg[2]_7 ;
  output \mOutPtr_reg[2]_8 ;
  output \mOutPtr_reg[2]_9 ;
  output \mOutPtr_reg[2]_10 ;
  output \mOutPtr_reg[2]_11 ;
  output \mOutPtr_reg[2]_12 ;
  output \mOutPtr_reg[2]_13 ;
  output \mOutPtr_reg[2]_14 ;
  output \mOutPtr_reg[2]_15 ;
  output \int_isr_reg[1] ;
  output img_0_rows_V_c_empty_n;
  output [31:0]D;
  input img_0_cols_V_c_full_n;
  input shrink_y_min_c_full_n;
  input shrink_y_max_c_full_n;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input img_1_rows_V_c_full_n;
  input start_once_reg_reg;
  input img_2_rows_V_c_full_n;
  input img_1_cols_V_c_full_n;
  input img_2_cols_V_c_full_n;
  input img_1_bin_cols_V_c_full_n;
  input Hdist_rows_V_c_full_n;
  input Vdist_cols_V_c_full_n;
  input threshold_width_c_full_n;
  input threshold_height_c_full_n;
  input shrink_x_max_c_full_n;
  input img_original_1_rows_s_full_n;
  input img_original_0_rows_s_full_n;
  input img_original_0_cols_s_full_n;
  input img_original_1_cols_s_full_n;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_full_n_reg_4;
  input [0:0]SS;
  input ap_clk;
  input [31:0]Q;
  input ap_rst_n;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire Hdist_rows_V_c_full_n;
  wire [31:0]Q;
  wire [0:0]SS;
  wire Vdist_cols_V_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire img_1_bin_cols_V_c_full_n;
  wire img_1_cols_V_c_full_n;
  wire img_1_rows_V_c_full_n;
  wire img_2_cols_V_c_full_n;
  wire img_2_rows_V_c_full_n;
  wire img_original_0_cols_s_full_n;
  wire img_original_0_rows_s_full_n;
  wire img_original_1_cols_s_full_n;
  wire img_original_1_rows_s_full_n;
  wire \int_isr_reg[1] ;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[2] ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire \mOutPtr_reg[2]_10 ;
  wire \mOutPtr_reg[2]_11 ;
  wire \mOutPtr_reg[2]_12 ;
  wire \mOutPtr_reg[2]_13 ;
  wire \mOutPtr_reg[2]_14 ;
  wire \mOutPtr_reg[2]_15 ;
  wire \mOutPtr_reg[2]_2 ;
  wire \mOutPtr_reg[2]_3 ;
  wire \mOutPtr_reg[2]_4 ;
  wire \mOutPtr_reg[2]_5 ;
  wire \mOutPtr_reg[2]_6 ;
  wire \mOutPtr_reg[2]_7 ;
  wire \mOutPtr_reg[2]_8 ;
  wire \mOutPtr_reg[2]_9 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shrink_x_max_c_full_n;
  wire shrink_y_max_c_full_n;
  wire shrink_y_min_c_full_n;
  wire start_once_reg_reg;
  wire threshold_height_c_full_n;
  wire threshold_width_c_full_n;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .internal_full_n_reg(internal_full_n_reg_4),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_start_i_8
       (.I0(img_0_rows_V_c_full_n),
        .I1(img_0_cols_V_c_full_n),
        .I2(shrink_y_min_c_full_n),
        .I3(shrink_y_max_c_full_n),
        .I4(internal_full_n_reg_0),
        .O(\mOutPtr_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \int_isr[1]_i_2 
       (.I0(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0),
        .I1(\mOutPtr_reg[2] ),
        .I2(internal_full_n_reg_1),
        .I3(start_once_reg_reg),
        .I4(internal_full_n_reg_2),
        .I5(internal_full_n_reg_3),
        .O(\int_isr_reg[1] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(img_0_rows_V_c_full_n),
        .I2(internal_full_n_reg_4),
        .I3(img_0_rows_V_c_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(img_0_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(AXIvideo2Mat_U0_img_cols_V_read),
        .I3(img_0_rows_V_c_empty_n),
        .I4(internal_full_n_reg_4),
        .I5(img_0_rows_V_c_full_n),
        .O(internal_full_n_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(img_0_rows_V_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_0_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_rows_V_c_full_n),
        .I3(internal_full_n_reg_4),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_4),
        .I2(img_0_rows_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(img_0_rows_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__10 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(threshold_width_c_full_n),
        .O(\mOutPtr_reg[2]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__11 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(threshold_height_c_full_n),
        .O(\mOutPtr_reg[2]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__13 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(shrink_x_max_c_full_n),
        .O(\mOutPtr_reg[2]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__14 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(shrink_y_min_c_full_n),
        .O(\mOutPtr_reg[2]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__15 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(shrink_y_max_c_full_n),
        .O(\mOutPtr_reg[2]_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__16 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(img_original_1_rows_s_full_n),
        .O(\mOutPtr_reg[2]_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__17 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(img_original_0_rows_s_full_n),
        .O(\mOutPtr_reg[2]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__18 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(img_original_0_cols_s_full_n),
        .O(\mOutPtr_reg[2]_14 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__19 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(img_original_1_cols_s_full_n),
        .O(\mOutPtr_reg[2]_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \mOutPtr[2]_i_2__2 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(img_1_rows_V_c_full_n),
        .O(\mOutPtr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \mOutPtr[2]_i_2__3 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(img_2_rows_V_c_full_n),
        .I4(internal_full_n_reg_3),
        .I5(img_1_cols_V_c_full_n),
        .O(\mOutPtr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \mOutPtr[2]_i_2__4 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(img_1_cols_V_c_full_n),
        .I4(internal_full_n_reg_3),
        .I5(img_2_rows_V_c_full_n),
        .O(\mOutPtr_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__5 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(img_2_cols_V_c_full_n),
        .O(\mOutPtr_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__7 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(img_1_bin_cols_V_c_full_n),
        .O(\mOutPtr_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__8 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(Hdist_rows_V_c_full_n),
        .O(\mOutPtr_reg[2]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__9 
       (.I0(\mOutPtr_reg[2] ),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(Vdist_cols_V_c_full_n),
        .O(\mOutPtr_reg[2]_6 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_shiftReg
   (D,
    img_0_rows_V_c_full_n,
    internal_full_n_reg,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [31:0]D;
  input img_0_rows_V_c_full_n;
  input internal_full_n_reg;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire img_0_rows_V_c_full_n;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(img_0_rows_V_c_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_393[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_shiftReg_37
   (src_rows_V_dout,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_cols_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [31:0]src_rows_V_dout;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [31:0]src_rows_V_dout;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_194[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_rows_V_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_shiftReg_39
   (D,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [31:0]D;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_398[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_shiftReg_40
   (src_cols_V_dout,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_cols_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [31:0]src_cols_V_dout;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [31:0]src_cols_V_dout;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_199[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(src_cols_V_dout[9]));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A
   (img_original_0_cols_s_full_n,
    img_original_0_cols_s_empty_n,
    \mOutPtr_reg[2]_0 ,
    out,
    ap_clk,
    img_original_0_rows_s_full_n,
    img_original_1_cols_s_full_n,
    img_original_1_rows_s_full_n,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    internal_full_n_reg_0,
    Q,
    internal_full_n_reg_1,
    SS);
  output img_original_0_cols_s_full_n;
  output img_original_0_cols_s_empty_n;
  output \mOutPtr_reg[2]_0 ;
  output [31:0]out;
  input ap_clk;
  input img_original_0_rows_s_full_n;
  input img_original_1_cols_s_full_n;
  input img_original_1_rows_s_full_n;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input internal_full_n_reg_1;
  input [0:0]SS;

  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [31:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_original_0_cols_s_empty_n;
  wire img_original_0_cols_s_full_n;
  wire img_original_0_rows_s_full_n;
  wire img_original_1_cols_s_full_n;
  wire img_original_1_rows_s_full_n;
  wire internal_empty_n_i_1__34_n_0;
  wire internal_empty_n_i_2__22_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__34_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_shiftReg_29 U_fifo_w32_d4_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .img_original_0_rows_s_full_n(img_original_0_rows_s_full_n),
        .img_original_1_cols_s_full_n(img_original_1_cols_s_full_n),
        .img_original_1_rows_s_full_n(img_original_1_rows_s_full_n),
        .internal_full_n_reg(img_original_0_cols_s_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[2] (\mOutPtr_reg[2]_0 ),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__34
       (.I0(ap_rst_n),
        .I1(img_original_0_cols_s_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_original_0_cols_s_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_empty_n_i_2__22_n_0),
        .O(internal_empty_n_i_1__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__22
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_0),
        .Q(img_original_0_cols_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(img_original_0_cols_s_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_original_0_cols_s_full_n),
        .O(internal_full_n_i_1__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__23
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_0),
        .Q(img_original_0_cols_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_original_0_cols_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(img_original_0_cols_s_full_n),
        .I3(internal_full_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_0),
        .I2(img_original_0_cols_s_full_n),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(img_original_0_cols_s_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_1),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(img_original_0_cols_s_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_13
   (img_original_0_rows_s_full_n,
    img_original_0_rows_s_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    internal_full_n_reg_0,
    Q,
    internal_full_n_reg_1,
    SS);
  output img_original_0_rows_s_full_n;
  output img_original_0_rows_s_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input internal_full_n_reg_1;
  input [0:0]SS;

  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [31:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_original_0_rows_s_empty_n;
  wire img_original_0_rows_s_full_n;
  wire internal_empty_n_i_1__33_n_0;
  wire internal_empty_n_i_2__21_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__33_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_shiftReg_27 U_fifo_w32_d4_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_original_0_rows_s_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__33
       (.I0(ap_rst_n),
        .I1(img_original_0_rows_s_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_original_0_rows_s_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_empty_n_i_2__21_n_0),
        .O(internal_empty_n_i_1__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__21
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_0),
        .Q(img_original_0_rows_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(img_original_0_rows_s_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_original_0_rows_s_full_n),
        .O(internal_full_n_i_1__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__22
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_0),
        .Q(img_original_0_rows_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_original_0_rows_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(img_original_0_rows_s_full_n),
        .I3(internal_full_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_0),
        .I2(img_original_0_rows_s_full_n),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(img_original_0_rows_s_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_1),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(img_original_0_rows_s_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_14
   (img_original_1_cols_s_full_n,
    img_original_1_cols_s_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    U8toBin_U0_src_cols_V_read,
    internal_full_n_reg_0,
    Q,
    internal_full_n_reg_1,
    SS);
  output img_original_1_cols_s_full_n;
  output img_original_1_cols_s_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input U8toBin_U0_src_cols_V_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input internal_full_n_reg_1;
  input [0:0]SS;

  wire [31:0]Q;
  wire [0:0]SS;
  wire U8toBin_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_original_1_cols_s_empty_n;
  wire img_original_1_cols_s_full_n;
  wire internal_empty_n_i_1__35_n_0;
  wire internal_empty_n_i_2__24_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__35_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_shiftReg_26 U_fifo_w32_d4_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_original_1_cols_s_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(img_original_1_cols_s_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_original_1_cols_s_empty_n),
        .I4(U8toBin_U0_src_cols_V_read),
        .I5(internal_empty_n_i_2__24_n_0),
        .O(internal_empty_n_i_1__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__24
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_0),
        .Q(img_original_1_cols_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(U8toBin_U0_src_cols_V_read),
        .I3(img_original_1_cols_s_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_original_1_cols_s_full_n),
        .O(internal_full_n_i_1__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__25
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_0),
        .Q(img_original_1_cols_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_original_1_cols_s_empty_n),
        .I1(U8toBin_U0_src_cols_V_read),
        .I2(img_original_1_cols_s_full_n),
        .I3(internal_full_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_0),
        .I2(img_original_1_cols_s_full_n),
        .I3(U8toBin_U0_src_cols_V_read),
        .I4(img_original_1_cols_s_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_1),
        .I3(U8toBin_U0_src_cols_V_read),
        .I4(img_original_1_cols_s_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_16
   (img_original_1_rows_s_full_n,
    img_original_1_rows_s_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    U8toBin_U0_src_cols_V_read,
    internal_full_n_reg_0,
    Q,
    internal_full_n_reg_1,
    SS);
  output img_original_1_rows_s_full_n;
  output img_original_1_rows_s_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input U8toBin_U0_src_cols_V_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input internal_full_n_reg_1;
  input [0:0]SS;

  wire [31:0]Q;
  wire [0:0]SS;
  wire U8toBin_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_original_1_rows_s_empty_n;
  wire img_original_1_rows_s_full_n;
  wire internal_empty_n_i_1__32_n_0;
  wire internal_empty_n_i_2__23_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__32_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_original_1_rows_s_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(img_original_1_rows_s_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_original_1_rows_s_empty_n),
        .I4(U8toBin_U0_src_cols_V_read),
        .I5(internal_empty_n_i_2__23_n_0),
        .O(internal_empty_n_i_1__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__23
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_0),
        .Q(img_original_1_rows_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(U8toBin_U0_src_cols_V_read),
        .I3(img_original_1_rows_s_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_original_1_rows_s_full_n),
        .O(internal_full_n_i_1__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__24
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_0),
        .Q(img_original_1_rows_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_original_1_rows_s_empty_n),
        .I1(U8toBin_U0_src_cols_V_read),
        .I2(img_original_1_rows_s_full_n),
        .I3(internal_full_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_0),
        .I2(img_original_1_rows_s_full_n),
        .I3(U8toBin_U0_src_cols_V_read),
        .I4(img_original_1_rows_s_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_1),
        .I3(U8toBin_U0_src_cols_V_read),
        .I4(img_original_1_rows_s_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr,
    Q,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_shiftReg_26
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr,
    Q,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_1_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_shiftReg_27
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr,
    Q,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_rows_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_shiftReg_29
   (\mOutPtr_reg[2] ,
    out,
    internal_full_n_reg,
    img_original_0_rows_s_full_n,
    img_original_1_cols_s_full_n,
    img_original_1_rows_s_full_n,
    internal_full_n_reg_0,
    mOutPtr,
    Q,
    ap_clk);
  output \mOutPtr_reg[2] ;
  output [31:0]out;
  input internal_full_n_reg;
  input img_original_0_rows_s_full_n;
  input img_original_1_cols_s_full_n;
  input img_original_1_rows_s_full_n;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire img_original_0_rows_s_full_n;
  wire img_original_1_cols_s_full_n;
  wire img_original_1_rows_s_full_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[2] ;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_original_0_cols_s_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_start_i_10
       (.I0(internal_full_n_reg),
        .I1(img_original_0_rows_s_full_n),
        .I2(img_original_1_cols_s_full_n),
        .I3(img_original_1_rows_s_full_n),
        .O(\mOutPtr_reg[2] ));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d5_A
   (img_1_bin_cols_V_c_empty_n,
    img_1_bin_cols_V_c_full_n,
    out,
    Duplicate_U0_src_cols_V_read,
    internal_full_n_reg_0,
    Q,
    ap_clk,
    SS,
    Duplicate_U0_ap_start,
    img_1_bin_rows_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output img_1_bin_cols_V_c_empty_n;
  output img_1_bin_cols_V_c_full_n;
  output [31:0]out;
  input Duplicate_U0_src_cols_V_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input ap_clk;
  input [0:0]SS;
  input Duplicate_U0_ap_start;
  input img_1_bin_rows_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_cols_V_read;
  wire [31:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_1_bin_cols_V_c_empty_n;
  wire img_1_bin_cols_V_c_full_n;
  wire img_1_bin_rows_V_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire \mOutPtr[3]_i_3__4_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d5_A_shiftReg_36 U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_cols_reg[31] (Q),
        .internal_full_n_reg(img_1_bin_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(img_1_bin_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_1_bin_cols_V_c_empty_n),
        .I4(Duplicate_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(img_1_bin_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Duplicate_U0_src_cols_V_read),
        .I3(img_1_bin_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_1_bin_cols_V_c_full_n),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(img_1_bin_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Duplicate_U0_src_cols_V_read),
        .I2(img_1_bin_cols_V_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(img_1_bin_cols_V_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Duplicate_U0_src_cols_V_read),
        .I2(img_1_bin_cols_V_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__4 
       (.I0(internal_full_n_reg_0),
        .I1(img_1_bin_cols_V_c_full_n),
        .I2(Duplicate_U0_ap_start),
        .I3(img_1_bin_rows_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(img_1_bin_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__4 
       (.I0(\mOutPtr[3]_i_3__4_n_0 ),
        .I1(Duplicate_U0_src_cols_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__4 
       (.I0(img_1_bin_cols_V_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(img_1_bin_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_3__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d5_A_6
   (\mOutPtr_reg[3]_0 ,
    img_1_bin_rows_V_c_empty_n,
    out,
    img_2_cols_V_c_full_n,
    Hdist_rows_V_c_full_n,
    img_1_bin_cols_V_c_full_n,
    Duplicate_U0_src_cols_V_read,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    start_once_reg_reg,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    Q,
    ap_clk,
    SS,
    Duplicate_U0_ap_start,
    img_1_bin_cols_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    internal_full_n_reg_4);
  output \mOutPtr_reg[3]_0 ;
  output img_1_bin_rows_V_c_empty_n;
  output [31:0]out;
  input img_2_cols_V_c_full_n;
  input Hdist_rows_V_c_full_n;
  input img_1_bin_cols_V_c_full_n;
  input Duplicate_U0_src_cols_V_read;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input start_once_reg_reg;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input [31:0]Q;
  input ap_clk;
  input [0:0]SS;
  input Duplicate_U0_ap_start;
  input img_1_bin_cols_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input internal_full_n_reg_4;

  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_cols_V_read;
  wire Hdist_rows_V_c_full_n;
  wire [31:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_1_bin_cols_V_c_empty_n;
  wire img_1_bin_cols_V_c_full_n;
  wire img_1_bin_rows_V_c_empty_n;
  wire img_1_bin_rows_V_c_full_n;
  wire img_2_cols_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_2__6_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire \mOutPtr[3]_i_3__3_n_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire start_once_reg_reg;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d5_A_shiftReg U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .img_1_bin_rows_V_c_full_n(img_1_bin_rows_V_c_full_n),
        .\int_rows_reg[31] (Q),
        .internal_full_n_reg(internal_full_n_reg_0),
        .out(out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_start_i_7
       (.I0(img_1_bin_rows_V_c_full_n),
        .I1(img_2_cols_V_c_full_n),
        .I2(Hdist_rows_V_c_full_n),
        .I3(img_1_bin_cols_V_c_full_n),
        .O(\mOutPtr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(img_1_bin_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_1_bin_rows_V_c_empty_n),
        .I4(Duplicate_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(img_1_bin_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Duplicate_U0_src_cols_V_read),
        .I3(img_1_bin_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_1_bin_rows_V_c_full_n),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(img_1_bin_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Duplicate_U0_src_cols_V_read),
        .I2(img_1_bin_rows_V_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(img_1_bin_rows_V_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Duplicate_U0_src_cols_V_read),
        .I2(img_1_bin_rows_V_c_empty_n),
        .I3(\mOutPtr[2]_i_2__6_n_0 ),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__6 
       (.I0(internal_full_n_reg_1),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_2),
        .I4(internal_full_n_reg_3),
        .I5(img_1_bin_rows_V_c_full_n),
        .O(\mOutPtr[2]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__3 
       (.I0(internal_full_n_reg_0),
        .I1(img_1_bin_rows_V_c_full_n),
        .I2(Duplicate_U0_ap_start),
        .I3(img_1_bin_cols_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(img_1_bin_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr[3]_i_3__3_n_0 ),
        .I1(Duplicate_U0_src_cols_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__3 
       (.I0(img_1_bin_rows_V_c_full_n),
        .I1(internal_full_n_reg_3),
        .I2(internal_full_n_reg_4),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(internal_full_n_reg_1),
        .I5(img_1_bin_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_3__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d5_A_shiftReg
   (out,
    img_1_bin_rows_V_c_full_n,
    internal_full_n_reg,
    Q,
    \int_rows_reg[31] ,
    ap_clk);
  output [31:0]out;
  input img_1_bin_rows_V_c_full_n;
  input internal_full_n_reg;
  input [3:0]Q;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire img_1_bin_rows_V_c_full_n;
  wire [31:0]\int_rows_reg[31] ;
  wire internal_full_n_reg;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(img_1_bin_rows_V_c_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d5_A_shiftReg_36
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_cols_reg[31] ,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_cols_reg[31] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_1_bin_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A
   (Reduce_U0_src_cols_V_read,
    img_1_cols_V_c_empty_n,
    img_1_cols_V_c_full_n,
    \mOutPtr_reg[2]_0 ,
    out,
    img_1_rows_V_c_empty_n,
    Q,
    Reduce_U0_ap_start,
    internal_full_n_reg_0,
    img_2_rows_V_c_full_n,
    \int_cols_reg[31] ,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output Reduce_U0_src_cols_V_read;
  output img_1_cols_V_c_empty_n;
  output img_1_cols_V_c_full_n;
  output \mOutPtr_reg[2]_0 ;
  output [31:0]out;
  input img_1_rows_V_c_empty_n;
  input [0:0]Q;
  input Reduce_U0_ap_start;
  input internal_full_n_reg_0;
  input img_2_rows_V_c_full_n;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire [0:0]Q;
  wire Reduce_U0_ap_start;
  wire Reduce_U0_src_cols_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_1_cols_V_c_empty_n;
  wire img_1_cols_V_c_full_n;
  wire img_1_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire [31:0]\int_cols_reg[31] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr[3]_i_3__0_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_shiftReg_34 U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_cols_reg[31] (\int_cols_reg[31] ),
        .internal_full_n_reg(img_1_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT2 #(
    .INIT(4'h7)) 
    int_ap_start_i_6
       (.I0(img_1_cols_V_c_full_n),
        .I1(img_2_rows_V_c_full_n),
        .O(\mOutPtr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(img_1_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_1_cols_V_c_empty_n),
        .I4(Reduce_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(img_1_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Reduce_U0_src_cols_V_read),
        .I3(img_1_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_1_cols_V_c_full_n),
        .O(internal_full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(img_1_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Reduce_U0_src_cols_V_read),
        .I2(img_1_cols_V_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(img_1_cols_V_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Reduce_U0_src_cols_V_read),
        .I2(img_1_cols_V_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__0 
       (.I0(internal_full_n_reg_0),
        .I1(img_1_cols_V_c_full_n),
        .I2(Reduce_U0_ap_start),
        .I3(Q),
        .I4(img_1_rows_V_c_empty_n),
        .I5(img_1_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr[3]_i_3__0_n_0 ),
        .I1(Reduce_U0_src_cols_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(img_1_cols_V_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(img_1_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  LUT4 #(
    .INIT(16'h8000)) 
    \src_rows_V_read_reg_94[31]_i_1 
       (.I0(img_1_cols_V_c_empty_n),
        .I1(img_1_rows_V_c_empty_n),
        .I2(Q),
        .I3(Reduce_U0_ap_start),
        .O(Reduce_U0_src_cols_V_read));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_11
   (img_2_rows_V_c_empty_n,
    img_2_rows_V_c_full_n,
    out,
    Reduce_my_U0_src_cols_V_read,
    internal_full_n_reg_0,
    Q,
    ap_clk,
    SS,
    img_2_cols_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    Reduce_my_U0_ap_start,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output img_2_rows_V_c_empty_n;
  output img_2_rows_V_c_full_n;
  output [31:0]out;
  input Reduce_my_U0_src_cols_V_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input ap_clk;
  input [0:0]SS;
  input img_2_cols_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input Reduce_my_U0_ap_start;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire [31:0]Q;
  wire Reduce_my_U0_ap_start;
  wire Reduce_my_U0_src_cols_V_read;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_2_cols_V_c_empty_n;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr[3]_i_3__1_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_shiftReg U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_rows_reg[31] (Q),
        .internal_full_n_reg(img_2_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(img_2_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_2_rows_V_c_empty_n),
        .I4(Reduce_my_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(img_2_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Reduce_my_U0_src_cols_V_read),
        .I3(img_2_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_2_rows_V_c_full_n),
        .O(internal_full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(img_2_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(img_2_rows_V_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(img_2_rows_V_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(img_2_rows_V_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__1 
       (.I0(internal_full_n_reg_0),
        .I1(img_2_rows_V_c_full_n),
        .I2(img_2_cols_V_c_empty_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(Reduce_my_U0_ap_start),
        .I5(img_2_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr[3]_i_3__1_n_0 ),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__1 
       (.I0(img_2_rows_V_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(img_2_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_8
   (\mOutPtr_reg[3]_0 ,
    img_1_rows_V_c_full_n,
    img_1_rows_V_c_empty_n,
    out,
    Block_Mat_exit2817_p_U0_ap_start,
    start_once_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    Reduce_U0_src_cols_V_read,
    internal_full_n_reg_3,
    Q,
    ap_clk,
    SS,
    Reduce_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    img_1_cols_V_c_empty_n,
    ap_rst_n,
    internal_full_n_reg_4,
    internal_full_n_reg_5,
    internal_full_n_reg_6,
    internal_full_n_reg_7);
  output \mOutPtr_reg[3]_0 ;
  output img_1_rows_V_c_full_n;
  output img_1_rows_V_c_empty_n;
  output [31:0]out;
  input Block_Mat_exit2817_p_U0_ap_start;
  input start_once_reg;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input Reduce_U0_src_cols_V_read;
  input internal_full_n_reg_3;
  input [31:0]Q;
  input ap_clk;
  input [0:0]SS;
  input Reduce_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input img_1_cols_V_c_empty_n;
  input ap_rst_n;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;
  input internal_full_n_reg_6;
  input internal_full_n_reg_7;

  wire Block_Mat_exit2817_p_U0_ap_start;
  wire [31:0]Q;
  wire Reduce_U0_ap_start;
  wire Reduce_U0_src_cols_V_read;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_1_cols_V_c_empty_n;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire internal_full_n_reg_6;
  wire internal_full_n_reg_7;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr[3]_i_3_n_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire start_once_reg;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_shiftReg_32 U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_rows_reg[31] (Q),
        .internal_full_n_reg(img_1_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_3),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(img_1_rows_V_c_full_n),
        .I2(internal_full_n_reg_3),
        .I3(img_1_rows_V_c_empty_n),
        .I4(Reduce_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(img_1_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Reduce_U0_src_cols_V_read),
        .I3(img_1_rows_V_c_empty_n),
        .I4(internal_full_n_reg_3),
        .I5(img_1_rows_V_c_full_n),
        .O(internal_full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(img_1_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Reduce_U0_src_cols_V_read),
        .I2(img_1_rows_V_c_empty_n),
        .I3(internal_full_n_reg_3),
        .I4(img_1_rows_V_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Reduce_U0_src_cols_V_read),
        .I2(img_1_rows_V_c_empty_n),
        .I3(internal_full_n_reg_4),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1 
       (.I0(internal_full_n_reg_3),
        .I1(img_1_rows_V_c_full_n),
        .I2(Reduce_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(img_1_cols_V_c_empty_n),
        .I5(img_1_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr[3]_i_3_n_0 ),
        .I1(Reduce_U0_src_cols_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3 
       (.I0(img_1_rows_V_c_full_n),
        .I1(internal_full_n_reg_5),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(internal_full_n_reg_6),
        .I4(internal_full_n_reg_7),
        .I5(img_1_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F7F7F77)) 
    \mOutPtr[3]_i_4 
       (.I0(img_1_rows_V_c_full_n),
        .I1(Block_Mat_exit2817_p_U0_ap_start),
        .I2(start_once_reg),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(internal_full_n_reg_2),
        .O(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_9
   (img_2_cols_V_c_empty_n,
    img_2_cols_V_c_full_n,
    out,
    Reduce_my_U0_src_cols_V_read,
    internal_full_n_reg_0,
    Q,
    ap_clk,
    SS,
    img_2_rows_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    Reduce_my_U0_ap_start,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output img_2_cols_V_c_empty_n;
  output img_2_cols_V_c_full_n;
  output [31:0]out;
  input Reduce_my_U0_src_cols_V_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input ap_clk;
  input [0:0]SS;
  input img_2_rows_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input Reduce_my_U0_ap_start;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire [31:0]Q;
  wire Reduce_my_U0_ap_start;
  wire Reduce_my_U0_src_cols_V_read;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_2_cols_V_c_empty_n;
  wire img_2_cols_V_c_full_n;
  wire img_2_rows_V_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire \mOutPtr[3]_i_3__2_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_shiftReg_31 U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_cols_reg[31] (Q),
        .internal_full_n_reg(img_2_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(img_2_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_2_cols_V_c_empty_n),
        .I4(Reduce_my_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(img_2_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Reduce_my_U0_src_cols_V_read),
        .I3(img_2_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_2_cols_V_c_full_n),
        .O(internal_full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(img_2_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(img_2_cols_V_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(img_2_cols_V_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(img_2_cols_V_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__2 
       (.I0(internal_full_n_reg_0),
        .I1(img_2_cols_V_c_full_n),
        .I2(img_2_rows_V_c_empty_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(Reduce_my_U0_ap_start),
        .I5(img_2_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr[3]_i_3__2_n_0 ),
        .I1(Reduce_my_U0_src_cols_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__2 
       (.I0(img_2_cols_V_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(img_2_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_3__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_rows_reg[31] ,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_rows_reg[31] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_shiftReg_31
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_cols_reg[31] ,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_cols_reg[31] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_shiftReg_32
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_rows_reg[31] ,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_rows_reg[31] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_shiftReg_34
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_cols_reg[31] ,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]\int_cols_reg[31] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A
   (Hdist_rows_V_c_empty_n,
    Hdist_rows_V_c_full_n,
    S,
    out,
    \icmp_reg_567_reg[0] ,
    \icmp_reg_567_reg[0]_0 ,
    \icmp_reg_567_reg[0]_1 ,
    find_boundary_shrink_U0_Hdist_rows_V_read,
    internal_full_n_reg_0,
    Q,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output Hdist_rows_V_c_empty_n;
  output Hdist_rows_V_c_full_n;
  output [2:0]S;
  output [31:0]out;
  output [3:0]\icmp_reg_567_reg[0] ;
  output [3:0]\icmp_reg_567_reg[0]_0 ;
  output [3:0]\icmp_reg_567_reg[0]_1 ;
  input find_boundary_shrink_U0_Hdist_rows_V_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire Hdist_rows_V_c_empty_n;
  wire Hdist_rows_V_c_full_n;
  wire [31:0]Q;
  wire [2:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_U0_Hdist_rows_V_read;
  wire [3:0]\icmp_reg_567_reg[0] ;
  wire [3:0]\icmp_reg_567_reg[0]_0 ;
  wire [3:0]\icmp_reg_567_reg[0]_1 ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__5_n_0 ;
  wire \mOutPtr[3]_i_3__5_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_shiftReg_42 U_fifo_w32_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .S(S),
        .ap_clk(ap_clk),
        .\icmp_reg_567_reg[0] (\icmp_reg_567_reg[0] ),
        .\icmp_reg_567_reg[0]_0 (\icmp_reg_567_reg[0]_0 ),
        .\icmp_reg_567_reg[0]_1 (\icmp_reg_567_reg[0]_1 ),
        .\int_rows_reg[31] (Q),
        .internal_full_n_reg(Hdist_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(Hdist_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(Hdist_rows_V_c_empty_n),
        .I4(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(Hdist_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I3(Hdist_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(Hdist_rows_V_c_full_n),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(Hdist_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(Hdist_rows_V_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(Hdist_rows_V_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(Hdist_rows_V_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__5 
       (.I0(internal_full_n_reg_0),
        .I1(Hdist_rows_V_c_full_n),
        .I2(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I3(Hdist_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__5 
       (.I0(\mOutPtr[3]_i_3__5_n_0 ),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__5 
       (.I0(Hdist_rows_V_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(Hdist_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_3__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__5_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_0
   (Vdist_cols_V_c_empty_n,
    Vdist_cols_V_c_full_n,
    S,
    out,
    \tmp_i_i_reg_553_reg[0] ,
    \tmp_i_i_reg_553_reg[0]_0 ,
    \tmp_i_i_reg_553_reg[0]_1 ,
    DI,
    find_boundary_shrink_1_U0_shrink_x_max_read,
    internal_full_n_reg_0,
    Q,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output Vdist_cols_V_c_empty_n;
  output Vdist_cols_V_c_full_n;
  output [3:0]S;
  output [31:0]out;
  output [3:0]\tmp_i_i_reg_553_reg[0] ;
  output [3:0]\tmp_i_i_reg_553_reg[0]_0 ;
  output [3:0]\tmp_i_i_reg_553_reg[0]_1 ;
  output [0:0]DI;
  input find_boundary_shrink_1_U0_shrink_x_max_read;
  input internal_full_n_reg_0;
  input [31:0]Q;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire [0:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire Vdist_cols_V_c_empty_n;
  wire Vdist_cols_V_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_1_U0_shrink_x_max_read;
  wire internal_empty_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__23_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__6_n_0 ;
  wire \mOutPtr[3]_i_3__6_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire [3:0]\tmp_i_i_reg_553_reg[0] ;
  wire [3:0]\tmp_i_i_reg_553_reg[0]_0 ;
  wire [3:0]\tmp_i_i_reg_553_reg[0]_1 ;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_shiftReg_41 U_fifo_w32_d7_A_ram
       (.DI(DI),
        .Q(mOutPtr_reg__0),
        .S(S),
        .ap_clk(ap_clk),
        .\int_cols_reg[31] (Q),
        .internal_full_n_reg(Vdist_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out),
        .\tmp_i_i_reg_553_reg[0] (\tmp_i_i_reg_553_reg[0] ),
        .\tmp_i_i_reg_553_reg[0]_0 (\tmp_i_i_reg_553_reg[0]_0 ),
        .\tmp_i_i_reg_553_reg[0]_1 (\tmp_i_i_reg_553_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(Vdist_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(Vdist_cols_V_c_empty_n),
        .I4(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(Vdist_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I3(Vdist_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(Vdist_cols_V_c_full_n),
        .O(internal_full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(Vdist_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(Vdist_cols_V_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(Vdist_cols_V_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(Vdist_cols_V_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__6 
       (.I0(internal_full_n_reg_0),
        .I1(Vdist_cols_V_c_full_n),
        .I2(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I3(Vdist_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__6 
       (.I0(\mOutPtr[3]_i_3__6_n_0 ),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__6 
       (.I0(Vdist_cols_V_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(Vdist_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_3__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__23_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__6_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_20
   (threshold_height_c_empty_n,
    threshold_height_c_full_n,
    out,
    find_boundary_shrink_U0_Hdist_rows_V_read,
    internal_full_n_reg_0,
    in,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output threshold_height_c_empty_n;
  output threshold_height_c_full_n;
  output [15:0]out;
  input find_boundary_shrink_U0_Hdist_rows_V_read;
  input internal_full_n_reg_0;
  input [15:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_U0_Hdist_rows_V_read;
  wire [15:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__25_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_2__8_n_0 ;
  wire \mOutPtr[3]_i_3__8_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;
  wire threshold_height_c_empty_n;
  wire threshold_height_c_full_n;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_shiftReg_22 U_fifo_w32_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(threshold_height_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(threshold_height_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(threshold_height_c_empty_n),
        .I4(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(threshold_height_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I3(threshold_height_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(threshold_height_c_full_n),
        .O(internal_full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(threshold_height_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__25 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(threshold_height_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(threshold_height_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__25_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(threshold_height_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__8 
       (.I0(internal_full_n_reg_0),
        .I1(threshold_height_c_full_n),
        .I2(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I3(threshold_height_c_empty_n),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__8 
       (.I0(\mOutPtr[3]_i_3__8_n_0 ),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__8 
       (.I0(threshold_height_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(threshold_height_c_empty_n),
        .O(\mOutPtr[3]_i_3__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[1]_i_1__25_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[3]_i_2__8_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_21
   (threshold_width_c_empty_n,
    threshold_width_c_full_n,
    out,
    find_boundary_shrink_1_U0_shrink_x_max_read,
    internal_full_n_reg_0,
    in,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output threshold_width_c_empty_n;
  output threshold_width_c_full_n;
  output [15:0]out;
  input find_boundary_shrink_1_U0_shrink_x_max_read;
  input internal_full_n_reg_0;
  input [15:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_1_U0_shrink_x_max_read;
  wire [15:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__24_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_2__7_n_0 ;
  wire \mOutPtr[3]_i_3__7_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;
  wire threshold_width_c_empty_n;
  wire threshold_width_c_full_n;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_shiftReg U_fifo_w32_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(threshold_width_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(threshold_width_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(threshold_width_c_empty_n),
        .I4(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(threshold_width_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I3(threshold_width_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(threshold_width_c_full_n),
        .O(internal_full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__9
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(threshold_width_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__24 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(threshold_width_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(threshold_width_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__24_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(threshold_width_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__7 
       (.I0(internal_full_n_reg_0),
        .I1(threshold_width_c_full_n),
        .I2(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I3(threshold_width_c_empty_n),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__7 
       (.I0(\mOutPtr[3]_i_3__7_n_0 ),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__7 
       (.I0(threshold_width_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(threshold_width_c_empty_n),
        .O(\mOutPtr[3]_i_3__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__24_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_2__7_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    in,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_width_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_shiftReg_22
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    in,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\threshold_height_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_shiftReg_41
   (S,
    out,
    \tmp_i_i_reg_553_reg[0] ,
    \tmp_i_i_reg_553_reg[0]_0 ,
    \tmp_i_i_reg_553_reg[0]_1 ,
    DI,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_cols_reg[31] ,
    ap_clk);
  output [3:0]S;
  output [31:0]out;
  output [3:0]\tmp_i_i_reg_553_reg[0] ;
  output [3:0]\tmp_i_i_reg_553_reg[0]_0 ;
  output [3:0]\tmp_i_i_reg_553_reg[0]_1 ;
  output [0:0]DI;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [31:0]\int_cols_reg[31] ;
  input ap_clk;

  wire [0:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire [31:0]\int_cols_reg[31] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [3:0]\tmp_i_i_reg_553_reg[0] ;
  wire [3:0]\tmp_i_i_reg_553_reg[0]_0 ;
  wire [3:0]\tmp_i_i_reg_553_reg[0]_1 ;

  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][16]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][17]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][18]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][19]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][20]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][21]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][22]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][23]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][24]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][25]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][26]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][27]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][28]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][29]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][30]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][31]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Vdist_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[31] [9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_10 
       (.I0(out[22]),
        .I1(out[23]),
        .O(\tmp_i_i_reg_553_reg[0] [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_11 
       (.I0(out[20]),
        .I1(out[21]),
        .O(\tmp_i_i_reg_553_reg[0] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_12 
       (.I0(out[18]),
        .I1(out[19]),
        .O(\tmp_i_i_reg_553_reg[0] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_13 
       (.I0(out[16]),
        .I1(out[17]),
        .O(\tmp_i_i_reg_553_reg[0] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_15 
       (.I0(out[14]),
        .I1(out[15]),
        .O(\tmp_i_i_reg_553_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_16 
       (.I0(out[12]),
        .I1(out[13]),
        .O(\tmp_i_i_reg_553_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_17 
       (.I0(out[10]),
        .I1(out[11]),
        .O(\tmp_i_i_reg_553_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_18 
       (.I0(out[8]),
        .I1(out[9]),
        .O(\tmp_i_i_reg_553_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_19 
       (.I0(out[0]),
        .I1(out[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_20 
       (.I0(out[6]),
        .I1(out[7]),
        .O(\tmp_i_i_reg_553_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_21 
       (.I0(out[4]),
        .I1(out[5]),
        .O(\tmp_i_i_reg_553_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_22 
       (.I0(out[2]),
        .I1(out[3]),
        .O(\tmp_i_i_reg_553_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_i_i_reg_553[0]_i_23 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\tmp_i_i_reg_553_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_5 
       (.I0(out[30]),
        .I1(out[31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_6 
       (.I0(out[28]),
        .I1(out[29]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_7 
       (.I0(out[26]),
        .I1(out[27]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_i_reg_553[0]_i_8 
       (.I0(out[24]),
        .I1(out[25]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_shiftReg_42
   (S,
    out,
    \icmp_reg_567_reg[0] ,
    \icmp_reg_567_reg[0]_0 ,
    \icmp_reg_567_reg[0]_1 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_rows_reg[31] ,
    ap_clk);
  output [2:0]S;
  output [31:0]out;
  output [3:0]\icmp_reg_567_reg[0] ;
  output [3:0]\icmp_reg_567_reg[0]_0 ;
  output [3:0]\icmp_reg_567_reg[0]_1 ;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [31:0]\int_rows_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire [3:0]\icmp_reg_567_reg[0] ;
  wire [3:0]\icmp_reg_567_reg[0]_0 ;
  wire [3:0]\icmp_reg_567_reg[0]_1 ;
  wire [31:0]\int_rows_reg[31] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][16]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][17]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][18]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][19]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][20]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][21]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][22]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][23]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][24]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][25]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][26]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][27]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][28]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][29]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][30]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][31]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\Hdist_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[31] [9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_10 
       (.I0(out[27]),
        .I1(out[28]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_11 
       (.I0(out[25]),
        .I1(out[26]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_17 
       (.I0(out[23]),
        .I1(out[24]),
        .O(\icmp_reg_567_reg[0] [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_18 
       (.I0(out[21]),
        .I1(out[22]),
        .O(\icmp_reg_567_reg[0] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_19 
       (.I0(out[19]),
        .I1(out[20]),
        .O(\icmp_reg_567_reg[0] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_20 
       (.I0(out[17]),
        .I1(out[18]),
        .O(\icmp_reg_567_reg[0] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_26 
       (.I0(out[15]),
        .I1(out[16]),
        .O(\icmp_reg_567_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_27 
       (.I0(out[13]),
        .I1(out[14]),
        .O(\icmp_reg_567_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_28 
       (.I0(out[11]),
        .I1(out[12]),
        .O(\icmp_reg_567_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_29 
       (.I0(out[9]),
        .I1(out[10]),
        .O(\icmp_reg_567_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_34 
       (.I0(out[7]),
        .I1(out[8]),
        .O(\icmp_reg_567_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_35 
       (.I0(out[5]),
        .I1(out[6]),
        .O(\icmp_reg_567_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_36 
       (.I0(out[3]),
        .I1(out[4]),
        .O(\icmp_reg_567_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_37 
       (.I0(out[1]),
        .I1(out[2]),
        .O(\icmp_reg_567_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_567[0]_i_9 
       (.I0(out[29]),
        .I1(out[30]),
        .O(S[2]));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A
   (img_0_data_stream_0_full_n,
    img_0_data_stream_0_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    \brmerge_i_reg_441_reg[0] ,
    E,
    \ap_CS_fsm_reg[4] ,
    SS,
    internal_full_n_reg_0,
    \axi_data_V_1_i_reg_266_reg[7] );
  output img_0_data_stream_0_full_n;
  output img_0_data_stream_0_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input \brmerge_i_reg_441_reg[0] ;
  input [0:0]E;
  input \ap_CS_fsm_reg[4] ;
  input [0:0]SS;
  input [0:0]internal_full_n_reg_0;
  input [7:0]\axi_data_V_1_i_reg_266_reg[7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\axi_data_V_1_i_reg_266_reg[7] ;
  wire \brmerge_i_reg_441_reg[0] ;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n_i_1__15_n_0;
  wire internal_full_n_i_2__30_n_0;
  wire [0:0]internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_38 U_fifo_w8_d2_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\axi_data_V_1_i_reg_266_reg[7] (\axi_data_V_1_i_reg_266_reg[7] ),
        .internal_full_n_reg(internal_full_n_reg_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(\brmerge_i_reg_441_reg[0] ),
        .I2(img_0_data_stream_0_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(img_0_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n_i_2__30_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__30
       (.I0(img_0_data_stream_0_empty_n),
        .I1(E),
        .I2(img_0_data_stream_0_full_n),
        .I3(\ap_CS_fsm_reg[4] ),
        .O(internal_full_n_i_2__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__0
       (.I0(E),
        .I1(img_0_data_stream_0_empty_n),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(img_0_data_stream_0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(img_0_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__15 
       (.I0(img_0_data_stream_0_empty_n),
        .I1(E),
        .I2(img_0_data_stream_0_full_n),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(img_0_data_stream_0_full_n),
        .I3(E),
        .I4(img_0_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_10
   (img_2_data_stream_0_full_n,
    img_2_data_stream_0_empty_n,
    \SRL_SIG_reg[0]_0 ,
    S,
    DI,
    ap_clk,
    \SRL_SIG_reg[1][0] ,
    \tmp_i_56_reg_264_reg[0] ,
    DOBDO,
    ap_rst_n,
    mOutPtr110_out,
    Duplicate_U0_dst1_data_stream_V_write,
    dst_buffer_addr_reg_282_pp0_iter1_reg0,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    SS);
  output img_2_data_stream_0_full_n;
  output img_2_data_stream_0_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]S;
  output [0:0]DI;
  input ap_clk;
  input \SRL_SIG_reg[1][0] ;
  input \tmp_i_56_reg_264_reg[0] ;
  input [0:0]DOBDO;
  input ap_rst_n;
  input mOutPtr110_out;
  input Duplicate_U0_dst1_data_stream_V_write;
  input dst_buffer_addr_reg_282_pp0_iter1_reg0;
  input ap_enable_reg_pp0_iter1_reg;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]SS;

  wire [0:0]DI;
  wire [0:0]DOBDO;
  wire Duplicate_U0_dst1_data_stream_V_write;
  wire [0:0]S;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire dst_buffer_addr_reg_282_pp0_iter1_reg0;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n_i_1__22_n_0;
  wire internal_full_n_i_2__32_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_i_56_reg_264_reg[0] ;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_30 U_fifo_w8_d2_A_ram
       (.DI(DI),
        .DOBDO(DOBDO),
        .Duplicate_U0_dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
        .S(S),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_2_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_i_56_reg_264_reg[0] (\tmp_i_56_reg_264_reg[0] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__22
       (.I0(img_2_data_stream_0_empty_n),
        .I1(internal_full_n_i_2__32_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(img_2_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n_i_2__32_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_2_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__22_n_0));
  LUT5 #(
    .INIT(32'h7F000000)) 
    internal_full_n_i_2__32
       (.I0(img_2_data_stream_0_empty_n),
        .I1(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(img_2_data_stream_0_full_n),
        .I4(Duplicate_U0_dst1_data_stream_V_write),
        .O(internal_full_n_i_2__32_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(img_2_data_stream_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1__22 
       (.I0(img_2_data_stream_0_empty_n),
        .I1(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(img_2_data_stream_0_full_n),
        .I4(Duplicate_U0_dst1_data_stream_V_write),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .I4(img_2_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_12
   (img_original_0_data_s_full_n,
    img_original_0_data_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    shiftReg_ce,
    Mat2AXIvideo_U0_img_data_stream_V_read,
    SS,
    \SRL_SIG_reg[1][7] );
  output img_original_0_data_s_full_n;
  output img_original_0_data_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input shiftReg_ce;
  input Mat2AXIvideo_U0_img_data_stream_V_read;
  input [0:0]SS;
  input [7:0]\SRL_SIG_reg[1][7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_original_0_data_s_empty_n;
  wire img_original_0_data_s_full_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_28 U_fifo_w8_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(img_original_0_data_s_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(img_original_0_data_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__18
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_original_0_data_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    internal_full_n_i_2__17
       (.I0(img_original_0_data_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(shiftReg_ce),
        .O(mOutPtr0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(img_original_0_data_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__18 
       (.I0(img_original_0_data_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(img_original_0_data_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_15
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    img_original_1_data_s_full_n,
    img_original_1_data_s_empty_n,
    \tmp_i_52_reg_209_reg[0] ,
    shiftReg_addr,
    Q,
    \tmp_i_52_reg_209_reg[0]_0 ,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[1][6] ,
    \ap_CS_fsm_reg[2] ,
    \exitcond_i_reg_200_reg[0] ,
    U8toBin_U0_dst_data_stream_V_din,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output img_original_1_data_s_full_n;
  output img_original_1_data_s_empty_n;
  output \tmp_i_52_reg_209_reg[0] ;
  output shiftReg_addr;
  output [7:0]Q;
  output [7:0]\tmp_i_52_reg_209_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input \SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[1][6] ;
  input \ap_CS_fsm_reg[2] ;
  input \exitcond_i_reg_200_reg[0] ;
  input [0:0]U8toBin_U0_dst_data_stream_V_din;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[1][6] ;
  wire [0:0]SS;
  wire [0:0]U8toBin_U0_dst_data_stream_V_din;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond_i_reg_200_reg[0] ;
  wire img_original_1_data_s_empty_n;
  wire img_original_1_data_s_full_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__19_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire shiftReg_addr;
  wire \tmp_i_52_reg_209_reg[0] ;
  wire [7:0]\tmp_i_52_reg_209_reg[0]_0 ;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .U8toBin_U0_dst_data_stream_V_din(U8toBin_U0_dst_data_stream_V_din),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\exitcond_i_reg_200_reg[0] (\exitcond_i_reg_200_reg[0] ),
        .\tmp_i_52_reg_209_reg[0] (\tmp_i_52_reg_209_reg[0] ),
        .\tmp_i_52_reg_209_reg[0]_0 (\tmp_i_52_reg_209_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__19
       (.I0(img_original_1_data_s_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(img_original_1_data_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__19
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(img_original_1_data_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(img_original_1_data_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(mOutPtr110_out),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\mOutPtr_reg[1]_1 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_i_52_reg_209[0]_i_5 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_5
   (img_1_bin_data_strea_full_n,
    img_1_bin_data_strea_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    \tmp_i_52_reg_209_reg[0] ,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    Duplicate_U0_dst1_data_stream_V_write,
    exitcond_i_reg_200_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone,
    \ap_CS_fsm_reg[2] ,
    \SRL_SIG_reg[0]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    \SRL_SIG_reg[0]_2 ,
    SS);
  output img_1_bin_data_strea_full_n;
  output img_1_bin_data_strea_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input \tmp_i_52_reg_209_reg[0] ;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input Duplicate_U0_dst1_data_stream_V_write;
  input exitcond_i_reg_200_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\SRL_SIG_reg[0]_2 ;
  input [0:0]SS;

  wire Duplicate_U0_dst1_data_stream_V_write;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [0:0]\SRL_SIG_reg[0]_2 ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire exitcond_i_reg_200_pp0_iter1_reg;
  wire img_1_bin_data_strea_empty_n;
  wire img_1_bin_data_strea_full_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__20_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_i_52_reg_209_reg[0] ;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_35 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_1 ),
        .\SRL_SIG_reg[0]_2 (\SRL_SIG_reg[0]_2 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .exitcond_i_reg_200_pp0_iter1_reg(exitcond_i_reg_200_pp0_iter1_reg),
        .img_1_bin_data_strea_full_n(img_1_bin_data_strea_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_i_52_reg_209_reg[0] (\tmp_i_52_reg_209_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(img_1_bin_data_strea_empty_n),
        .I3(Duplicate_U0_dst1_data_stream_V_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(img_1_bin_data_strea_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__20
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_1_bin_data_strea_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(img_1_bin_data_strea_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__20 
       (.I0(img_1_bin_data_strea_empty_n),
        .I1(Duplicate_U0_dst1_data_stream_V_write),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_empty_n_reg_1),
        .I2(Duplicate_U0_dst1_data_stream_V_write),
        .I3(img_1_bin_data_strea_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_7
   (\tmp_6_reg_241_reg[0] ,
    img_1_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \tmp_6_reg_241_reg[0]_0 ,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[1][0] ,
    tmp_3_reg_237_pp0_iter1_reg0,
    tmp_6_reg_241,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    ap_rst_n,
    Duplicate_U0_dst1_data_stream_V_write);
  output \tmp_6_reg_241_reg[0] ;
  output img_1_data_stream_0_full_n;
  output img_1_data_stream_0_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output \tmp_6_reg_241_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input \SRL_SIG_reg[1][0] ;
  input tmp_3_reg_237_pp0_iter1_reg0;
  input [0:0]tmp_6_reg_241;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input Duplicate_U0_dst1_data_stream_V_write;

  wire Duplicate_U0_dst1_data_stream_V_write;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__21_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire tmp_3_reg_237_pp0_iter1_reg0;
  wire [0:0]tmp_6_reg_241;
  wire \tmp_6_reg_241_reg[0] ;
  wire \tmp_6_reg_241_reg[0]_0 ;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_33 U_fifo_w8_d2_A_ram
       (.Duplicate_U0_dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\tmp_6_reg_241_reg[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .tmp_3_reg_237_pp0_iter1_reg0(tmp_3_reg_237_pp0_iter1_reg0),
        .tmp_6_reg_241(tmp_6_reg_241),
        .\tmp_6_reg_241_reg[0] (\tmp_6_reg_241_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__21
       (.I0(img_1_data_stream_0_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\tmp_6_reg_241_reg[0] ),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(img_1_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__21
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\tmp_6_reg_241_reg[0] ),
        .I3(img_1_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(img_1_data_stream_0_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\tmp_6_reg_241_reg[0] ),
        .I1(mOutPtr110_out),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\tmp_6_reg_241_reg[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg
   (\tmp_i_52_reg_209_reg[0] ,
    Q,
    \tmp_i_52_reg_209_reg[0]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \ap_CS_fsm_reg[2] ,
    \exitcond_i_reg_200_reg[0] ,
    U8toBin_U0_dst_data_stream_V_din,
    E,
    D,
    ap_clk);
  output \tmp_i_52_reg_209_reg[0] ;
  output [7:0]Q;
  output [7:0]\tmp_i_52_reg_209_reg[0]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[1][6]_0 ;
  input \ap_CS_fsm_reg[2] ;
  input \exitcond_i_reg_200_reg[0] ;
  input [0:0]U8toBin_U0_dst_data_stream_V_din;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire [0:0]U8toBin_U0_dst_data_stream_V_din;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire \exitcond_i_reg_200_reg[0] ;
  wire \tmp_i_52_reg_209_reg[0] ;
  wire [7:0]\tmp_i_52_reg_209_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\tmp_i_52_reg_209_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\tmp_i_52_reg_209_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\tmp_i_52_reg_209_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\tmp_i_52_reg_209_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\tmp_i_52_reg_209_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\tmp_i_52_reg_209_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\tmp_i_52_reg_209_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\tmp_i_52_reg_209_reg[0]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000BF)) 
    \tmp_i_52_reg_209[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[0][2]_0 ),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\exitcond_i_reg_200_reg[0] ),
        .I5(U8toBin_U0_dst_data_stream_V_din),
        .O(\tmp_i_52_reg_209_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_28
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    \SRL_SIG_reg[1][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_30
   (\SRL_SIG_reg[1][0]_0 ,
    S,
    DI,
    \SRL_SIG_reg[1][0]_1 ,
    ap_clk,
    \tmp_i_56_reg_264_reg[0] ,
    DOBDO,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    internal_full_n_reg,
    Duplicate_U0_dst1_data_stream_V_write);
  output \SRL_SIG_reg[1][0]_0 ;
  output [0:0]S;
  output [0:0]DI;
  input \SRL_SIG_reg[1][0]_1 ;
  input ap_clk;
  input \tmp_i_56_reg_264_reg[0] ;
  input [0:0]DOBDO;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input internal_full_n_reg;
  input Duplicate_U0_dst1_data_stream_V_write;

  wire [0:0]DI;
  wire [0:0]DOBDO;
  wire Duplicate_U0_dst1_data_stream_V_write;
  wire [0:0]S;
  wire \SRL_SIG[1][0]_i_1__1_n_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \tmp_i_56_reg_264_reg[0] ;

  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(internal_full_n_reg),
        .I2(Duplicate_U0_dst1_data_stream_V_write),
        .I3(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__1_n_0 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[1][0]_1 ),
        .Q(\SRL_SIG_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__1_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_288[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DI));
  LUT6 #(
    .INIT(64'hBBBB4B44B4BB4444)) 
    \tmp_9_reg_288[3]_i_9 
       (.I0(\tmp_i_56_reg_264_reg[0] ),
        .I1(DOBDO),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(S));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_33
   (\SRL_SIG_reg[0]_0 ,
    \tmp_6_reg_241_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_clk,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    tmp_3_reg_237_pp0_iter1_reg0,
    tmp_6_reg_241,
    img_1_data_stream_0_full_n,
    Duplicate_U0_dst1_data_stream_V_write);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output \tmp_6_reg_241_reg[0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input tmp_3_reg_237_pp0_iter1_reg0;
  input [0:0]tmp_6_reg_241;
  input img_1_data_stream_0_full_n;
  input Duplicate_U0_dst1_data_stream_V_write;

  wire Duplicate_U0_dst1_data_stream_V_write;
  wire \SRL_SIG[1][0]_i_1__0_n_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire img_1_data_stream_0_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire tmp_3_reg_237_pp0_iter1_reg0;
  wire [0:0]tmp_6_reg_241;
  wire \tmp_6_reg_241_reg[0] ;

  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(img_1_data_stream_0_full_n),
        .I2(Duplicate_U0_dst1_data_stream_V_write),
        .I3(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__0_n_0 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[1][0]_0 ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__0_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \tmp_6_reg_241[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(tmp_3_reg_237_pp0_iter1_reg0),
        .I5(tmp_6_reg_241),
        .O(\tmp_6_reg_241_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_35
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    \tmp_i_52_reg_209_reg[0] ,
    ap_clk,
    img_1_bin_data_strea_full_n,
    exitcond_i_reg_200_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \SRL_SIG_reg[0]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    \SRL_SIG_reg[0]_2 );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][0]_1 ;
  output \SRL_SIG_reg[0][0]_2 ;
  input \tmp_i_52_reg_209_reg[0] ;
  input ap_clk;
  input img_1_bin_data_strea_full_n;
  input exitcond_i_reg_200_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\SRL_SIG_reg[0]_2 ;

  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [0:0]\SRL_SIG_reg[0]_2 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire exitcond_i_reg_200_pp0_iter1_reg;
  wire img_1_bin_data_strea_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \tmp_i_52_reg_209_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFCCAC0000CCAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(\SRL_SIG_reg[0]_1 ),
        .O(\SRL_SIG_reg[0][0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFCCAC0000CCAC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(\SRL_SIG_reg[0]_2 ),
        .O(\SRL_SIG_reg[0][0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(img_1_bin_data_strea_full_n),
        .I2(exitcond_i_reg_200_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_52_reg_209_reg[0] ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_shiftReg_38
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    \axi_data_V_1_i_reg_266_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]internal_full_n_reg;
  input [7:0]\axi_data_V_1_i_reg_266_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]\axi_data_V_1_i_reg_266_reg[7] ;
  wire [0:0]internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\axi_data_V_1_i_reg_266_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\axi_data_V_1_i_reg_266_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\axi_data_V_1_i_reg_266_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\axi_data_V_1_i_reg_266_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\axi_data_V_1_i_reg_266_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\axi_data_V_1_i_reg_266_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\axi_data_V_1_i_reg_266_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\axi_data_V_1_i_reg_266_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A
   (shrink_x_max_c_empty_n,
    shrink_x_max_c_full_n,
    out,
    find_boundary_shrink_1_U0_shrink_x_max_read,
    internal_full_n_reg_0,
    in,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output shrink_x_max_c_empty_n;
  output shrink_x_max_c_full_n;
  output [7:0]out;
  input find_boundary_shrink_1_U0_shrink_x_max_read;
  input internal_full_n_reg_0;
  input [7:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_1_U0_shrink_x_max_read;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__27_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_2__10_n_0 ;
  wire \mOutPtr[3]_i_3__10_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [7:0]out;
  wire shrink_x_max_c_empty_n;
  wire shrink_x_max_c_full_n;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_shiftReg_25 U_fifo_w8_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(shrink_x_max_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(shrink_x_max_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(shrink_x_max_c_empty_n),
        .I4(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(shrink_x_max_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I3(shrink_x_max_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(shrink_x_max_c_full_n),
        .O(internal_full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__12
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(shrink_x_max_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__27 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(shrink_x_max_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(shrink_x_max_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__27_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(shrink_x_max_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__10 
       (.I0(internal_full_n_reg_0),
        .I1(shrink_x_max_c_full_n),
        .I2(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I3(shrink_x_max_c_empty_n),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__10 
       (.I0(\mOutPtr[3]_i_3__10_n_0 ),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__10 
       (.I0(shrink_x_max_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(shrink_x_max_c_empty_n),
        .O(\mOutPtr[3]_i_3__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[1]_i_1__27_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[3]_i_2__10_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d7_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_17
   (\mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[3]_0 ,
    \shrink_x_min_read_reg_530_reg[0] ,
    out,
    internal_full_n_reg_0,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg,
    img_1_rows_V_c_full_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    shrink_x_max_c_empty_n,
    Q,
    Vdist_cols_V_c_empty_n,
    find_boundary_shrink_1_U0_shrink_x_max_read,
    start_once_reg_reg,
    shrink_x_max_c_full_n,
    threshold_width_c_full_n,
    threshold_height_c_full_n,
    Vdist_cols_V_c_full_n,
    in,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_3);
  output \mOutPtr_reg[0]_0 ;
  output \mOutPtr_reg[3]_0 ;
  output \shrink_x_min_read_reg_530_reg[0] ;
  output [7:0]out;
  input internal_full_n_reg_0;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  input img_1_rows_V_c_full_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input shrink_x_max_c_empty_n;
  input [0:0]Q;
  input Vdist_cols_V_c_empty_n;
  input find_boundary_shrink_1_U0_shrink_x_max_read;
  input start_once_reg_reg;
  input shrink_x_max_c_full_n;
  input threshold_width_c_full_n;
  input threshold_height_c_full_n;
  input Vdist_cols_V_c_full_n;
  input [7:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_3;

  wire [0:0]Q;
  wire [0:0]SS;
  wire Vdist_cols_V_c_empty_n;
  wire Vdist_cols_V_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  wire find_boundary_shrink_1_U0_shrink_x_max_read;
  wire img_1_rows_V_c_full_n;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__26_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_2__12_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_2__9_n_0 ;
  wire \mOutPtr[3]_i_3__9_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [7:0]out;
  wire shrink_x_max_c_empty_n;
  wire shrink_x_max_c_full_n;
  wire shrink_x_min_c_empty_n;
  wire shrink_x_min_c_full_n;
  wire \shrink_x_min_read_reg_530_reg[0] ;
  wire start_once_reg_reg;
  wire threshold_height_c_full_n;
  wire threshold_width_c_full_n;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_shiftReg_24 U_fifo_w8_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(\mOutPtr_reg[0]_0 ),
        .out(out),
        .shrink_x_min_c_full_n(shrink_x_min_c_full_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    int_ap_start_i_3
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(internal_full_n_reg_0),
        .I2(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .I3(img_1_rows_V_c_full_n),
        .I4(internal_full_n_reg_1),
        .I5(internal_full_n_reg_2),
        .O(\mOutPtr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    int_ap_start_i_5
       (.I0(shrink_x_min_c_full_n),
        .I1(shrink_x_max_c_full_n),
        .I2(threshold_width_c_full_n),
        .I3(threshold_height_c_full_n),
        .I4(Vdist_cols_V_c_full_n),
        .O(\mOutPtr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(shrink_x_min_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shrink_x_min_c_empty_n),
        .I4(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(shrink_x_min_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I3(shrink_x_min_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(shrink_x_min_c_full_n),
        .O(internal_full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(shrink_x_min_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(shrink_x_min_c_empty_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(shrink_x_min_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__26_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(shrink_x_min_c_empty_n),
        .I3(\mOutPtr[2]_i_2__12_n_0 ),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mOutPtr[2]_i_2__12 
       (.I0(internal_full_n_reg_2),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg_reg),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg[3]_0 ),
        .I5(shrink_x_min_c_full_n),
        .O(\mOutPtr[2]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shrink_x_min_c_full_n),
        .I2(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I3(shrink_x_min_c_empty_n),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__9 
       (.I0(\mOutPtr[3]_i_3__9_n_0 ),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__9 
       (.I0(shrink_x_min_c_full_n),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_1),
        .I4(internal_full_n_reg_2),
        .I5(shrink_x_min_c_empty_n),
        .O(\mOutPtr[3]_i_3__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_0 ),
        .D(\mOutPtr[1]_i_1__26_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_0 ),
        .D(\mOutPtr[3]_i_2__9_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tmp_i_i_reg_553[0]_i_3 
       (.I0(shrink_x_min_c_empty_n),
        .I1(shrink_x_max_c_empty_n),
        .I2(Q),
        .I3(Vdist_cols_V_c_empty_n),
        .O(\shrink_x_min_read_reg_530_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d7_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_18
   (shrink_y_max_c_empty_n,
    shrink_y_max_c_full_n,
    out,
    find_boundary_shrink_U0_Hdist_rows_V_read,
    internal_full_n_reg_0,
    in,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output shrink_y_max_c_empty_n;
  output shrink_y_max_c_full_n;
  output [7:0]out;
  input find_boundary_shrink_U0_Hdist_rows_V_read;
  input internal_full_n_reg_0;
  input [7:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_U0_Hdist_rows_V_read;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__29_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_2__12_n_0 ;
  wire \mOutPtr[3]_i_3__12_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [7:0]out;
  wire shrink_y_max_c_empty_n;
  wire shrink_y_max_c_full_n;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_shiftReg_23 U_fifo_w8_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(shrink_y_max_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(shrink_y_max_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(shrink_y_max_c_empty_n),
        .I4(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(shrink_y_max_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I3(shrink_y_max_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(shrink_y_max_c_full_n),
        .O(internal_full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__14
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(shrink_y_max_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__29 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(shrink_y_max_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(shrink_y_max_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__29_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__12 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(shrink_y_max_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__12 
       (.I0(internal_full_n_reg_0),
        .I1(shrink_y_max_c_full_n),
        .I2(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I3(shrink_y_max_c_empty_n),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__12 
       (.I0(\mOutPtr[3]_i_3__12_n_0 ),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__12 
       (.I0(shrink_y_max_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(shrink_y_max_c_empty_n),
        .O(\mOutPtr[3]_i_3__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[1]_i_1__29_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[3]_i_2__12_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d7_A" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_19
   (\shrink_y_min_read_reg_544_reg[0] ,
    shrink_y_min_c_full_n,
    out,
    shrink_y_max_c_empty_n,
    Q,
    Hdist_rows_V_c_empty_n,
    find_boundary_shrink_U0_Hdist_rows_V_read,
    internal_full_n_reg_0,
    in,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5);
  output \shrink_y_min_read_reg_544_reg[0] ;
  output shrink_y_min_c_full_n;
  output [7:0]out;
  input shrink_y_max_c_empty_n;
  input [0:0]Q;
  input Hdist_rows_V_c_empty_n;
  input find_boundary_shrink_U0_Hdist_rows_V_read;
  input internal_full_n_reg_0;
  input [7:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input internal_full_n_reg_3;
  input internal_full_n_reg_4;
  input internal_full_n_reg_5;

  wire Hdist_rows_V_c_empty_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_U0_Hdist_rows_V_read;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__28_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_2__11_n_0 ;
  wire \mOutPtr[3]_i_3__11_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [7:0]out;
  wire shrink_y_max_c_empty_n;
  wire shrink_y_min_c_empty_n;
  wire shrink_y_min_c_full_n;
  wire \shrink_y_min_read_reg_544_reg[0] ;

  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_shiftReg U_fifo_w8_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(shrink_y_min_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \icmp_reg_567[0]_i_3 
       (.I0(shrink_y_min_c_empty_n),
        .I1(shrink_y_max_c_empty_n),
        .I2(Q),
        .I3(Hdist_rows_V_c_empty_n),
        .O(\shrink_y_min_read_reg_544_reg[0] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(shrink_y_min_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(shrink_y_min_c_empty_n),
        .I4(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(shrink_y_min_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I3(shrink_y_min_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(shrink_y_min_c_full_n),
        .O(internal_full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(shrink_y_min_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_1__28 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(shrink_y_min_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(shrink_y_min_c_full_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__28_n_0 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr_reg__0[0]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(shrink_y_min_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr_reg__0[2]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__11 
       (.I0(internal_full_n_reg_0),
        .I1(shrink_y_min_c_full_n),
        .I2(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I3(shrink_y_min_c_empty_n),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \mOutPtr[3]_i_2__11 
       (.I0(\mOutPtr[3]_i_3__11_n_0 ),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[3]),
        .I5(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \mOutPtr[3]_i_3__11 
       (.I0(shrink_y_min_c_full_n),
        .I1(internal_full_n_reg_2),
        .I2(internal_full_n_reg_3),
        .I3(internal_full_n_reg_4),
        .I4(internal_full_n_reg_5),
        .I5(shrink_y_min_c_empty_n),
        .O(\mOutPtr[3]_i_3__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[1]_i_1__28_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[3]_i_2__11_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    in,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__5 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__5 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d7_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_shiftReg_23
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    in,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__6 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__6 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__6 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_y_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d7_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_shiftReg_24
   (out,
    shrink_x_min_c_full_n,
    internal_full_n_reg,
    Q,
    in,
    ap_clk);
  output [7:0]out;
  input shrink_x_min_c_full_n;
  input internal_full_n_reg;
  input [3:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shrink_x_min_c_full_n;

  (* srl_bus_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__3 
       (.I0(shrink_x_min_c_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_min_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d7_A_shiftReg" *) 
module m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_shiftReg_25
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    in,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__4 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__4 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\shrink_x_max_c_U/U_fifo_w8_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_find_boundary_shrink
   (find_boundary_shrink_U0_Hdist_rows_V_read,
    ap_done_reg,
    bound_y_min,
    bound_y_max_ap_vld,
    bound_y_min_ap_vld,
    Q,
    bound_y_max,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    \mOutPtr_reg[1] ,
    ap_clk,
    SS,
    ap_rst_n,
    Hdist_data_stream_0_empty_n,
    ap_sync_done,
    find_boundary_shrink_U0_ap_start,
    threshold_height_c_empty_n,
    internal_empty_n_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \mOutPtr_reg[0]_0 ,
    \int_rows_reg[7] ,
    \int_rows_reg[15] ,
    \int_rows_reg[23] ,
    S,
    out,
    if_dout,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[0][15] ,
    \mOutPtr_reg[1]_0 ,
    shiftReg_addr,
    Hdist_data_stream_0_dout,
    \int_shrink_y_min_reg[7] ,
    \int_shrink_y_max_reg[7] );
  output find_boundary_shrink_U0_Hdist_rows_V_read;
  output ap_done_reg;
  output [15:0]bound_y_min;
  output bound_y_max_ap_vld;
  output bound_y_min_ap_vld;
  output [1:0]Q;
  output [15:0]bound_y_max;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output \mOutPtr_reg[1] ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input Hdist_data_stream_0_empty_n;
  input ap_sync_done;
  input find_boundary_shrink_U0_ap_start;
  input threshold_height_c_empty_n;
  input internal_empty_n_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [3:0]\int_rows_reg[7] ;
  input [3:0]\int_rows_reg[15] ;
  input [3:0]\int_rows_reg[23] ;
  input [2:0]S;
  input [31:0]out;
  input [15:0]if_dout;
  input [15:0]\SRL_SIG_reg[1][15] ;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_addr;
  input [7:0]Hdist_data_stream_0_dout;
  input [7:0]\int_shrink_y_min_reg[7] ;
  input [7:0]\int_shrink_y_max_reg[7] ;

  wire [7:0]Hdist_data_stream_0_dout;
  wire Hdist_data_stream_0_empty_n;
  wire [1:0]Q;
  wire [2:0]S;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_i_2_n_0;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire ap_sync_done;
  wire [15:0]bound_max_r_1_3_i_i_reg_658;
  wire bound_max_r_1_3_i_i_reg_6580;
  wire \bound_max_r_1_3_i_i_reg_658[12]_i_3_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[12]_i_4_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[12]_i_5_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[12]_i_6_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[15]_i_3_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[15]_i_4_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[15]_i_5_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[4]_i_3_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[4]_i_4_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[4]_i_5_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[4]_i_6_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[8]_i_3_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[8]_i_4_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[8]_i_5_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658[8]_i_6_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_1 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_2 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_3 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[15]_i_2_n_2 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[15]_i_2_n_3 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_1 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_2 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_3 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_1 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_2 ;
  wire \bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_3 ;
  wire bound_max_r_1_i_i_reg_210;
  wire bound_max_r_1_i_i_reg_2100;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[0] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[10] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[11] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[12] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[13] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[14] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[15] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[1] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[2] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[3] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[4] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[5] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[6] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[7] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[8] ;
  wire \bound_max_r_1_i_i_reg_210_reg_n_0_[9] ;
  wire [15:1]bound_max_r_fu_405_p2;
  wire [15:0]bound_min_r_1_3_i_i_fu_444_p3;
  wire bound_min_r_1_3_i_i_reg_651;
  wire \bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_651[15]_i_4_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_651[15]_i_5_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_651[15]_i_6_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_651[15]_i_7_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[0] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[10] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[11] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[12] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[13] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[14] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[15] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[1] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[2] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[3] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[4] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[5] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[6] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[7] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[8] ;
  wire \bound_min_r_1_3_i_i_reg_651_reg_n_0_[9] ;
  wire [15:0]bound_min_r_1_i_i_reg_198;
  wire [15:0]bound_min_r_1_reg_626;
  wire bound_min_r_1_reg_6260;
  wire [15:0]bound_min_r_1_reg_626_pp0_iter1_reg;
  wire bound_min_r_1_reg_626_pp0_iter1_reg0;
  wire [15:0]bound_y_max;
  wire \bound_y_max[0]_INST_0_i_1_n_0 ;
  wire \bound_y_max[0]_INST_0_i_1_n_1 ;
  wire \bound_y_max[0]_INST_0_i_1_n_2 ;
  wire \bound_y_max[0]_INST_0_i_1_n_3 ;
  wire \bound_y_max[0]_INST_0_i_2_n_0 ;
  wire \bound_y_max[0]_INST_0_i_3_n_0 ;
  wire \bound_y_max[0]_INST_0_i_4_n_0 ;
  wire \bound_y_max[0]_INST_0_i_5_n_0 ;
  wire \bound_y_max[11]_INST_0_i_1_n_0 ;
  wire \bound_y_max[11]_INST_0_i_1_n_1 ;
  wire \bound_y_max[11]_INST_0_i_1_n_2 ;
  wire \bound_y_max[11]_INST_0_i_1_n_3 ;
  wire \bound_y_max[11]_INST_0_i_2_n_0 ;
  wire \bound_y_max[11]_INST_0_i_3_n_0 ;
  wire \bound_y_max[11]_INST_0_i_4_n_0 ;
  wire \bound_y_max[11]_INST_0_i_5_n_0 ;
  wire \bound_y_max[15]_INST_0_i_10_n_0 ;
  wire \bound_y_max[15]_INST_0_i_11_n_0 ;
  wire \bound_y_max[15]_INST_0_i_12_n_0 ;
  wire \bound_y_max[15]_INST_0_i_12_n_1 ;
  wire \bound_y_max[15]_INST_0_i_12_n_2 ;
  wire \bound_y_max[15]_INST_0_i_12_n_3 ;
  wire \bound_y_max[15]_INST_0_i_13_n_0 ;
  wire \bound_y_max[15]_INST_0_i_14_n_0 ;
  wire \bound_y_max[15]_INST_0_i_15_n_0 ;
  wire \bound_y_max[15]_INST_0_i_16_n_0 ;
  wire \bound_y_max[15]_INST_0_i_17_n_0 ;
  wire \bound_y_max[15]_INST_0_i_18_n_0 ;
  wire \bound_y_max[15]_INST_0_i_19_n_0 ;
  wire \bound_y_max[15]_INST_0_i_1_n_0 ;
  wire \bound_y_max[15]_INST_0_i_1_n_1 ;
  wire \bound_y_max[15]_INST_0_i_1_n_2 ;
  wire \bound_y_max[15]_INST_0_i_1_n_3 ;
  wire \bound_y_max[15]_INST_0_i_20_n_0 ;
  wire \bound_y_max[15]_INST_0_i_2_n_1 ;
  wire \bound_y_max[15]_INST_0_i_2_n_2 ;
  wire \bound_y_max[15]_INST_0_i_2_n_3 ;
  wire \bound_y_max[15]_INST_0_i_3_n_0 ;
  wire \bound_y_max[15]_INST_0_i_3_n_1 ;
  wire \bound_y_max[15]_INST_0_i_3_n_2 ;
  wire \bound_y_max[15]_INST_0_i_3_n_3 ;
  wire \bound_y_max[15]_INST_0_i_4_n_0 ;
  wire \bound_y_max[15]_INST_0_i_5_n_0 ;
  wire \bound_y_max[15]_INST_0_i_6_n_0 ;
  wire \bound_y_max[15]_INST_0_i_7_n_0 ;
  wire \bound_y_max[15]_INST_0_i_8_n_0 ;
  wire \bound_y_max[15]_INST_0_i_9_n_0 ;
  wire \bound_y_max[3]_INST_0_i_1_n_0 ;
  wire \bound_y_max[3]_INST_0_i_1_n_1 ;
  wire \bound_y_max[3]_INST_0_i_1_n_2 ;
  wire \bound_y_max[3]_INST_0_i_1_n_3 ;
  wire \bound_y_max[3]_INST_0_i_2_n_0 ;
  wire \bound_y_max[3]_INST_0_i_3_n_0 ;
  wire \bound_y_max[3]_INST_0_i_4_n_0 ;
  wire \bound_y_max[3]_INST_0_i_5_n_0 ;
  wire \bound_y_max[7]_INST_0_i_1_n_0 ;
  wire \bound_y_max[7]_INST_0_i_1_n_1 ;
  wire \bound_y_max[7]_INST_0_i_1_n_2 ;
  wire \bound_y_max[7]_INST_0_i_1_n_3 ;
  wire \bound_y_max[7]_INST_0_i_2_n_0 ;
  wire \bound_y_max[7]_INST_0_i_3_n_0 ;
  wire \bound_y_max[7]_INST_0_i_4_n_0 ;
  wire \bound_y_max[7]_INST_0_i_5_n_0 ;
  wire bound_y_max_ap_vld;
  wire [15:0]bound_y_min;
  wire \bound_y_min[11]_INST_0_i_1_n_0 ;
  wire \bound_y_min[11]_INST_0_i_1_n_1 ;
  wire \bound_y_min[11]_INST_0_i_1_n_2 ;
  wire \bound_y_min[11]_INST_0_i_1_n_3 ;
  wire \bound_y_min[15]_INST_0_i_10_n_0 ;
  wire \bound_y_min[15]_INST_0_i_11_n_0 ;
  wire \bound_y_min[15]_INST_0_i_12_n_0 ;
  wire \bound_y_min[15]_INST_0_i_12_n_1 ;
  wire \bound_y_min[15]_INST_0_i_12_n_2 ;
  wire \bound_y_min[15]_INST_0_i_12_n_3 ;
  wire \bound_y_min[15]_INST_0_i_13_n_0 ;
  wire \bound_y_min[15]_INST_0_i_14_n_0 ;
  wire \bound_y_min[15]_INST_0_i_15_n_0 ;
  wire \bound_y_min[15]_INST_0_i_16_n_0 ;
  wire \bound_y_min[15]_INST_0_i_17_n_0 ;
  wire \bound_y_min[15]_INST_0_i_17_n_1 ;
  wire \bound_y_min[15]_INST_0_i_17_n_2 ;
  wire \bound_y_min[15]_INST_0_i_17_n_3 ;
  wire \bound_y_min[15]_INST_0_i_18_n_0 ;
  wire \bound_y_min[15]_INST_0_i_19_n_0 ;
  wire \bound_y_min[15]_INST_0_i_1_n_1 ;
  wire \bound_y_min[15]_INST_0_i_1_n_2 ;
  wire \bound_y_min[15]_INST_0_i_1_n_3 ;
  wire \bound_y_min[15]_INST_0_i_20_n_0 ;
  wire \bound_y_min[15]_INST_0_i_21_n_0 ;
  wire \bound_y_min[15]_INST_0_i_22_n_0 ;
  wire \bound_y_min[15]_INST_0_i_22_n_1 ;
  wire \bound_y_min[15]_INST_0_i_22_n_2 ;
  wire \bound_y_min[15]_INST_0_i_22_n_3 ;
  wire \bound_y_min[15]_INST_0_i_23_n_0 ;
  wire \bound_y_min[15]_INST_0_i_24_n_0 ;
  wire \bound_y_min[15]_INST_0_i_25_n_0 ;
  wire \bound_y_min[15]_INST_0_i_26_n_0 ;
  wire \bound_y_min[15]_INST_0_i_27_n_3 ;
  wire \bound_y_min[15]_INST_0_i_28_n_0 ;
  wire \bound_y_min[15]_INST_0_i_28_n_1 ;
  wire \bound_y_min[15]_INST_0_i_28_n_2 ;
  wire \bound_y_min[15]_INST_0_i_28_n_3 ;
  wire \bound_y_min[15]_INST_0_i_29_n_0 ;
  wire \bound_y_min[15]_INST_0_i_2_n_1 ;
  wire \bound_y_min[15]_INST_0_i_2_n_2 ;
  wire \bound_y_min[15]_INST_0_i_2_n_3 ;
  wire \bound_y_min[15]_INST_0_i_30_n_0 ;
  wire \bound_y_min[15]_INST_0_i_31_n_0 ;
  wire \bound_y_min[15]_INST_0_i_32_n_0 ;
  wire \bound_y_min[15]_INST_0_i_33_n_0 ;
  wire \bound_y_min[15]_INST_0_i_33_n_1 ;
  wire \bound_y_min[15]_INST_0_i_33_n_2 ;
  wire \bound_y_min[15]_INST_0_i_33_n_3 ;
  wire \bound_y_min[15]_INST_0_i_33_n_4 ;
  wire \bound_y_min[15]_INST_0_i_33_n_5 ;
  wire \bound_y_min[15]_INST_0_i_33_n_6 ;
  wire \bound_y_min[15]_INST_0_i_33_n_7 ;
  wire \bound_y_min[15]_INST_0_i_34_n_0 ;
  wire \bound_y_min[15]_INST_0_i_34_n_1 ;
  wire \bound_y_min[15]_INST_0_i_34_n_2 ;
  wire \bound_y_min[15]_INST_0_i_34_n_3 ;
  wire \bound_y_min[15]_INST_0_i_35_n_0 ;
  wire \bound_y_min[15]_INST_0_i_36_n_0 ;
  wire \bound_y_min[15]_INST_0_i_37_n_0 ;
  wire \bound_y_min[15]_INST_0_i_38_n_0 ;
  wire \bound_y_min[15]_INST_0_i_39_n_0 ;
  wire \bound_y_min[15]_INST_0_i_39_n_1 ;
  wire \bound_y_min[15]_INST_0_i_39_n_2 ;
  wire \bound_y_min[15]_INST_0_i_39_n_3 ;
  wire \bound_y_min[15]_INST_0_i_39_n_4 ;
  wire \bound_y_min[15]_INST_0_i_39_n_5 ;
  wire \bound_y_min[15]_INST_0_i_39_n_6 ;
  wire \bound_y_min[15]_INST_0_i_39_n_7 ;
  wire \bound_y_min[15]_INST_0_i_3_n_0 ;
  wire \bound_y_min[15]_INST_0_i_3_n_1 ;
  wire \bound_y_min[15]_INST_0_i_3_n_2 ;
  wire \bound_y_min[15]_INST_0_i_3_n_3 ;
  wire \bound_y_min[15]_INST_0_i_40_n_0 ;
  wire \bound_y_min[15]_INST_0_i_41_n_0 ;
  wire \bound_y_min[15]_INST_0_i_42_n_0 ;
  wire \bound_y_min[15]_INST_0_i_43_n_0 ;
  wire \bound_y_min[15]_INST_0_i_44_n_0 ;
  wire \bound_y_min[15]_INST_0_i_44_n_1 ;
  wire \bound_y_min[15]_INST_0_i_44_n_2 ;
  wire \bound_y_min[15]_INST_0_i_44_n_3 ;
  wire \bound_y_min[15]_INST_0_i_44_n_4 ;
  wire \bound_y_min[15]_INST_0_i_44_n_5 ;
  wire \bound_y_min[15]_INST_0_i_44_n_6 ;
  wire \bound_y_min[15]_INST_0_i_44_n_7 ;
  wire \bound_y_min[15]_INST_0_i_45_n_0 ;
  wire \bound_y_min[15]_INST_0_i_45_n_1 ;
  wire \bound_y_min[15]_INST_0_i_45_n_2 ;
  wire \bound_y_min[15]_INST_0_i_45_n_3 ;
  wire \bound_y_min[15]_INST_0_i_45_n_4 ;
  wire \bound_y_min[15]_INST_0_i_45_n_5 ;
  wire \bound_y_min[15]_INST_0_i_45_n_6 ;
  wire \bound_y_min[15]_INST_0_i_45_n_7 ;
  wire \bound_y_min[15]_INST_0_i_46_n_0 ;
  wire \bound_y_min[15]_INST_0_i_47_n_0 ;
  wire \bound_y_min[15]_INST_0_i_48_n_0 ;
  wire \bound_y_min[15]_INST_0_i_49_n_0 ;
  wire \bound_y_min[15]_INST_0_i_4_n_0 ;
  wire \bound_y_min[15]_INST_0_i_50_n_0 ;
  wire \bound_y_min[15]_INST_0_i_51_n_0 ;
  wire \bound_y_min[15]_INST_0_i_52_n_0 ;
  wire \bound_y_min[15]_INST_0_i_53_n_0 ;
  wire \bound_y_min[15]_INST_0_i_5_n_0 ;
  wire \bound_y_min[15]_INST_0_i_6_n_0 ;
  wire \bound_y_min[15]_INST_0_i_7_n_0 ;
  wire \bound_y_min[15]_INST_0_i_7_n_1 ;
  wire \bound_y_min[15]_INST_0_i_7_n_2 ;
  wire \bound_y_min[15]_INST_0_i_7_n_3 ;
  wire \bound_y_min[15]_INST_0_i_8_n_0 ;
  wire \bound_y_min[15]_INST_0_i_9_n_0 ;
  wire \bound_y_min[3]_INST_0_i_1_n_0 ;
  wire \bound_y_min[3]_INST_0_i_1_n_1 ;
  wire \bound_y_min[3]_INST_0_i_1_n_2 ;
  wire \bound_y_min[3]_INST_0_i_1_n_3 ;
  wire \bound_y_min[3]_INST_0_i_2_n_0 ;
  wire \bound_y_min[3]_INST_0_i_3_n_0 ;
  wire \bound_y_min[3]_INST_0_i_4_n_0 ;
  wire \bound_y_min[7]_INST_0_i_1_n_0 ;
  wire \bound_y_min[7]_INST_0_i_1_n_1 ;
  wire \bound_y_min[7]_INST_0_i_1_n_2 ;
  wire \bound_y_min[7]_INST_0_i_1_n_3 ;
  wire \bound_y_min[7]_INST_0_i_2_n_0 ;
  wire \bound_y_min[7]_INST_0_i_3_n_0 ;
  wire \bound_y_min[7]_INST_0_i_4_n_0 ;
  wire \bound_y_min[7]_INST_0_i_5_n_0 ;
  wire bound_y_min_ap_vld;
  wire [7:0]character_num_3_i_i_fu_476_p3;
  wire [7:0]character_num_3_i_i_reg_663;
  wire \character_num_3_i_i_reg_663[0]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_663[1]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_663[2]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_663[6]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_663[6]_i_3_n_0 ;
  wire \character_num_3_i_i_reg_663[6]_i_4_n_0 ;
  wire \character_num_3_i_i_reg_663[7]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_663[7]_i_3_n_0 ;
  wire \character_num_3_i_i_reg_663[7]_i_4_n_0 ;
  wire \character_num_3_i_i_reg_663[7]_i_5_n_0 ;
  wire \character_num_3_i_i_reg_663[7]_i_6_n_0 ;
  wire \character_num_3_i_i_reg_663[7]_i_7_n_0 ;
  wire \character_num_3_i_i_reg_663[7]_i_8_n_0 ;
  wire [7:0]character_num_i_i_reg_222;
  wire \exitcond_reg_608[0]_i_10_n_0 ;
  wire \exitcond_reg_608[0]_i_11_n_0 ;
  wire \exitcond_reg_608[0]_i_12_n_0 ;
  wire \exitcond_reg_608[0]_i_13_n_0 ;
  wire \exitcond_reg_608[0]_i_14_n_0 ;
  wire \exitcond_reg_608[0]_i_15_n_0 ;
  wire \exitcond_reg_608[0]_i_4_n_0 ;
  wire \exitcond_reg_608[0]_i_5_n_0 ;
  wire \exitcond_reg_608[0]_i_6_n_0 ;
  wire \exitcond_reg_608[0]_i_8_n_0 ;
  wire \exitcond_reg_608[0]_i_9_n_0 ;
  wire exitcond_reg_608_pp0_iter1_reg;
  wire \exitcond_reg_608_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ;
  wire \exitcond_reg_608_reg[0]_i_2_n_2 ;
  wire \exitcond_reg_608_reg[0]_i_2_n_3 ;
  wire \exitcond_reg_608_reg[0]_i_3_n_0 ;
  wire \exitcond_reg_608_reg[0]_i_3_n_1 ;
  wire \exitcond_reg_608_reg[0]_i_3_n_2 ;
  wire \exitcond_reg_608_reg[0]_i_3_n_3 ;
  wire \exitcond_reg_608_reg[0]_i_7_n_0 ;
  wire \exitcond_reg_608_reg[0]_i_7_n_1 ;
  wire \exitcond_reg_608_reg[0]_i_7_n_2 ;
  wire \exitcond_reg_608_reg[0]_i_7_n_3 ;
  wire \exitcond_reg_608_reg_n_0_[0] ;
  wire find_boundary_shrink_U0_Hdist_rows_V_read;
  wire find_boundary_shrink_U0_ap_start;
  wire i_i_i_reg_234;
  wire i_i_i_reg_2340;
  wire \i_i_i_reg_234[0]_i_4_n_0 ;
  wire [15:0]i_i_i_reg_234_reg;
  wire \i_i_i_reg_234_reg[0]_i_3_n_0 ;
  wire \i_i_i_reg_234_reg[0]_i_3_n_1 ;
  wire \i_i_i_reg_234_reg[0]_i_3_n_2 ;
  wire \i_i_i_reg_234_reg[0]_i_3_n_3 ;
  wire \i_i_i_reg_234_reg[0]_i_3_n_4 ;
  wire \i_i_i_reg_234_reg[0]_i_3_n_5 ;
  wire \i_i_i_reg_234_reg[0]_i_3_n_6 ;
  wire \i_i_i_reg_234_reg[0]_i_3_n_7 ;
  wire \i_i_i_reg_234_reg[12]_i_1_n_0 ;
  wire \i_i_i_reg_234_reg[12]_i_1_n_1 ;
  wire \i_i_i_reg_234_reg[12]_i_1_n_2 ;
  wire \i_i_i_reg_234_reg[12]_i_1_n_3 ;
  wire \i_i_i_reg_234_reg[12]_i_1_n_4 ;
  wire \i_i_i_reg_234_reg[12]_i_1_n_5 ;
  wire \i_i_i_reg_234_reg[12]_i_1_n_6 ;
  wire \i_i_i_reg_234_reg[12]_i_1_n_7 ;
  wire \i_i_i_reg_234_reg[16]_i_1_n_0 ;
  wire \i_i_i_reg_234_reg[16]_i_1_n_1 ;
  wire \i_i_i_reg_234_reg[16]_i_1_n_2 ;
  wire \i_i_i_reg_234_reg[16]_i_1_n_3 ;
  wire \i_i_i_reg_234_reg[16]_i_1_n_4 ;
  wire \i_i_i_reg_234_reg[16]_i_1_n_5 ;
  wire \i_i_i_reg_234_reg[16]_i_1_n_6 ;
  wire \i_i_i_reg_234_reg[16]_i_1_n_7 ;
  wire \i_i_i_reg_234_reg[20]_i_1_n_0 ;
  wire \i_i_i_reg_234_reg[20]_i_1_n_1 ;
  wire \i_i_i_reg_234_reg[20]_i_1_n_2 ;
  wire \i_i_i_reg_234_reg[20]_i_1_n_3 ;
  wire \i_i_i_reg_234_reg[20]_i_1_n_4 ;
  wire \i_i_i_reg_234_reg[20]_i_1_n_5 ;
  wire \i_i_i_reg_234_reg[20]_i_1_n_6 ;
  wire \i_i_i_reg_234_reg[20]_i_1_n_7 ;
  wire \i_i_i_reg_234_reg[24]_i_1_n_0 ;
  wire \i_i_i_reg_234_reg[24]_i_1_n_1 ;
  wire \i_i_i_reg_234_reg[24]_i_1_n_2 ;
  wire \i_i_i_reg_234_reg[24]_i_1_n_3 ;
  wire \i_i_i_reg_234_reg[24]_i_1_n_4 ;
  wire \i_i_i_reg_234_reg[24]_i_1_n_5 ;
  wire \i_i_i_reg_234_reg[24]_i_1_n_6 ;
  wire \i_i_i_reg_234_reg[24]_i_1_n_7 ;
  wire \i_i_i_reg_234_reg[28]_i_1_n_2 ;
  wire \i_i_i_reg_234_reg[28]_i_1_n_3 ;
  wire \i_i_i_reg_234_reg[28]_i_1_n_5 ;
  wire \i_i_i_reg_234_reg[28]_i_1_n_6 ;
  wire \i_i_i_reg_234_reg[28]_i_1_n_7 ;
  wire \i_i_i_reg_234_reg[4]_i_1_n_0 ;
  wire \i_i_i_reg_234_reg[4]_i_1_n_1 ;
  wire \i_i_i_reg_234_reg[4]_i_1_n_2 ;
  wire \i_i_i_reg_234_reg[4]_i_1_n_3 ;
  wire \i_i_i_reg_234_reg[4]_i_1_n_4 ;
  wire \i_i_i_reg_234_reg[4]_i_1_n_5 ;
  wire \i_i_i_reg_234_reg[4]_i_1_n_6 ;
  wire \i_i_i_reg_234_reg[4]_i_1_n_7 ;
  wire \i_i_i_reg_234_reg[8]_i_1_n_0 ;
  wire \i_i_i_reg_234_reg[8]_i_1_n_1 ;
  wire \i_i_i_reg_234_reg[8]_i_1_n_2 ;
  wire \i_i_i_reg_234_reg[8]_i_1_n_3 ;
  wire \i_i_i_reg_234_reg[8]_i_1_n_4 ;
  wire \i_i_i_reg_234_reg[8]_i_1_n_5 ;
  wire \i_i_i_reg_234_reg[8]_i_1_n_6 ;
  wire \i_i_i_reg_234_reg[8]_i_1_n_7 ;
  wire [30:16]i_i_i_reg_234_reg__0;
  wire icmp_fu_263_p2;
  wire icmp_reg_567;
  wire \icmp_reg_567[0]_i_13_n_0 ;
  wire \icmp_reg_567[0]_i_14_n_0 ;
  wire \icmp_reg_567[0]_i_15_n_0 ;
  wire \icmp_reg_567[0]_i_16_n_0 ;
  wire \icmp_reg_567[0]_i_22_n_0 ;
  wire \icmp_reg_567[0]_i_23_n_0 ;
  wire \icmp_reg_567[0]_i_24_n_0 ;
  wire \icmp_reg_567[0]_i_25_n_0 ;
  wire \icmp_reg_567[0]_i_30_n_0 ;
  wire \icmp_reg_567[0]_i_31_n_0 ;
  wire \icmp_reg_567[0]_i_32_n_0 ;
  wire \icmp_reg_567[0]_i_33_n_0 ;
  wire \icmp_reg_567[0]_i_5_n_0 ;
  wire \icmp_reg_567[0]_i_6_n_0 ;
  wire \icmp_reg_567[0]_i_7_n_0 ;
  wire \icmp_reg_567[0]_i_8_n_0 ;
  wire \icmp_reg_567_reg[0]_i_12_n_0 ;
  wire \icmp_reg_567_reg[0]_i_12_n_1 ;
  wire \icmp_reg_567_reg[0]_i_12_n_2 ;
  wire \icmp_reg_567_reg[0]_i_12_n_3 ;
  wire \icmp_reg_567_reg[0]_i_21_n_0 ;
  wire \icmp_reg_567_reg[0]_i_21_n_1 ;
  wire \icmp_reg_567_reg[0]_i_21_n_2 ;
  wire \icmp_reg_567_reg[0]_i_21_n_3 ;
  wire \icmp_reg_567_reg[0]_i_2_n_1 ;
  wire \icmp_reg_567_reg[0]_i_2_n_2 ;
  wire \icmp_reg_567_reg[0]_i_2_n_3 ;
  wire \icmp_reg_567_reg[0]_i_4_n_0 ;
  wire \icmp_reg_567_reg[0]_i_4_n_1 ;
  wire \icmp_reg_567_reg[0]_i_4_n_2 ;
  wire \icmp_reg_567_reg[0]_i_4_n_3 ;
  wire [15:0]if_dout;
  wire inBlock_3_i_i_fu_428_p3;
  wire inBlock_3_i_i_reg_646;
  wire \inBlock_i_i_reg_186[0]_i_1_n_0 ;
  wire \inBlock_i_i_reg_186_reg_n_0_[0] ;
  wire [3:0]\int_rows_reg[15] ;
  wire [3:0]\int_rows_reg[23] ;
  wire [3:0]\int_rows_reg[7] ;
  wire [7:0]\int_shrink_y_max_reg[7] ;
  wire [7:0]\int_shrink_y_min_reg[7] ;
  wire internal_empty_n_reg;
  wire [30:1]length_reg_572;
  wire \length_reg_572[30]_i_1_n_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [31:0]out;
  wire [15:0]p_threshold_reg_556;
  wire shiftReg_addr;
  wire [7:0]shrink_y_max_read_reg_550;
  wire [7:0]shrink_y_min_read_reg_544;
  wire threshold_height_c_empty_n;
  wire [30:0]tmp_11_reg_562;
  wire \tmp_12_i_i_reg_617[0]_i_1_n_0 ;
  wire \tmp_12_i_i_reg_617[0]_i_2_n_0 ;
  wire \tmp_12_i_i_reg_617[0]_i_3_n_0 ;
  wire \tmp_12_i_i_reg_617[0]_i_4_n_0 ;
  wire \tmp_12_i_i_reg_617[0]_i_5_n_0 ;
  wire \tmp_12_i_i_reg_617[0]_i_6_n_0 ;
  wire \tmp_12_i_i_reg_617[0]_i_7_n_0 ;
  wire \tmp_12_i_i_reg_617[0]_i_8_n_0 ;
  wire \tmp_12_i_i_reg_617[0]_i_9_n_0 ;
  wire tmp_12_i_i_reg_617_pp0_iter1_reg;
  wire \tmp_12_i_i_reg_617_reg_n_0_[0] ;
  wire tmp_13_i_i_fu_323_p2;
  wire \tmp_13_i_i_reg_636[0]_i_10_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_11_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_12_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_13_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_14_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_15_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_16_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_17_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_18_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_19_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_1_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_25_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_26_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_27_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_28_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_33_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_34_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_35_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_36_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_4_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_5_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_6_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_7_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_8_n_0 ;
  wire \tmp_13_i_i_reg_636[0]_i_9_n_0 ;
  wire \tmp_13_i_i_reg_636_reg[0]_i_2_n_1 ;
  wire \tmp_13_i_i_reg_636_reg[0]_i_2_n_2 ;
  wire \tmp_13_i_i_reg_636_reg[0]_i_2_n_3 ;
  wire \tmp_13_i_i_reg_636_reg[0]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_636_reg[0]_i_3_n_1 ;
  wire \tmp_13_i_i_reg_636_reg[0]_i_3_n_2 ;
  wire \tmp_13_i_i_reg_636_reg[0]_i_3_n_3 ;
  wire tmp_16_i_i_fu_318_p2;
  wire tmp_16_i_i_reg_632;
  wire \tmp_16_i_i_reg_632[0]_i_10_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_11_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_12_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_13_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_14_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_3_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_4_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_5_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_7_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_8_n_0 ;
  wire \tmp_16_i_i_reg_632[0]_i_9_n_0 ;
  wire tmp_16_i_i_reg_632_pp0_iter1_reg;
  wire tmp_16_i_i_reg_632_pp0_iter2_reg;
  wire \tmp_16_i_i_reg_632_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_1_n_2 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_1_n_3 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_2_n_0 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_2_n_1 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_2_n_2 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_2_n_3 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_6_n_0 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_6_n_1 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_6_n_2 ;
  wire \tmp_16_i_i_reg_632_reg[0]_i_6_n_3 ;
  wire [15:0]tmp_20_i_i_fu_532_p2;
  wire [15:0]tmp_24_cast_i_i_fu_484_p1;
  wire [15:0]tmp_27_i_i_fu_501_p2;
  wire [7:0]tmp_5_cast_i_i_reg_583_reg__0;
  wire [7:0]tmp_6_cast_i_i_reg_588_reg__0;
  wire [0:0]tmp_fu_293_p1;
  wire [30:0]tmp_i_i_fu_275_p2;
  wire [30:0]tmp_i_i_reg_578;
  wire \tmp_i_i_reg_578[12]_i_2_n_0 ;
  wire \tmp_i_i_reg_578[12]_i_3_n_0 ;
  wire \tmp_i_i_reg_578[12]_i_4_n_0 ;
  wire \tmp_i_i_reg_578[12]_i_5_n_0 ;
  wire \tmp_i_i_reg_578[16]_i_2_n_0 ;
  wire \tmp_i_i_reg_578[16]_i_3_n_0 ;
  wire \tmp_i_i_reg_578[16]_i_4_n_0 ;
  wire \tmp_i_i_reg_578[16]_i_5_n_0 ;
  wire \tmp_i_i_reg_578[20]_i_2_n_0 ;
  wire \tmp_i_i_reg_578[20]_i_3_n_0 ;
  wire \tmp_i_i_reg_578[20]_i_4_n_0 ;
  wire \tmp_i_i_reg_578[20]_i_5_n_0 ;
  wire \tmp_i_i_reg_578[24]_i_2_n_0 ;
  wire \tmp_i_i_reg_578[24]_i_3_n_0 ;
  wire \tmp_i_i_reg_578[24]_i_4_n_0 ;
  wire \tmp_i_i_reg_578[24]_i_5_n_0 ;
  wire \tmp_i_i_reg_578[28]_i_2_n_0 ;
  wire \tmp_i_i_reg_578[28]_i_3_n_0 ;
  wire \tmp_i_i_reg_578[28]_i_4_n_0 ;
  wire \tmp_i_i_reg_578[28]_i_5_n_0 ;
  wire \tmp_i_i_reg_578[30]_i_2_n_0 ;
  wire \tmp_i_i_reg_578[30]_i_3_n_0 ;
  wire \tmp_i_i_reg_578[4]_i_2_n_0 ;
  wire \tmp_i_i_reg_578[4]_i_3_n_0 ;
  wire \tmp_i_i_reg_578[4]_i_4_n_0 ;
  wire \tmp_i_i_reg_578[4]_i_5_n_0 ;
  wire \tmp_i_i_reg_578[8]_i_2_n_0 ;
  wire \tmp_i_i_reg_578[8]_i_3_n_0 ;
  wire \tmp_i_i_reg_578[8]_i_4_n_0 ;
  wire \tmp_i_i_reg_578[8]_i_5_n_0 ;
  wire \tmp_i_i_reg_578_reg[12]_i_1_n_0 ;
  wire \tmp_i_i_reg_578_reg[12]_i_1_n_1 ;
  wire \tmp_i_i_reg_578_reg[12]_i_1_n_2 ;
  wire \tmp_i_i_reg_578_reg[12]_i_1_n_3 ;
  wire \tmp_i_i_reg_578_reg[16]_i_1_n_0 ;
  wire \tmp_i_i_reg_578_reg[16]_i_1_n_1 ;
  wire \tmp_i_i_reg_578_reg[16]_i_1_n_2 ;
  wire \tmp_i_i_reg_578_reg[16]_i_1_n_3 ;
  wire \tmp_i_i_reg_578_reg[20]_i_1_n_0 ;
  wire \tmp_i_i_reg_578_reg[20]_i_1_n_1 ;
  wire \tmp_i_i_reg_578_reg[20]_i_1_n_2 ;
  wire \tmp_i_i_reg_578_reg[20]_i_1_n_3 ;
  wire \tmp_i_i_reg_578_reg[24]_i_1_n_0 ;
  wire \tmp_i_i_reg_578_reg[24]_i_1_n_1 ;
  wire \tmp_i_i_reg_578_reg[24]_i_1_n_2 ;
  wire \tmp_i_i_reg_578_reg[24]_i_1_n_3 ;
  wire \tmp_i_i_reg_578_reg[28]_i_1_n_0 ;
  wire \tmp_i_i_reg_578_reg[28]_i_1_n_1 ;
  wire \tmp_i_i_reg_578_reg[28]_i_1_n_2 ;
  wire \tmp_i_i_reg_578_reg[28]_i_1_n_3 ;
  wire \tmp_i_i_reg_578_reg[30]_i_1_n_3 ;
  wire \tmp_i_i_reg_578_reg[4]_i_1_n_0 ;
  wire \tmp_i_i_reg_578_reg[4]_i_1_n_1 ;
  wire \tmp_i_i_reg_578_reg[4]_i_1_n_2 ;
  wire \tmp_i_i_reg_578_reg[4]_i_1_n_3 ;
  wire \tmp_i_i_reg_578_reg[8]_i_1_n_0 ;
  wire \tmp_i_i_reg_578_reg[8]_i_1_n_1 ;
  wire \tmp_i_i_reg_578_reg[8]_i_1_n_2 ;
  wire \tmp_i_i_reg_578_reg[8]_i_1_n_3 ;
  wire [0:0]tmp_reg_603;
  wire ult_reg_641;
  wire [3:2]\NLW_bound_max_r_1_3_i_i_reg_658_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_bound_max_r_1_3_i_i_reg_658_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_bound_y_max[0]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_max[15]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_max[15]_INST_0_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_bound_y_max[15]_INST_0_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_max[15]_INST_0_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_bound_y_max[3]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_bound_y_min[15]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_bound_y_min[15]_INST_0_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_22_O_UNCONNECTED ;
  wire [3:1]\NLW_bound_y_min[15]_INST_0_i_27_CO_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_y_min[15]_INST_0_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_bound_y_min[3]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond_reg_608_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_608_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_608_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_608_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_i_i_reg_234_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_i_i_reg_234_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_reg_567_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_reg_567_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_reg_567_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_reg_567_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_i_i_reg_636_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_i_i_reg_636_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_16_i_i_reg_632_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_i_i_reg_632_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_i_i_reg_632_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_i_i_reg_632_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_i_i_reg_578_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_i_i_reg_578_reg[30]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(Q[1]),
        .I1(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(find_boundary_shrink_U0_Hdist_rows_V_read),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state2),
        .I3(Q[1]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_enable_reg_pp0_iter3_i_2_n_0),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(Q[1]),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_done),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A0088888A88)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_reg_608_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(Hdist_data_stream_0_empty_n),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(Hdist_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_reg_608_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_enable_reg_pp0_iter3_i_2_n_0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(\exitcond_reg_608_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(Hdist_data_stream_0_empty_n),
        .O(ap_enable_reg_pp0_iter3_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h540400005404FFFF)) 
    \bound_max_r_1_3_i_i_reg_658[0]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_658[0]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_210_reg_n_0_[0] ),
        .I4(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I5(bound_min_r_1_reg_626_pp0_iter1_reg[0]),
        .O(tmp_24_cast_i_i_fu_484_p1[0]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_658[10]_i_1 
       (.I0(bound_max_r_fu_405_p2[10]),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_658[10]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_210_reg_n_0_[10] ),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(tmp_24_cast_i_i_fu_484_p1[10]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_658[11]_i_1 
       (.I0(bound_max_r_fu_405_p2[11]),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_658[11]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_210_reg_n_0_[11] ),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(tmp_24_cast_i_i_fu_484_p1[11]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_658[12]_i_1 
       (.I0(bound_max_r_fu_405_p2[12]),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_658[12]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_210_reg_n_0_[12] ),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(tmp_24_cast_i_i_fu_484_p1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[12]_i_3 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[12]),
        .O(\bound_max_r_1_3_i_i_reg_658[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[12]_i_4 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[11]),
        .O(\bound_max_r_1_3_i_i_reg_658[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[12]_i_5 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[10]),
        .O(\bound_max_r_1_3_i_i_reg_658[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[12]_i_6 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[9]),
        .O(\bound_max_r_1_3_i_i_reg_658[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_658[13]_i_1 
       (.I0(bound_max_r_fu_405_p2[13]),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_658[13]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_210_reg_n_0_[13] ),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(tmp_24_cast_i_i_fu_484_p1[13]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_658[14]_i_1 
       (.I0(bound_max_r_fu_405_p2[14]),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_658[14]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_210_reg_n_0_[14] ),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(tmp_24_cast_i_i_fu_484_p1[14]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_658[15]_i_1 
       (.I0(bound_max_r_fu_405_p2[15]),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_658[15]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_210_reg_n_0_[15] ),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(tmp_24_cast_i_i_fu_484_p1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[15]_i_3 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[15]),
        .O(\bound_max_r_1_3_i_i_reg_658[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[15]_i_4 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[14]),
        .O(\bound_max_r_1_3_i_i_reg_658[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[15]_i_5 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[13]),
        .O(\bound_max_r_1_3_i_i_reg_658[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_658[1]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_658[1]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_210_reg_n_0_[1] ),
        .I4(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_405_p2[1]),
        .O(tmp_24_cast_i_i_fu_484_p1[1]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_658[2]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_658[2]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_210_reg_n_0_[2] ),
        .I4(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_405_p2[2]),
        .O(tmp_24_cast_i_i_fu_484_p1[2]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_658[3]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_658[3]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_210_reg_n_0_[3] ),
        .I4(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_405_p2[3]),
        .O(tmp_24_cast_i_i_fu_484_p1[3]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_658[4]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_658[4]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_210_reg_n_0_[4] ),
        .I4(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_405_p2[4]),
        .O(tmp_24_cast_i_i_fu_484_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[4]_i_3 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[4]),
        .O(\bound_max_r_1_3_i_i_reg_658[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[4]_i_4 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[3]),
        .O(\bound_max_r_1_3_i_i_reg_658[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[4]_i_5 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[2]),
        .O(\bound_max_r_1_3_i_i_reg_658[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[4]_i_6 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[1]),
        .O(\bound_max_r_1_3_i_i_reg_658[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_658[5]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_658[5]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_210_reg_n_0_[5] ),
        .I4(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_405_p2[5]),
        .O(tmp_24_cast_i_i_fu_484_p1[5]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_658[6]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_658[6]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_210_reg_n_0_[6] ),
        .I4(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_405_p2[6]),
        .O(tmp_24_cast_i_i_fu_484_p1[6]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_658[7]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_658[7]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_210_reg_n_0_[7] ),
        .I4(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_405_p2[7]),
        .O(tmp_24_cast_i_i_fu_484_p1[7]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_658[8]_i_1 
       (.I0(bound_max_r_fu_405_p2[8]),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_658[8]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_210_reg_n_0_[8] ),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(tmp_24_cast_i_i_fu_484_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[8]_i_3 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[8]),
        .O(\bound_max_r_1_3_i_i_reg_658[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[8]_i_4 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[7]),
        .O(\bound_max_r_1_3_i_i_reg_658[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[8]_i_5 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[6]),
        .O(\bound_max_r_1_3_i_i_reg_658[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_658[8]_i_6 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[5]),
        .O(\bound_max_r_1_3_i_i_reg_658[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_658[9]_i_1 
       (.I0(bound_max_r_fu_405_p2[9]),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_658[9]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_210_reg_n_0_[9] ),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(tmp_24_cast_i_i_fu_484_p1[9]));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[0]),
        .Q(bound_max_r_1_3_i_i_reg_658[0]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[10] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[10]),
        .Q(bound_max_r_1_3_i_i_reg_658[10]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[11] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[11]),
        .Q(bound_max_r_1_3_i_i_reg_658[11]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[12] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[12]),
        .Q(bound_max_r_1_3_i_i_reg_658[12]),
        .R(1'b0));
  CARRY4 \bound_max_r_1_3_i_i_reg_658_reg[12]_i_2 
       (.CI(\bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_0 ),
        .CO({\bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_0 ,\bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_1 ,\bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_2 ,\bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(bound_min_r_1_reg_626_pp0_iter1_reg[12:9]),
        .O(bound_max_r_fu_405_p2[12:9]),
        .S({\bound_max_r_1_3_i_i_reg_658[12]_i_3_n_0 ,\bound_max_r_1_3_i_i_reg_658[12]_i_4_n_0 ,\bound_max_r_1_3_i_i_reg_658[12]_i_5_n_0 ,\bound_max_r_1_3_i_i_reg_658[12]_i_6_n_0 }));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[13] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[13]),
        .Q(bound_max_r_1_3_i_i_reg_658[13]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[14] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[14]),
        .Q(bound_max_r_1_3_i_i_reg_658[14]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[15] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[15]),
        .Q(bound_max_r_1_3_i_i_reg_658[15]),
        .R(1'b0));
  CARRY4 \bound_max_r_1_3_i_i_reg_658_reg[15]_i_2 
       (.CI(\bound_max_r_1_3_i_i_reg_658_reg[12]_i_2_n_0 ),
        .CO({\NLW_bound_max_r_1_3_i_i_reg_658_reg[15]_i_2_CO_UNCONNECTED [3:2],\bound_max_r_1_3_i_i_reg_658_reg[15]_i_2_n_2 ,\bound_max_r_1_3_i_i_reg_658_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bound_min_r_1_reg_626_pp0_iter1_reg[14:13]}),
        .O({\NLW_bound_max_r_1_3_i_i_reg_658_reg[15]_i_2_O_UNCONNECTED [3],bound_max_r_fu_405_p2[15:13]}),
        .S({1'b0,\bound_max_r_1_3_i_i_reg_658[15]_i_3_n_0 ,\bound_max_r_1_3_i_i_reg_658[15]_i_4_n_0 ,\bound_max_r_1_3_i_i_reg_658[15]_i_5_n_0 }));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[1]),
        .Q(bound_max_r_1_3_i_i_reg_658[1]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[2]),
        .Q(bound_max_r_1_3_i_i_reg_658[2]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[3]),
        .Q(bound_max_r_1_3_i_i_reg_658[3]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[4]),
        .Q(bound_max_r_1_3_i_i_reg_658[4]),
        .R(1'b0));
  CARRY4 \bound_max_r_1_3_i_i_reg_658_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_0 ,\bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_1 ,\bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_2 ,\bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_3 }),
        .CYINIT(bound_min_r_1_reg_626_pp0_iter1_reg[0]),
        .DI(bound_min_r_1_reg_626_pp0_iter1_reg[4:1]),
        .O(bound_max_r_fu_405_p2[4:1]),
        .S({\bound_max_r_1_3_i_i_reg_658[4]_i_3_n_0 ,\bound_max_r_1_3_i_i_reg_658[4]_i_4_n_0 ,\bound_max_r_1_3_i_i_reg_658[4]_i_5_n_0 ,\bound_max_r_1_3_i_i_reg_658[4]_i_6_n_0 }));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[5]),
        .Q(bound_max_r_1_3_i_i_reg_658[5]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[6]),
        .Q(bound_max_r_1_3_i_i_reg_658[6]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[7]),
        .Q(bound_max_r_1_3_i_i_reg_658[7]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[8] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[8]),
        .Q(bound_max_r_1_3_i_i_reg_658[8]),
        .R(1'b0));
  CARRY4 \bound_max_r_1_3_i_i_reg_658_reg[8]_i_2 
       (.CI(\bound_max_r_1_3_i_i_reg_658_reg[4]_i_2_n_0 ),
        .CO({\bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_0 ,\bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_1 ,\bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_2 ,\bound_max_r_1_3_i_i_reg_658_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(bound_min_r_1_reg_626_pp0_iter1_reg[8:5]),
        .O(bound_max_r_fu_405_p2[8:5]),
        .S({\bound_max_r_1_3_i_i_reg_658[8]_i_3_n_0 ,\bound_max_r_1_3_i_i_reg_658[8]_i_4_n_0 ,\bound_max_r_1_3_i_i_reg_658[8]_i_5_n_0 ,\bound_max_r_1_3_i_i_reg_658[8]_i_6_n_0 }));
  FDRE \bound_max_r_1_3_i_i_reg_658_reg[9] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(tmp_24_cast_i_i_fu_484_p1[9]),
        .Q(bound_max_r_1_3_i_i_reg_658[9]),
        .R(1'b0));
  FDRE \bound_max_r_1_i_i_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[0]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[0] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[10] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[10]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[10] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[11] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[11]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[11] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[12] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[12]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[12] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[13] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[13]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[13] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[14] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[14]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[14] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[15] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[15]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[15] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[1]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[1] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[2]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[2] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[3]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[3] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[4]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[4] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[5]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[5] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[6]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[6] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[7]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[7] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[8] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[8]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[8] ),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_max_r_1_i_i_reg_210_reg[9] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(bound_max_r_1_3_i_i_reg_658[9]),
        .Q(\bound_max_r_1_i_i_reg_210_reg_n_0_[9] ),
        .R(bound_max_r_1_i_i_reg_210));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[0]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[0]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[0]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[0]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[10]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[10]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[10]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[10]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[11]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[11]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[11]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[11]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[12]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[12]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[12]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[12]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[13]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[13]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[13]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[13]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[14]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[14]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[14]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0002)) 
    \bound_min_r_1_3_i_i_reg_651[15]_i_1 
       (.I0(bound_max_r_1_3_i_i_reg_6580),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .O(bound_min_r_1_3_i_i_reg_651));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[15]_i_2 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[15]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[15]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \bound_min_r_1_3_i_i_reg_651[15]_i_3 
       (.I0(\bound_min_r_1_3_i_i_reg_651[15]_i_4_n_0 ),
        .I1(\bound_min_r_1_3_i_i_reg_651[15]_i_5_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_4_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_6_n_0 ),
        .I4(ult_reg_641),
        .I5(\bound_min_r_1_3_i_i_reg_651[15]_i_7_n_0 ),
        .O(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAFFFACC)) 
    \bound_min_r_1_3_i_i_reg_651[15]_i_4 
       (.I0(character_num_i_i_reg_222[2]),
        .I1(character_num_3_i_i_reg_663[2]),
        .I2(character_num_i_i_reg_222[1]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(character_num_3_i_i_reg_663[1]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(\bound_min_r_1_3_i_i_reg_651[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \bound_min_r_1_3_i_i_reg_651[15]_i_5 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_663[0]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_222[0]),
        .O(\bound_min_r_1_3_i_i_reg_651[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAFFFACC)) 
    \bound_min_r_1_3_i_i_reg_651[15]_i_6 
       (.I0(character_num_i_i_reg_222[6]),
        .I1(character_num_3_i_i_reg_663[6]),
        .I2(character_num_i_i_reg_222[4]),
        .I3(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I4(character_num_3_i_i_reg_663[4]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(\bound_min_r_1_3_i_i_reg_651[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \bound_min_r_1_3_i_i_reg_651[15]_i_7 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(inBlock_3_i_i_reg_646),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(\inBlock_i_i_reg_186_reg_n_0_[0] ),
        .O(\bound_min_r_1_3_i_i_reg_651[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[1]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[1]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[1]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[1]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[2]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[2]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[2]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[2]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[3]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[3]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[3]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[3]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[4]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[4]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[4]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[4]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[5]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[5]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[5]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[5]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[6]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[6]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[6]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[6]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[7]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[7]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[7]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[7]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[8]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[8]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[8]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[8]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_651[9]_i_1 
       (.I0(bound_min_r_1_reg_626_pp0_iter1_reg[9]),
        .I1(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_651[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_198[9]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_444_p3[9]));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[0]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[10] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[10]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[11] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[11]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[12] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[12]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[13] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[13]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[14] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[14]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[15] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[15]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[1]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[2]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[3]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[4]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[5]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[6]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[7]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[8] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[8]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_651_reg[9] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_651),
        .D(bound_min_r_1_3_i_i_fu_444_p3[9]),
        .Q(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bound_min_r_1_i_i_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[0] ),
        .Q(bound_min_r_1_i_i_reg_198[0]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[10] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[10] ),
        .Q(bound_min_r_1_i_i_reg_198[10]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[11] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[11] ),
        .Q(bound_min_r_1_i_i_reg_198[11]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[12] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[12] ),
        .Q(bound_min_r_1_i_i_reg_198[12]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[13] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[13] ),
        .Q(bound_min_r_1_i_i_reg_198[13]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[14] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[14] ),
        .Q(bound_min_r_1_i_i_reg_198[14]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[15] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[15] ),
        .Q(bound_min_r_1_i_i_reg_198[15]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[1] ),
        .Q(bound_min_r_1_i_i_reg_198[1]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[2] ),
        .Q(bound_min_r_1_i_i_reg_198[2]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[3] ),
        .Q(bound_min_r_1_i_i_reg_198[3]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[4] ),
        .Q(bound_min_r_1_i_i_reg_198[4]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[5] ),
        .Q(bound_min_r_1_i_i_reg_198[5]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[6] ),
        .Q(bound_min_r_1_i_i_reg_198[6]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[7] ),
        .Q(bound_min_r_1_i_i_reg_198[7]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[8] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[8] ),
        .Q(bound_min_r_1_i_i_reg_198[8]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \bound_min_r_1_i_i_reg_198_reg[9] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[9] ),
        .Q(bound_min_r_1_i_i_reg_198[9]),
        .R(bound_max_r_1_i_i_reg_210));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \bound_min_r_1_reg_626[15]_i_1 
       (.I0(\exitcond_reg_608_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(Hdist_data_stream_0_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(bound_min_r_1_reg_6260));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[0]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[10]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[11]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[12]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[13]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[14]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[15]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[1]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[2]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[3]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[4]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[5]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[6]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[7]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[8]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_626[9]),
        .Q(bound_min_r_1_reg_626_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[0]),
        .Q(bound_min_r_1_reg_626[0]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[10] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[10]),
        .Q(bound_min_r_1_reg_626[10]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[11] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[11]),
        .Q(bound_min_r_1_reg_626[11]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[12] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[12]),
        .Q(bound_min_r_1_reg_626[12]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[13] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[13]),
        .Q(bound_min_r_1_reg_626[13]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[14] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[14]),
        .Q(bound_min_r_1_reg_626[14]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[15] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[15]),
        .Q(bound_min_r_1_reg_626[15]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[1]),
        .Q(bound_min_r_1_reg_626[1]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[2]),
        .Q(bound_min_r_1_reg_626[2]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[3]),
        .Q(bound_min_r_1_reg_626[3]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[4]),
        .Q(bound_min_r_1_reg_626[4]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[5]),
        .Q(bound_min_r_1_reg_626[5]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[6]),
        .Q(bound_min_r_1_reg_626[6]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[7]),
        .Q(bound_min_r_1_reg_626[7]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[8] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[8]),
        .Q(bound_min_r_1_reg_626[8]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_626_reg[9] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(i_i_i_reg_234_reg[9]),
        .Q(bound_min_r_1_reg_626[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[0]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[0]),
        .O(bound_y_max[0]));
  CARRY4 \bound_y_max[0]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\bound_y_max[0]_INST_0_i_1_n_0 ,\bound_y_max[0]_INST_0_i_1_n_1 ,\bound_y_max[0]_INST_0_i_1_n_2 ,\bound_y_max[0]_INST_0_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(tmp_24_cast_i_i_fu_484_p1[3:0]),
        .O({\NLW_bound_y_max[0]_INST_0_i_1_O_UNCONNECTED [3:1],tmp_27_i_i_fu_501_p2[0]}),
        .S({\bound_y_max[0]_INST_0_i_2_n_0 ,\bound_y_max[0]_INST_0_i_3_n_0 ,\bound_y_max[0]_INST_0_i_4_n_0 ,\bound_y_max[0]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[0]_INST_0_i_2 
       (.I0(tmp_24_cast_i_i_fu_484_p1[3]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[3]),
        .O(\bound_y_max[0]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[0]_INST_0_i_3 
       (.I0(tmp_24_cast_i_i_fu_484_p1[2]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[2]),
        .O(\bound_y_max[0]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[0]_INST_0_i_4 
       (.I0(tmp_24_cast_i_i_fu_484_p1[1]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[1]),
        .O(\bound_y_max[0]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[0]_INST_0_i_5 
       (.I0(tmp_24_cast_i_i_fu_484_p1[0]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[0]),
        .O(\bound_y_max[0]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[10]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[10]),
        .O(bound_y_max[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[11]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[11]),
        .O(bound_y_max[11]));
  CARRY4 \bound_y_max[11]_INST_0_i_1 
       (.CI(\bound_y_max[7]_INST_0_i_1_n_0 ),
        .CO({\bound_y_max[11]_INST_0_i_1_n_0 ,\bound_y_max[11]_INST_0_i_1_n_1 ,\bound_y_max[11]_INST_0_i_1_n_2 ,\bound_y_max[11]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_24_cast_i_i_fu_484_p1[11:8]),
        .O(tmp_27_i_i_fu_501_p2[11:8]),
        .S({\bound_y_max[11]_INST_0_i_2_n_0 ,\bound_y_max[11]_INST_0_i_3_n_0 ,\bound_y_max[11]_INST_0_i_4_n_0 ,\bound_y_max[11]_INST_0_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[11]_INST_0_i_2 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[11] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[11]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[11]),
        .O(\bound_y_max[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[11]_INST_0_i_3 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[10] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[10]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[10]),
        .O(\bound_y_max[11]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[11]_INST_0_i_4 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[9] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[9]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[9]),
        .O(\bound_y_max[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[11]_INST_0_i_5 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[8] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[8]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[8]),
        .O(\bound_y_max[11]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[12]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[12]),
        .O(bound_y_max[12]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[13]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[13]),
        .O(bound_y_max[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[14]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[14]),
        .O(bound_y_max[14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[15]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[15]),
        .O(bound_y_max[15]));
  CARRY4 \bound_y_max[15]_INST_0_i_1 
       (.CI(\bound_y_max[15]_INST_0_i_3_n_0 ),
        .CO({\bound_y_max[15]_INST_0_i_1_n_0 ,\bound_y_max[15]_INST_0_i_1_n_1 ,\bound_y_max[15]_INST_0_i_1_n_2 ,\bound_y_max[15]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_24_cast_i_i_fu_484_p1[15:12]),
        .O(\NLW_bound_y_max[15]_INST_0_i_1_O_UNCONNECTED [3:0]),
        .S({\bound_y_max[15]_INST_0_i_4_n_0 ,\bound_y_max[15]_INST_0_i_5_n_0 ,\bound_y_max[15]_INST_0_i_6_n_0 ,\bound_y_max[15]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_10 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[13] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[13]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[13]),
        .O(\bound_y_max[15]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_11 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[12] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[12]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[12]),
        .O(\bound_y_max[15]_INST_0_i_11_n_0 ));
  CARRY4 \bound_y_max[15]_INST_0_i_12 
       (.CI(\bound_y_max[0]_INST_0_i_1_n_0 ),
        .CO({\bound_y_max[15]_INST_0_i_12_n_0 ,\bound_y_max[15]_INST_0_i_12_n_1 ,\bound_y_max[15]_INST_0_i_12_n_2 ,\bound_y_max[15]_INST_0_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_24_cast_i_i_fu_484_p1[7:4]),
        .O(\NLW_bound_y_max[15]_INST_0_i_12_O_UNCONNECTED [3:0]),
        .S({\bound_y_max[15]_INST_0_i_17_n_0 ,\bound_y_max[15]_INST_0_i_18_n_0 ,\bound_y_max[15]_INST_0_i_19_n_0 ,\bound_y_max[15]_INST_0_i_20_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_13 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[11] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[11]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[11]),
        .O(\bound_y_max[15]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_14 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[10] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[10]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[10]),
        .O(\bound_y_max[15]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_15 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[9] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[9]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[9]),
        .O(\bound_y_max[15]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_16 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[8] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[8]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[8]),
        .O(\bound_y_max[15]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[15]_INST_0_i_17 
       (.I0(tmp_24_cast_i_i_fu_484_p1[7]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[7]),
        .O(\bound_y_max[15]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[15]_INST_0_i_18 
       (.I0(tmp_24_cast_i_i_fu_484_p1[6]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[6]),
        .O(\bound_y_max[15]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[15]_INST_0_i_19 
       (.I0(tmp_24_cast_i_i_fu_484_p1[5]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[5]),
        .O(\bound_y_max[15]_INST_0_i_19_n_0 ));
  CARRY4 \bound_y_max[15]_INST_0_i_2 
       (.CI(\bound_y_max[11]_INST_0_i_1_n_0 ),
        .CO({\NLW_bound_y_max[15]_INST_0_i_2_CO_UNCONNECTED [3],\bound_y_max[15]_INST_0_i_2_n_1 ,\bound_y_max[15]_INST_0_i_2_n_2 ,\bound_y_max[15]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_24_cast_i_i_fu_484_p1[14:12]}),
        .O(tmp_27_i_i_fu_501_p2[15:12]),
        .S({\bound_y_max[15]_INST_0_i_8_n_0 ,\bound_y_max[15]_INST_0_i_9_n_0 ,\bound_y_max[15]_INST_0_i_10_n_0 ,\bound_y_max[15]_INST_0_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[15]_INST_0_i_20 
       (.I0(tmp_24_cast_i_i_fu_484_p1[4]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[4]),
        .O(\bound_y_max[15]_INST_0_i_20_n_0 ));
  CARRY4 \bound_y_max[15]_INST_0_i_3 
       (.CI(\bound_y_max[15]_INST_0_i_12_n_0 ),
        .CO({\bound_y_max[15]_INST_0_i_3_n_0 ,\bound_y_max[15]_INST_0_i_3_n_1 ,\bound_y_max[15]_INST_0_i_3_n_2 ,\bound_y_max[15]_INST_0_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_24_cast_i_i_fu_484_p1[11:8]),
        .O(\NLW_bound_y_max[15]_INST_0_i_3_O_UNCONNECTED [3:0]),
        .S({\bound_y_max[15]_INST_0_i_13_n_0 ,\bound_y_max[15]_INST_0_i_14_n_0 ,\bound_y_max[15]_INST_0_i_15_n_0 ,\bound_y_max[15]_INST_0_i_16_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_4 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[15] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[15]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[15]),
        .O(\bound_y_max[15]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_5 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[14] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[14]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[14]),
        .O(\bound_y_max[15]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_6 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[13] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[13]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[13]),
        .O(\bound_y_max[15]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_7 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[12] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[12]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[12]),
        .O(\bound_y_max[15]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_8 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[15] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[15]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[15]),
        .O(\bound_y_max[15]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_y_max[15]_INST_0_i_9 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_210_reg_n_0_[14] ),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_658[14]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(bound_max_r_fu_405_p2[14]),
        .O(\bound_y_max[15]_INST_0_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[1]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[1]),
        .O(bound_y_max[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[2]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[2]),
        .O(bound_y_max[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[3]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[3]),
        .O(bound_y_max[3]));
  CARRY4 \bound_y_max[3]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\bound_y_max[3]_INST_0_i_1_n_0 ,\bound_y_max[3]_INST_0_i_1_n_1 ,\bound_y_max[3]_INST_0_i_1_n_2 ,\bound_y_max[3]_INST_0_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(tmp_24_cast_i_i_fu_484_p1[3:0]),
        .O({tmp_27_i_i_fu_501_p2[3:1],\NLW_bound_y_max[3]_INST_0_i_1_O_UNCONNECTED [0]}),
        .S({\bound_y_max[3]_INST_0_i_2_n_0 ,\bound_y_max[3]_INST_0_i_3_n_0 ,\bound_y_max[3]_INST_0_i_4_n_0 ,\bound_y_max[3]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[3]_INST_0_i_2 
       (.I0(tmp_24_cast_i_i_fu_484_p1[3]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[3]),
        .O(\bound_y_max[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[3]_INST_0_i_3 
       (.I0(tmp_24_cast_i_i_fu_484_p1[2]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[2]),
        .O(\bound_y_max[3]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[3]_INST_0_i_4 
       (.I0(tmp_24_cast_i_i_fu_484_p1[1]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[1]),
        .O(\bound_y_max[3]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[3]_INST_0_i_5 
       (.I0(tmp_24_cast_i_i_fu_484_p1[0]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[0]),
        .O(\bound_y_max[3]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[4]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[4]),
        .O(bound_y_max[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[5]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[5]),
        .O(bound_y_max[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[6]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[6]),
        .O(bound_y_max[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[7]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[7]),
        .O(bound_y_max[7]));
  CARRY4 \bound_y_max[7]_INST_0_i_1 
       (.CI(\bound_y_max[3]_INST_0_i_1_n_0 ),
        .CO({\bound_y_max[7]_INST_0_i_1_n_0 ,\bound_y_max[7]_INST_0_i_1_n_1 ,\bound_y_max[7]_INST_0_i_1_n_2 ,\bound_y_max[7]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_24_cast_i_i_fu_484_p1[7:4]),
        .O(tmp_27_i_i_fu_501_p2[7:4]),
        .S({\bound_y_max[7]_INST_0_i_2_n_0 ,\bound_y_max[7]_INST_0_i_3_n_0 ,\bound_y_max[7]_INST_0_i_4_n_0 ,\bound_y_max[7]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[7]_INST_0_i_2 
       (.I0(tmp_24_cast_i_i_fu_484_p1[7]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[7]),
        .O(\bound_y_max[7]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[7]_INST_0_i_3 
       (.I0(tmp_24_cast_i_i_fu_484_p1[6]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[6]),
        .O(\bound_y_max[7]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[7]_INST_0_i_4 
       (.I0(tmp_24_cast_i_i_fu_484_p1[5]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[5]),
        .O(\bound_y_max[7]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_max[7]_INST_0_i_5 
       (.I0(tmp_24_cast_i_i_fu_484_p1[4]),
        .I1(tmp_6_cast_i_i_reg_588_reg__0[4]),
        .O(\bound_y_max[7]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[8]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[8]),
        .O(bound_y_max[8]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_y_max[9]_INST_0 
       (.I0(\bound_y_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_27_i_i_fu_501_p2[9]),
        .O(bound_y_max[9]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    bound_y_max_ap_vld_INST_0
       (.I0(tmp_16_i_i_reg_632_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_reg_608_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(Hdist_data_stream_0_empty_n),
        .O(bound_y_max_ap_vld));
  LUT4 #(
    .INIT(16'h6F60)) 
    \bound_y_min[0]_INST_0 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[0] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[0]),
        .I2(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I3(tmp_reg_603),
        .O(bound_y_min[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[10]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[10]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[10]),
        .O(bound_y_min[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[11]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[11]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[11]),
        .O(bound_y_min[11]));
  CARRY4 \bound_y_min[11]_INST_0_i_1 
       (.CI(\bound_y_min[7]_INST_0_i_1_n_0 ),
        .CO({\bound_y_min[11]_INST_0_i_1_n_0 ,\bound_y_min[11]_INST_0_i_1_n_1 ,\bound_y_min[11]_INST_0_i_1_n_2 ,\bound_y_min[11]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[11] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[10] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[9] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[8] }),
        .O(tmp_20_i_i_fu_532_p2[11:8]),
        .S({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[11] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[10] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[9] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[8] }));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[12]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[12]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[12]),
        .O(bound_y_min[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[13]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[13]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[13]),
        .O(bound_y_min[13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[14]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[14]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[14]),
        .O(bound_y_min[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[15]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[15]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[15]),
        .O(bound_y_min[15]));
  CARRY4 \bound_y_min[15]_INST_0_i_1 
       (.CI(\bound_y_min[11]_INST_0_i_1_n_0 ),
        .CO({\NLW_bound_y_min[15]_INST_0_i_1_CO_UNCONNECTED [3],\bound_y_min[15]_INST_0_i_1_n_1 ,\bound_y_min[15]_INST_0_i_1_n_2 ,\bound_y_min[15]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[14] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[13] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[12] }),
        .O(tmp_20_i_i_fu_532_p2[15:12]),
        .S({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[15] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[14] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[13] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[12] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_10 
       (.I0(length_reg_572[25]),
        .O(\bound_y_min[15]_INST_0_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_11 
       (.I0(length_reg_572[24]),
        .O(\bound_y_min[15]_INST_0_i_11_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_12 
       (.CI(\bound_y_min[15]_INST_0_i_17_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_12_n_0 ,\bound_y_min[15]_INST_0_i_12_n_1 ,\bound_y_min[15]_INST_0_i_12_n_2 ,\bound_y_min[15]_INST_0_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_572[19:16]),
        .O(\NLW_bound_y_min[15]_INST_0_i_12_O_UNCONNECTED [3:0]),
        .S({\bound_y_min[15]_INST_0_i_18_n_0 ,\bound_y_min[15]_INST_0_i_19_n_0 ,\bound_y_min[15]_INST_0_i_20_n_0 ,\bound_y_min[15]_INST_0_i_21_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_13 
       (.I0(length_reg_572[23]),
        .O(\bound_y_min[15]_INST_0_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_14 
       (.I0(length_reg_572[22]),
        .O(\bound_y_min[15]_INST_0_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_15 
       (.I0(length_reg_572[21]),
        .O(\bound_y_min[15]_INST_0_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_16 
       (.I0(length_reg_572[20]),
        .O(\bound_y_min[15]_INST_0_i_16_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_17 
       (.CI(\bound_y_min[15]_INST_0_i_22_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_17_n_0 ,\bound_y_min[15]_INST_0_i_17_n_1 ,\bound_y_min[15]_INST_0_i_17_n_2 ,\bound_y_min[15]_INST_0_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_572[15:12]),
        .O(\NLW_bound_y_min[15]_INST_0_i_17_O_UNCONNECTED [3:0]),
        .S({\bound_y_min[15]_INST_0_i_23_n_0 ,\bound_y_min[15]_INST_0_i_24_n_0 ,\bound_y_min[15]_INST_0_i_25_n_0 ,\bound_y_min[15]_INST_0_i_26_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_18 
       (.I0(length_reg_572[19]),
        .O(\bound_y_min[15]_INST_0_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_19 
       (.I0(length_reg_572[18]),
        .O(\bound_y_min[15]_INST_0_i_19_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_2 
       (.CI(\bound_y_min[15]_INST_0_i_3_n_0 ),
        .CO({\NLW_bound_y_min[15]_INST_0_i_2_CO_UNCONNECTED [3],\bound_y_min[15]_INST_0_i_2_n_1 ,\bound_y_min[15]_INST_0_i_2_n_2 ,\bound_y_min[15]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,length_reg_572[30:28]}),
        .O(\NLW_bound_y_min[15]_INST_0_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\bound_y_min[15]_INST_0_i_4_n_0 ,\bound_y_min[15]_INST_0_i_5_n_0 ,\bound_y_min[15]_INST_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_20 
       (.I0(length_reg_572[17]),
        .O(\bound_y_min[15]_INST_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_21 
       (.I0(length_reg_572[16]),
        .I1(\bound_y_min[15]_INST_0_i_27_n_3 ),
        .O(\bound_y_min[15]_INST_0_i_21_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_22 
       (.CI(\bound_y_min[15]_INST_0_i_28_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_22_n_0 ,\bound_y_min[15]_INST_0_i_22_n_1 ,\bound_y_min[15]_INST_0_i_22_n_2 ,\bound_y_min[15]_INST_0_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_572[11:8]),
        .O(\NLW_bound_y_min[15]_INST_0_i_22_O_UNCONNECTED [3:0]),
        .S({\bound_y_min[15]_INST_0_i_29_n_0 ,\bound_y_min[15]_INST_0_i_30_n_0 ,\bound_y_min[15]_INST_0_i_31_n_0 ,\bound_y_min[15]_INST_0_i_32_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_23 
       (.I0(length_reg_572[15]),
        .I1(\bound_y_min[15]_INST_0_i_33_n_4 ),
        .O(\bound_y_min[15]_INST_0_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_24 
       (.I0(length_reg_572[14]),
        .I1(\bound_y_min[15]_INST_0_i_33_n_5 ),
        .O(\bound_y_min[15]_INST_0_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_25 
       (.I0(length_reg_572[13]),
        .I1(\bound_y_min[15]_INST_0_i_33_n_6 ),
        .O(\bound_y_min[15]_INST_0_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_26 
       (.I0(length_reg_572[12]),
        .I1(\bound_y_min[15]_INST_0_i_33_n_7 ),
        .O(\bound_y_min[15]_INST_0_i_26_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_27 
       (.CI(\bound_y_min[15]_INST_0_i_33_n_0 ),
        .CO({\NLW_bound_y_min[15]_INST_0_i_27_CO_UNCONNECTED [3:1],\bound_y_min[15]_INST_0_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bound_y_min[15]_INST_0_i_27_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \bound_y_min[15]_INST_0_i_28 
       (.CI(\bound_y_min[15]_INST_0_i_34_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_28_n_0 ,\bound_y_min[15]_INST_0_i_28_n_1 ,\bound_y_min[15]_INST_0_i_28_n_2 ,\bound_y_min[15]_INST_0_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_572[7:4]),
        .O(\NLW_bound_y_min[15]_INST_0_i_28_O_UNCONNECTED [3:0]),
        .S({\bound_y_min[15]_INST_0_i_35_n_0 ,\bound_y_min[15]_INST_0_i_36_n_0 ,\bound_y_min[15]_INST_0_i_37_n_0 ,\bound_y_min[15]_INST_0_i_38_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_29 
       (.I0(length_reg_572[11]),
        .I1(\bound_y_min[15]_INST_0_i_39_n_4 ),
        .O(\bound_y_min[15]_INST_0_i_29_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_3 
       (.CI(\bound_y_min[15]_INST_0_i_7_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_3_n_0 ,\bound_y_min[15]_INST_0_i_3_n_1 ,\bound_y_min[15]_INST_0_i_3_n_2 ,\bound_y_min[15]_INST_0_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_572[27:24]),
        .O(\NLW_bound_y_min[15]_INST_0_i_3_O_UNCONNECTED [3:0]),
        .S({\bound_y_min[15]_INST_0_i_8_n_0 ,\bound_y_min[15]_INST_0_i_9_n_0 ,\bound_y_min[15]_INST_0_i_10_n_0 ,\bound_y_min[15]_INST_0_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_30 
       (.I0(length_reg_572[10]),
        .I1(\bound_y_min[15]_INST_0_i_39_n_5 ),
        .O(\bound_y_min[15]_INST_0_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_31 
       (.I0(length_reg_572[9]),
        .I1(\bound_y_min[15]_INST_0_i_39_n_6 ),
        .O(\bound_y_min[15]_INST_0_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_32 
       (.I0(length_reg_572[8]),
        .I1(\bound_y_min[15]_INST_0_i_39_n_7 ),
        .O(\bound_y_min[15]_INST_0_i_32_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_33 
       (.CI(\bound_y_min[15]_INST_0_i_39_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_33_n_0 ,\bound_y_min[15]_INST_0_i_33_n_1 ,\bound_y_min[15]_INST_0_i_33_n_2 ,\bound_y_min[15]_INST_0_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[15] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[14] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[13] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[12] }),
        .O({\bound_y_min[15]_INST_0_i_33_n_4 ,\bound_y_min[15]_INST_0_i_33_n_5 ,\bound_y_min[15]_INST_0_i_33_n_6 ,\bound_y_min[15]_INST_0_i_33_n_7 }),
        .S({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[15] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[14] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[13] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[12] }));
  CARRY4 \bound_y_min[15]_INST_0_i_34 
       (.CI(1'b0),
        .CO({\bound_y_min[15]_INST_0_i_34_n_0 ,\bound_y_min[15]_INST_0_i_34_n_1 ,\bound_y_min[15]_INST_0_i_34_n_2 ,\bound_y_min[15]_INST_0_i_34_n_3 }),
        .CYINIT(1'b1),
        .DI({length_reg_572[3:1],tmp_reg_603}),
        .O(\NLW_bound_y_min[15]_INST_0_i_34_O_UNCONNECTED [3:0]),
        .S({\bound_y_min[15]_INST_0_i_40_n_0 ,\bound_y_min[15]_INST_0_i_41_n_0 ,\bound_y_min[15]_INST_0_i_42_n_0 ,\bound_y_min[15]_INST_0_i_43_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_35 
       (.I0(length_reg_572[7]),
        .I1(\bound_y_min[15]_INST_0_i_44_n_4 ),
        .O(\bound_y_min[15]_INST_0_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_36 
       (.I0(length_reg_572[6]),
        .I1(\bound_y_min[15]_INST_0_i_44_n_5 ),
        .O(\bound_y_min[15]_INST_0_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_37 
       (.I0(length_reg_572[5]),
        .I1(\bound_y_min[15]_INST_0_i_44_n_6 ),
        .O(\bound_y_min[15]_INST_0_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_38 
       (.I0(length_reg_572[4]),
        .I1(\bound_y_min[15]_INST_0_i_44_n_7 ),
        .O(\bound_y_min[15]_INST_0_i_38_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_39 
       (.CI(\bound_y_min[15]_INST_0_i_44_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_39_n_0 ,\bound_y_min[15]_INST_0_i_39_n_1 ,\bound_y_min[15]_INST_0_i_39_n_2 ,\bound_y_min[15]_INST_0_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[11] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[10] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[9] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[8] }),
        .O({\bound_y_min[15]_INST_0_i_39_n_4 ,\bound_y_min[15]_INST_0_i_39_n_5 ,\bound_y_min[15]_INST_0_i_39_n_6 ,\bound_y_min[15]_INST_0_i_39_n_7 }),
        .S({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[11] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[10] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[9] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[8] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_4 
       (.I0(length_reg_572[30]),
        .O(\bound_y_min[15]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_40 
       (.I0(length_reg_572[3]),
        .I1(\bound_y_min[15]_INST_0_i_45_n_4 ),
        .O(\bound_y_min[15]_INST_0_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_41 
       (.I0(length_reg_572[2]),
        .I1(\bound_y_min[15]_INST_0_i_45_n_5 ),
        .O(\bound_y_min[15]_INST_0_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_42 
       (.I0(length_reg_572[1]),
        .I1(\bound_y_min[15]_INST_0_i_45_n_6 ),
        .O(\bound_y_min[15]_INST_0_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_y_min[15]_INST_0_i_43 
       (.I0(tmp_reg_603),
        .I1(\bound_y_min[15]_INST_0_i_45_n_7 ),
        .O(\bound_y_min[15]_INST_0_i_43_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_44 
       (.CI(\bound_y_min[15]_INST_0_i_45_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_44_n_0 ,\bound_y_min[15]_INST_0_i_44_n_1 ,\bound_y_min[15]_INST_0_i_44_n_2 ,\bound_y_min[15]_INST_0_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[7] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[6] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[5] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[4] }),
        .O({\bound_y_min[15]_INST_0_i_44_n_4 ,\bound_y_min[15]_INST_0_i_44_n_5 ,\bound_y_min[15]_INST_0_i_44_n_6 ,\bound_y_min[15]_INST_0_i_44_n_7 }),
        .S({\bound_y_min[15]_INST_0_i_46_n_0 ,\bound_y_min[15]_INST_0_i_47_n_0 ,\bound_y_min[15]_INST_0_i_48_n_0 ,\bound_y_min[15]_INST_0_i_49_n_0 }));
  CARRY4 \bound_y_min[15]_INST_0_i_45 
       (.CI(1'b0),
        .CO({\bound_y_min[15]_INST_0_i_45_n_0 ,\bound_y_min[15]_INST_0_i_45_n_1 ,\bound_y_min[15]_INST_0_i_45_n_2 ,\bound_y_min[15]_INST_0_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[3] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[2] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[1] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[0] }),
        .O({\bound_y_min[15]_INST_0_i_45_n_4 ,\bound_y_min[15]_INST_0_i_45_n_5 ,\bound_y_min[15]_INST_0_i_45_n_6 ,\bound_y_min[15]_INST_0_i_45_n_7 }),
        .S({\bound_y_min[15]_INST_0_i_50_n_0 ,\bound_y_min[15]_INST_0_i_51_n_0 ,\bound_y_min[15]_INST_0_i_52_n_0 ,\bound_y_min[15]_INST_0_i_53_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[15]_INST_0_i_46 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[7] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[7]),
        .O(\bound_y_min[15]_INST_0_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[15]_INST_0_i_47 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[6] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[6]),
        .O(\bound_y_min[15]_INST_0_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[15]_INST_0_i_48 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[5] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[5]),
        .O(\bound_y_min[15]_INST_0_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[15]_INST_0_i_49 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[4] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[4]),
        .O(\bound_y_min[15]_INST_0_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_5 
       (.I0(length_reg_572[29]),
        .O(\bound_y_min[15]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[15]_INST_0_i_50 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[3] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[3]),
        .O(\bound_y_min[15]_INST_0_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[15]_INST_0_i_51 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[2] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[2]),
        .O(\bound_y_min[15]_INST_0_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[15]_INST_0_i_52 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[1] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[1]),
        .O(\bound_y_min[15]_INST_0_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[15]_INST_0_i_53 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[0] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[0]),
        .O(\bound_y_min[15]_INST_0_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_6 
       (.I0(length_reg_572[28]),
        .O(\bound_y_min[15]_INST_0_i_6_n_0 ));
  CARRY4 \bound_y_min[15]_INST_0_i_7 
       (.CI(\bound_y_min[15]_INST_0_i_12_n_0 ),
        .CO({\bound_y_min[15]_INST_0_i_7_n_0 ,\bound_y_min[15]_INST_0_i_7_n_1 ,\bound_y_min[15]_INST_0_i_7_n_2 ,\bound_y_min[15]_INST_0_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_572[23:20]),
        .O(\NLW_bound_y_min[15]_INST_0_i_7_O_UNCONNECTED [3:0]),
        .S({\bound_y_min[15]_INST_0_i_13_n_0 ,\bound_y_min[15]_INST_0_i_14_n_0 ,\bound_y_min[15]_INST_0_i_15_n_0 ,\bound_y_min[15]_INST_0_i_16_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_8 
       (.I0(length_reg_572[27]),
        .O(\bound_y_min[15]_INST_0_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_y_min[15]_INST_0_i_9 
       (.I0(length_reg_572[26]),
        .O(\bound_y_min[15]_INST_0_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[1]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[1]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[1]),
        .O(bound_y_min[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[2]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[2]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[2]),
        .O(bound_y_min[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[3]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[3]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[3]),
        .O(bound_y_min[3]));
  CARRY4 \bound_y_min[3]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\bound_y_min[3]_INST_0_i_1_n_0 ,\bound_y_min[3]_INST_0_i_1_n_1 ,\bound_y_min[3]_INST_0_i_1_n_2 ,\bound_y_min[3]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[3] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[2] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[1] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[0] }),
        .O({tmp_20_i_i_fu_532_p2[3:1],\NLW_bound_y_min[3]_INST_0_i_1_O_UNCONNECTED [0]}),
        .S({\bound_y_min[3]_INST_0_i_2_n_0 ,\bound_y_min[3]_INST_0_i_3_n_0 ,\bound_y_min[3]_INST_0_i_4_n_0 ,tmp_20_i_i_fu_532_p2[0]}));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[3]_INST_0_i_2 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[3] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[3]),
        .O(\bound_y_min[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[3]_INST_0_i_3 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[2] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[2]),
        .O(\bound_y_min[3]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[3]_INST_0_i_4 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[1] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[1]),
        .O(\bound_y_min[3]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[3]_INST_0_i_5 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[0] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[0]),
        .O(tmp_20_i_i_fu_532_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[4]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[4]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[4]),
        .O(bound_y_min[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[5]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[5]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[5]),
        .O(bound_y_min[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[6]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[6]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[6]),
        .O(bound_y_min[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[7]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[7]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[7]),
        .O(bound_y_min[7]));
  CARRY4 \bound_y_min[7]_INST_0_i_1 
       (.CI(\bound_y_min[3]_INST_0_i_1_n_0 ),
        .CO({\bound_y_min[7]_INST_0_i_1_n_0 ,\bound_y_min[7]_INST_0_i_1_n_1 ,\bound_y_min[7]_INST_0_i_1_n_2 ,\bound_y_min[7]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_651_reg_n_0_[7] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[6] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[5] ,\bound_min_r_1_3_i_i_reg_651_reg_n_0_[4] }),
        .O(tmp_20_i_i_fu_532_p2[7:4]),
        .S({\bound_y_min[7]_INST_0_i_2_n_0 ,\bound_y_min[7]_INST_0_i_3_n_0 ,\bound_y_min[7]_INST_0_i_4_n_0 ,\bound_y_min[7]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[7]_INST_0_i_2 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[7] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[7]),
        .O(\bound_y_min[7]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[7]_INST_0_i_3 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[6] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[6]),
        .O(\bound_y_min[7]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[7]_INST_0_i_4 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[5] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[5]),
        .O(\bound_y_min[7]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_y_min[7]_INST_0_i_5 
       (.I0(\bound_min_r_1_3_i_i_reg_651_reg_n_0_[4] ),
        .I1(tmp_5_cast_i_i_reg_583_reg__0[4]),
        .O(\bound_y_min[7]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[8]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[8]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[8]),
        .O(bound_y_min[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_y_min[9]_INST_0 
       (.I0(tmp_20_i_i_fu_532_p2[9]),
        .I1(\bound_y_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_572[9]),
        .O(bound_y_min[9]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    bound_y_min_ap_vld_INST_0
       (.I0(tmp_16_i_i_reg_632_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_608_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(Hdist_data_stream_0_empty_n),
        .O(bound_y_min_ap_vld));
  LUT6 #(
    .INIT(64'h55450040AABAFFBF)) 
    \character_num_3_i_i_reg_663[0]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_663[0]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_222[0]),
        .I5(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .O(character_num_3_i_i_fu_476_p3[0]));
  LUT6 #(
    .INIT(64'hFFFF4575FFFFFFFF)) 
    \character_num_3_i_i_reg_663[0]_i_2 
       (.I0(\inBlock_i_i_reg_186_reg_n_0_[0] ),
        .I1(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(inBlock_3_i_i_reg_646),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(ult_reg_641),
        .O(\character_num_3_i_i_reg_663[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55450040AABAFFBF)) 
    \character_num_3_i_i_reg_663[1]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_663[1]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_222[1]),
        .I5(\character_num_3_i_i_reg_663[1]_i_2_n_0 ),
        .O(character_num_3_i_i_fu_476_p3[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABBBFBB)) 
    \character_num_3_i_i_reg_663[1]_i_2 
       (.I0(\character_num_3_i_i_reg_663[0]_i_2_n_0 ),
        .I1(character_num_i_i_reg_222[0]),
        .I2(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(character_num_3_i_i_reg_663[0]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(\character_num_3_i_i_reg_663[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6666656655556555)) 
    \character_num_3_i_i_reg_663[2]_i_1 
       (.I0(\character_num_3_i_i_reg_663[2]_i_2_n_0 ),
        .I1(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I2(character_num_3_i_i_reg_663[2]),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(character_num_i_i_reg_222[2]),
        .O(character_num_3_i_i_fu_476_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABBBFBB)) 
    \character_num_3_i_i_reg_663[2]_i_2 
       (.I0(\character_num_3_i_i_reg_663[1]_i_2_n_0 ),
        .I1(character_num_i_i_reg_222[1]),
        .I2(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(character_num_3_i_i_reg_663[1]),
        .I5(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(\character_num_3_i_i_reg_663[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF45750000BA8A)) 
    \character_num_3_i_i_reg_663[3]_i_1 
       (.I0(character_num_i_i_reg_222[3]),
        .I1(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(character_num_3_i_i_reg_663[3]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(\character_num_3_i_i_reg_663[7]_i_5_n_0 ),
        .O(character_num_3_i_i_fu_476_p3[3]));
  LUT6 #(
    .INIT(64'hFF4700B800B800B8)) 
    \character_num_3_i_i_reg_663[4]_i_1 
       (.I0(character_num_i_i_reg_222[4]),
        .I1(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I2(character_num_3_i_i_reg_663[4]),
        .I3(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I4(\character_num_3_i_i_reg_663[7]_i_5_n_0 ),
        .I5(\character_num_3_i_i_reg_663[7]_i_4_n_0 ),
        .O(character_num_3_i_i_fu_476_p3[4]));
  LUT6 #(
    .INIT(64'hFFFF45750000BA8A)) 
    \character_num_3_i_i_reg_663[5]_i_1 
       (.I0(character_num_i_i_reg_222[5]),
        .I1(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(character_num_3_i_i_reg_663[5]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I5(\character_num_3_i_i_reg_663[6]_i_3_n_0 ),
        .O(character_num_3_i_i_fu_476_p3[5]));
  LUT6 #(
    .INIT(64'hBABF454045404540)) 
    \character_num_3_i_i_reg_663[6]_i_1 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_i_i_reg_222[6]),
        .I2(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I3(character_num_3_i_i_reg_663[6]),
        .I4(\character_num_3_i_i_reg_663[6]_i_3_n_0 ),
        .I5(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .O(character_num_3_i_i_fu_476_p3[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \character_num_3_i_i_reg_663[6]_i_2 
       (.I0(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .O(\character_num_3_i_i_reg_663[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \character_num_3_i_i_reg_663[6]_i_3 
       (.I0(\character_num_3_i_i_reg_663[7]_i_6_n_0 ),
        .I1(\character_num_3_i_i_reg_663[6]_i_4_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_8_n_0 ),
        .I3(\character_num_3_i_i_reg_663[1]_i_2_n_0 ),
        .I4(\character_num_3_i_i_reg_663[7]_i_4_n_0 ),
        .O(\character_num_3_i_i_reg_663[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_663[6]_i_4 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_663[2]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_222[2]),
        .O(\character_num_3_i_i_reg_663[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \character_num_3_i_i_reg_663[7]_i_1 
       (.I0(\character_num_3_i_i_reg_663[7]_i_2_n_0 ),
        .I1(\character_num_3_i_i_reg_663[7]_i_3_n_0 ),
        .I2(\character_num_3_i_i_reg_663[7]_i_4_n_0 ),
        .I3(\character_num_3_i_i_reg_663[7]_i_5_n_0 ),
        .I4(\character_num_3_i_i_reg_663[7]_i_6_n_0 ),
        .I5(\character_num_3_i_i_reg_663[7]_i_7_n_0 ),
        .O(character_num_3_i_i_fu_476_p3[7]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \character_num_3_i_i_reg_663[7]_i_2 
       (.I0(character_num_3_i_i_reg_663[7]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(character_num_i_i_reg_222[7]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(\character_num_3_i_i_reg_663[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_663[7]_i_3 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_663[5]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_222[5]),
        .O(\character_num_3_i_i_reg_663[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_663[7]_i_4 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_663[3]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_222[3]),
        .O(\character_num_3_i_i_reg_663[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000B80000)) 
    \character_num_3_i_i_reg_663[7]_i_5 
       (.I0(character_num_i_i_reg_222[2]),
        .I1(\character_num_3_i_i_reg_663[6]_i_2_n_0 ),
        .I2(character_num_3_i_i_reg_663[2]),
        .I3(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I4(\character_num_3_i_i_reg_663[7]_i_8_n_0 ),
        .I5(\character_num_3_i_i_reg_663[1]_i_2_n_0 ),
        .O(\character_num_3_i_i_reg_663[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_663[7]_i_6 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_663[4]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_222[4]),
        .O(\character_num_3_i_i_reg_663[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \character_num_3_i_i_reg_663[7]_i_7 
       (.I0(character_num_3_i_i_reg_663[6]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(character_num_i_i_reg_222[6]),
        .I4(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .O(\character_num_3_i_i_reg_663[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_663[7]_i_8 
       (.I0(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_663[1]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_222[1]),
        .O(\character_num_3_i_i_reg_663[7]_i_8_n_0 ));
  FDRE \character_num_3_i_i_reg_663_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(character_num_3_i_i_fu_476_p3[0]),
        .Q(character_num_3_i_i_reg_663[0]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_663_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(character_num_3_i_i_fu_476_p3[1]),
        .Q(character_num_3_i_i_reg_663[1]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_663_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(character_num_3_i_i_fu_476_p3[2]),
        .Q(character_num_3_i_i_reg_663[2]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_663_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(character_num_3_i_i_fu_476_p3[3]),
        .Q(character_num_3_i_i_reg_663[3]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_663_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(character_num_3_i_i_fu_476_p3[4]),
        .Q(character_num_3_i_i_reg_663[4]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_663_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(character_num_3_i_i_fu_476_p3[5]),
        .Q(character_num_3_i_i_reg_663[5]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_663_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(character_num_3_i_i_fu_476_p3[6]),
        .Q(character_num_3_i_i_reg_663[6]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_663_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(character_num_3_i_i_fu_476_p3[7]),
        .Q(character_num_3_i_i_reg_663[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A8A8A8A8AAA8A8A)) 
    \character_num_i_i_reg_222[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_608_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(Hdist_data_stream_0_empty_n),
        .O(bound_max_r_1_i_i_reg_210));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \character_num_i_i_reg_222[7]_i_2 
       (.I0(Hdist_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_reg_608_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .O(bound_max_r_1_i_i_reg_2100));
  FDRE \character_num_i_i_reg_222_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(character_num_3_i_i_reg_663[0]),
        .Q(character_num_i_i_reg_222[0]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \character_num_i_i_reg_222_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(character_num_3_i_i_reg_663[1]),
        .Q(character_num_i_i_reg_222[1]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \character_num_i_i_reg_222_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(character_num_3_i_i_reg_663[2]),
        .Q(character_num_i_i_reg_222[2]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \character_num_i_i_reg_222_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(character_num_3_i_i_reg_663[3]),
        .Q(character_num_i_i_reg_222[3]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \character_num_i_i_reg_222_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(character_num_3_i_i_reg_663[4]),
        .Q(character_num_i_i_reg_222[4]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \character_num_i_i_reg_222_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(character_num_3_i_i_reg_663[5]),
        .Q(character_num_i_i_reg_222[5]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \character_num_i_i_reg_222_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(character_num_3_i_i_reg_663[6]),
        .Q(character_num_i_i_reg_222[6]),
        .R(bound_max_r_1_i_i_reg_210));
  FDRE \character_num_i_i_reg_222_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2100),
        .D(character_num_3_i_i_reg_663[7]),
        .Q(character_num_i_i_reg_222[7]),
        .R(bound_max_r_1_i_i_reg_210));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \exitcond_reg_608[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(Hdist_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_608_reg_n_0_[0] ),
        .O(bound_min_r_1_reg_626_pp0_iter1_reg0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_10 
       (.I0(length_reg_572[17]),
        .I1(i_i_i_reg_234_reg__0[17]),
        .I2(i_i_i_reg_234_reg[15]),
        .I3(length_reg_572[15]),
        .I4(i_i_i_reg_234_reg__0[16]),
        .I5(length_reg_572[16]),
        .O(\exitcond_reg_608[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_11 
       (.I0(length_reg_572[14]),
        .I1(i_i_i_reg_234_reg[14]),
        .I2(i_i_i_reg_234_reg[12]),
        .I3(length_reg_572[12]),
        .I4(i_i_i_reg_234_reg[13]),
        .I5(length_reg_572[13]),
        .O(\exitcond_reg_608[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_12 
       (.I0(length_reg_572[11]),
        .I1(i_i_i_reg_234_reg[11]),
        .I2(i_i_i_reg_234_reg[9]),
        .I3(length_reg_572[9]),
        .I4(i_i_i_reg_234_reg[10]),
        .I5(length_reg_572[10]),
        .O(\exitcond_reg_608[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_13 
       (.I0(length_reg_572[7]),
        .I1(i_i_i_reg_234_reg[7]),
        .I2(i_i_i_reg_234_reg[8]),
        .I3(length_reg_572[8]),
        .I4(i_i_i_reg_234_reg[6]),
        .I5(length_reg_572[6]),
        .O(\exitcond_reg_608[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_14 
       (.I0(i_i_i_reg_234_reg[3]),
        .I1(length_reg_572[3]),
        .I2(i_i_i_reg_234_reg[4]),
        .I3(length_reg_572[4]),
        .I4(length_reg_572[5]),
        .I5(i_i_i_reg_234_reg[5]),
        .O(\exitcond_reg_608[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_15 
       (.I0(length_reg_572[2]),
        .I1(i_i_i_reg_234_reg[2]),
        .I2(i_i_i_reg_234_reg[0]),
        .I3(tmp_reg_603),
        .I4(i_i_i_reg_234_reg[1]),
        .I5(length_reg_572[1]),
        .O(\exitcond_reg_608[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \exitcond_reg_608[0]_i_4 
       (.I0(length_reg_572[30]),
        .I1(i_i_i_reg_234_reg__0[30]),
        .O(\exitcond_reg_608[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_5 
       (.I0(length_reg_572[27]),
        .I1(i_i_i_reg_234_reg__0[27]),
        .I2(i_i_i_reg_234_reg__0[29]),
        .I3(length_reg_572[29]),
        .I4(i_i_i_reg_234_reg__0[28]),
        .I5(length_reg_572[28]),
        .O(\exitcond_reg_608[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_6 
       (.I0(length_reg_572[24]),
        .I1(i_i_i_reg_234_reg__0[24]),
        .I2(i_i_i_reg_234_reg__0[26]),
        .I3(length_reg_572[26]),
        .I4(i_i_i_reg_234_reg__0[25]),
        .I5(length_reg_572[25]),
        .O(\exitcond_reg_608[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_8 
       (.I0(length_reg_572[21]),
        .I1(i_i_i_reg_234_reg__0[21]),
        .I2(i_i_i_reg_234_reg__0[23]),
        .I3(length_reg_572[23]),
        .I4(i_i_i_reg_234_reg__0[22]),
        .I5(length_reg_572[22]),
        .O(\exitcond_reg_608[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_608[0]_i_9 
       (.I0(length_reg_572[19]),
        .I1(i_i_i_reg_234_reg__0[19]),
        .I2(i_i_i_reg_234_reg__0[20]),
        .I3(length_reg_572[20]),
        .I4(i_i_i_reg_234_reg__0[18]),
        .I5(length_reg_572[18]),
        .O(\exitcond_reg_608[0]_i_9_n_0 ));
  FDRE \exitcond_reg_608_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(\exitcond_reg_608_reg_n_0_[0] ),
        .Q(exitcond_reg_608_pp0_iter1_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \exitcond_reg_608_pp0_iter2_reg[0]_i_1 
       (.I0(exitcond_reg_608_pp0_iter1_reg),
        .I1(Hdist_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_608_reg_n_0_[0] ),
        .I4(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\exitcond_reg_608_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \exitcond_reg_608_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_608_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(\exitcond_reg_608_pp0_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(ap_condition_pp0_exit_iter0_state3),
        .Q(\exitcond_reg_608_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond_reg_608_reg[0]_i_2 
       (.CI(\exitcond_reg_608_reg[0]_i_3_n_0 ),
        .CO({\NLW_exitcond_reg_608_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\exitcond_reg_608_reg[0]_i_2_n_2 ,\exitcond_reg_608_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_608_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond_reg_608[0]_i_4_n_0 ,\exitcond_reg_608[0]_i_5_n_0 ,\exitcond_reg_608[0]_i_6_n_0 }));
  CARRY4 \exitcond_reg_608_reg[0]_i_3 
       (.CI(\exitcond_reg_608_reg[0]_i_7_n_0 ),
        .CO({\exitcond_reg_608_reg[0]_i_3_n_0 ,\exitcond_reg_608_reg[0]_i_3_n_1 ,\exitcond_reg_608_reg[0]_i_3_n_2 ,\exitcond_reg_608_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_608_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\exitcond_reg_608[0]_i_8_n_0 ,\exitcond_reg_608[0]_i_9_n_0 ,\exitcond_reg_608[0]_i_10_n_0 ,\exitcond_reg_608[0]_i_11_n_0 }));
  CARRY4 \exitcond_reg_608_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\exitcond_reg_608_reg[0]_i_7_n_0 ,\exitcond_reg_608_reg[0]_i_7_n_1 ,\exitcond_reg_608_reg[0]_i_7_n_2 ,\exitcond_reg_608_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_608_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\exitcond_reg_608[0]_i_12_n_0 ,\exitcond_reg_608[0]_i_13_n_0 ,\exitcond_reg_608[0]_i_14_n_0 ,\exitcond_reg_608[0]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \i_i_i_reg_234[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_i_i_reg_2340),
        .O(i_i_i_reg_234));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \i_i_i_reg_234[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(Hdist_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_reg_608_reg_n_0_[0] ),
        .O(i_i_i_reg_2340));
  LUT1 #(
    .INIT(2'h1)) 
    \i_i_i_reg_234[0]_i_4 
       (.I0(i_i_i_reg_234_reg[0]),
        .O(\i_i_i_reg_234[0]_i_4_n_0 ));
  FDRE \i_i_i_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[0]_i_3_n_7 ),
        .Q(i_i_i_reg_234_reg[0]),
        .R(i_i_i_reg_234));
  CARRY4 \i_i_i_reg_234_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_i_i_reg_234_reg[0]_i_3_n_0 ,\i_i_i_reg_234_reg[0]_i_3_n_1 ,\i_i_i_reg_234_reg[0]_i_3_n_2 ,\i_i_i_reg_234_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_i_i_reg_234_reg[0]_i_3_n_4 ,\i_i_i_reg_234_reg[0]_i_3_n_5 ,\i_i_i_reg_234_reg[0]_i_3_n_6 ,\i_i_i_reg_234_reg[0]_i_3_n_7 }),
        .S({i_i_i_reg_234_reg[3:1],\i_i_i_reg_234[0]_i_4_n_0 }));
  FDRE \i_i_i_reg_234_reg[10] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[8]_i_1_n_5 ),
        .Q(i_i_i_reg_234_reg[10]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[11] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[8]_i_1_n_4 ),
        .Q(i_i_i_reg_234_reg[11]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[12] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[12]_i_1_n_7 ),
        .Q(i_i_i_reg_234_reg[12]),
        .R(i_i_i_reg_234));
  CARRY4 \i_i_i_reg_234_reg[12]_i_1 
       (.CI(\i_i_i_reg_234_reg[8]_i_1_n_0 ),
        .CO({\i_i_i_reg_234_reg[12]_i_1_n_0 ,\i_i_i_reg_234_reg[12]_i_1_n_1 ,\i_i_i_reg_234_reg[12]_i_1_n_2 ,\i_i_i_reg_234_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_234_reg[12]_i_1_n_4 ,\i_i_i_reg_234_reg[12]_i_1_n_5 ,\i_i_i_reg_234_reg[12]_i_1_n_6 ,\i_i_i_reg_234_reg[12]_i_1_n_7 }),
        .S(i_i_i_reg_234_reg[15:12]));
  FDRE \i_i_i_reg_234_reg[13] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[12]_i_1_n_6 ),
        .Q(i_i_i_reg_234_reg[13]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[14] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[12]_i_1_n_5 ),
        .Q(i_i_i_reg_234_reg[14]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[15] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[12]_i_1_n_4 ),
        .Q(i_i_i_reg_234_reg[15]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[16] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[16]_i_1_n_7 ),
        .Q(i_i_i_reg_234_reg__0[16]),
        .R(i_i_i_reg_234));
  CARRY4 \i_i_i_reg_234_reg[16]_i_1 
       (.CI(\i_i_i_reg_234_reg[12]_i_1_n_0 ),
        .CO({\i_i_i_reg_234_reg[16]_i_1_n_0 ,\i_i_i_reg_234_reg[16]_i_1_n_1 ,\i_i_i_reg_234_reg[16]_i_1_n_2 ,\i_i_i_reg_234_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_234_reg[16]_i_1_n_4 ,\i_i_i_reg_234_reg[16]_i_1_n_5 ,\i_i_i_reg_234_reg[16]_i_1_n_6 ,\i_i_i_reg_234_reg[16]_i_1_n_7 }),
        .S(i_i_i_reg_234_reg__0[19:16]));
  FDRE \i_i_i_reg_234_reg[17] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[16]_i_1_n_6 ),
        .Q(i_i_i_reg_234_reg__0[17]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[18] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[16]_i_1_n_5 ),
        .Q(i_i_i_reg_234_reg__0[18]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[19] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[16]_i_1_n_4 ),
        .Q(i_i_i_reg_234_reg__0[19]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[0]_i_3_n_6 ),
        .Q(i_i_i_reg_234_reg[1]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[20] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[20]_i_1_n_7 ),
        .Q(i_i_i_reg_234_reg__0[20]),
        .R(i_i_i_reg_234));
  CARRY4 \i_i_i_reg_234_reg[20]_i_1 
       (.CI(\i_i_i_reg_234_reg[16]_i_1_n_0 ),
        .CO({\i_i_i_reg_234_reg[20]_i_1_n_0 ,\i_i_i_reg_234_reg[20]_i_1_n_1 ,\i_i_i_reg_234_reg[20]_i_1_n_2 ,\i_i_i_reg_234_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_234_reg[20]_i_1_n_4 ,\i_i_i_reg_234_reg[20]_i_1_n_5 ,\i_i_i_reg_234_reg[20]_i_1_n_6 ,\i_i_i_reg_234_reg[20]_i_1_n_7 }),
        .S(i_i_i_reg_234_reg__0[23:20]));
  FDRE \i_i_i_reg_234_reg[21] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[20]_i_1_n_6 ),
        .Q(i_i_i_reg_234_reg__0[21]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[22] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[20]_i_1_n_5 ),
        .Q(i_i_i_reg_234_reg__0[22]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[23] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[20]_i_1_n_4 ),
        .Q(i_i_i_reg_234_reg__0[23]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[24] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[24]_i_1_n_7 ),
        .Q(i_i_i_reg_234_reg__0[24]),
        .R(i_i_i_reg_234));
  CARRY4 \i_i_i_reg_234_reg[24]_i_1 
       (.CI(\i_i_i_reg_234_reg[20]_i_1_n_0 ),
        .CO({\i_i_i_reg_234_reg[24]_i_1_n_0 ,\i_i_i_reg_234_reg[24]_i_1_n_1 ,\i_i_i_reg_234_reg[24]_i_1_n_2 ,\i_i_i_reg_234_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_234_reg[24]_i_1_n_4 ,\i_i_i_reg_234_reg[24]_i_1_n_5 ,\i_i_i_reg_234_reg[24]_i_1_n_6 ,\i_i_i_reg_234_reg[24]_i_1_n_7 }),
        .S(i_i_i_reg_234_reg__0[27:24]));
  FDRE \i_i_i_reg_234_reg[25] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[24]_i_1_n_6 ),
        .Q(i_i_i_reg_234_reg__0[25]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[26] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[24]_i_1_n_5 ),
        .Q(i_i_i_reg_234_reg__0[26]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[27] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[24]_i_1_n_4 ),
        .Q(i_i_i_reg_234_reg__0[27]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[28] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[28]_i_1_n_7 ),
        .Q(i_i_i_reg_234_reg__0[28]),
        .R(i_i_i_reg_234));
  CARRY4 \i_i_i_reg_234_reg[28]_i_1 
       (.CI(\i_i_i_reg_234_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_i_i_reg_234_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_i_i_reg_234_reg[28]_i_1_n_2 ,\i_i_i_reg_234_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_i_i_reg_234_reg[28]_i_1_O_UNCONNECTED [3],\i_i_i_reg_234_reg[28]_i_1_n_5 ,\i_i_i_reg_234_reg[28]_i_1_n_6 ,\i_i_i_reg_234_reg[28]_i_1_n_7 }),
        .S({1'b0,i_i_i_reg_234_reg__0[30:28]}));
  FDRE \i_i_i_reg_234_reg[29] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[28]_i_1_n_6 ),
        .Q(i_i_i_reg_234_reg__0[29]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[0]_i_3_n_5 ),
        .Q(i_i_i_reg_234_reg[2]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[30] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[28]_i_1_n_5 ),
        .Q(i_i_i_reg_234_reg__0[30]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[0]_i_3_n_4 ),
        .Q(i_i_i_reg_234_reg[3]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[4]_i_1_n_7 ),
        .Q(i_i_i_reg_234_reg[4]),
        .R(i_i_i_reg_234));
  CARRY4 \i_i_i_reg_234_reg[4]_i_1 
       (.CI(\i_i_i_reg_234_reg[0]_i_3_n_0 ),
        .CO({\i_i_i_reg_234_reg[4]_i_1_n_0 ,\i_i_i_reg_234_reg[4]_i_1_n_1 ,\i_i_i_reg_234_reg[4]_i_1_n_2 ,\i_i_i_reg_234_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_234_reg[4]_i_1_n_4 ,\i_i_i_reg_234_reg[4]_i_1_n_5 ,\i_i_i_reg_234_reg[4]_i_1_n_6 ,\i_i_i_reg_234_reg[4]_i_1_n_7 }),
        .S(i_i_i_reg_234_reg[7:4]));
  FDRE \i_i_i_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[4]_i_1_n_6 ),
        .Q(i_i_i_reg_234_reg[5]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[4]_i_1_n_5 ),
        .Q(i_i_i_reg_234_reg[6]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[4]_i_1_n_4 ),
        .Q(i_i_i_reg_234_reg[7]),
        .R(i_i_i_reg_234));
  FDRE \i_i_i_reg_234_reg[8] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[8]_i_1_n_7 ),
        .Q(i_i_i_reg_234_reg[8]),
        .R(i_i_i_reg_234));
  CARRY4 \i_i_i_reg_234_reg[8]_i_1 
       (.CI(\i_i_i_reg_234_reg[4]_i_1_n_0 ),
        .CO({\i_i_i_reg_234_reg[8]_i_1_n_0 ,\i_i_i_reg_234_reg[8]_i_1_n_1 ,\i_i_i_reg_234_reg[8]_i_1_n_2 ,\i_i_i_reg_234_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_234_reg[8]_i_1_n_4 ,\i_i_i_reg_234_reg[8]_i_1_n_5 ,\i_i_i_reg_234_reg[8]_i_1_n_6 ,\i_i_i_reg_234_reg[8]_i_1_n_7 }),
        .S(i_i_i_reg_234_reg[11:8]));
  FDRE \i_i_i_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2340),
        .D(\i_i_i_reg_234_reg[8]_i_1_n_6 ),
        .Q(i_i_i_reg_234_reg[9]),
        .R(i_i_i_reg_234));
  LUT4 #(
    .INIT(16'h0040)) 
    \icmp_reg_567[0]_i_1 
       (.I0(ap_done_reg),
        .I1(find_boundary_shrink_U0_ap_start),
        .I2(threshold_height_c_empty_n),
        .I3(internal_empty_n_reg),
        .O(find_boundary_shrink_U0_Hdist_rows_V_read));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_13 
       (.I0(out[23]),
        .I1(out[24]),
        .O(\icmp_reg_567[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_14 
       (.I0(out[21]),
        .I1(out[22]),
        .O(\icmp_reg_567[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_15 
       (.I0(out[19]),
        .I1(out[20]),
        .O(\icmp_reg_567[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_16 
       (.I0(out[17]),
        .I1(out[18]),
        .O(\icmp_reg_567[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_22 
       (.I0(out[15]),
        .I1(out[16]),
        .O(\icmp_reg_567[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_23 
       (.I0(out[13]),
        .I1(out[14]),
        .O(\icmp_reg_567[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_24 
       (.I0(out[11]),
        .I1(out[12]),
        .O(\icmp_reg_567[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_25 
       (.I0(out[9]),
        .I1(out[10]),
        .O(\icmp_reg_567[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_30 
       (.I0(out[7]),
        .I1(out[8]),
        .O(\icmp_reg_567[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_31 
       (.I0(out[5]),
        .I1(out[6]),
        .O(\icmp_reg_567[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_32 
       (.I0(out[3]),
        .I1(out[4]),
        .O(\icmp_reg_567[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_33 
       (.I0(out[1]),
        .I1(out[2]),
        .O(\icmp_reg_567[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_5 
       (.I0(out[29]),
        .I1(out[30]),
        .O(\icmp_reg_567[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_6 
       (.I0(out[27]),
        .I1(out[28]),
        .O(\icmp_reg_567[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_567[0]_i_7 
       (.I0(out[25]),
        .I1(out[26]),
        .O(\icmp_reg_567[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_reg_567[0]_i_8 
       (.I0(out[31]),
        .O(\icmp_reg_567[0]_i_8_n_0 ));
  FDRE \icmp_reg_567_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(icmp_fu_263_p2),
        .Q(icmp_reg_567),
        .R(1'b0));
  CARRY4 \icmp_reg_567_reg[0]_i_12 
       (.CI(\icmp_reg_567_reg[0]_i_21_n_0 ),
        .CO({\icmp_reg_567_reg[0]_i_12_n_0 ,\icmp_reg_567_reg[0]_i_12_n_1 ,\icmp_reg_567_reg[0]_i_12_n_2 ,\icmp_reg_567_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_reg_567[0]_i_22_n_0 ,\icmp_reg_567[0]_i_23_n_0 ,\icmp_reg_567[0]_i_24_n_0 ,\icmp_reg_567[0]_i_25_n_0 }),
        .O(\NLW_icmp_reg_567_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S(\int_rows_reg[15] ));
  CARRY4 \icmp_reg_567_reg[0]_i_2 
       (.CI(\icmp_reg_567_reg[0]_i_4_n_0 ),
        .CO({icmp_fu_263_p2,\icmp_reg_567_reg[0]_i_2_n_1 ,\icmp_reg_567_reg[0]_i_2_n_2 ,\icmp_reg_567_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_reg_567[0]_i_5_n_0 ,\icmp_reg_567[0]_i_6_n_0 ,\icmp_reg_567[0]_i_7_n_0 }),
        .O(\NLW_icmp_reg_567_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_reg_567[0]_i_8_n_0 ,S}));
  CARRY4 \icmp_reg_567_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\icmp_reg_567_reg[0]_i_21_n_0 ,\icmp_reg_567_reg[0]_i_21_n_1 ,\icmp_reg_567_reg[0]_i_21_n_2 ,\icmp_reg_567_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_reg_567[0]_i_30_n_0 ,\icmp_reg_567[0]_i_31_n_0 ,\icmp_reg_567[0]_i_32_n_0 ,\icmp_reg_567[0]_i_33_n_0 }),
        .O(\NLW_icmp_reg_567_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S(\int_rows_reg[7] ));
  CARRY4 \icmp_reg_567_reg[0]_i_4 
       (.CI(\icmp_reg_567_reg[0]_i_12_n_0 ),
        .CO({\icmp_reg_567_reg[0]_i_4_n_0 ,\icmp_reg_567_reg[0]_i_4_n_1 ,\icmp_reg_567_reg[0]_i_4_n_2 ,\icmp_reg_567_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_reg_567[0]_i_13_n_0 ,\icmp_reg_567[0]_i_14_n_0 ,\icmp_reg_567[0]_i_15_n_0 ,\icmp_reg_567[0]_i_16_n_0 }),
        .O(\NLW_icmp_reg_567_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S(\int_rows_reg[23] ));
  LUT5 #(
    .INIT(32'h44444044)) 
    \inBlock_3_i_i_reg_646[0]_i_1 
       (.I0(exitcond_reg_608_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_reg_608_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(Hdist_data_stream_0_empty_n),
        .O(bound_max_r_1_3_i_i_reg_6580));
  LUT1 #(
    .INIT(2'h1)) 
    \inBlock_3_i_i_reg_646[0]_i_2 
       (.I0(ult_reg_641),
        .O(inBlock_3_i_i_fu_428_p3));
  FDRE \inBlock_3_i_i_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6580),
        .D(inBlock_3_i_i_fu_428_p3),
        .Q(inBlock_3_i_i_reg_646),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \inBlock_i_i_reg_186[0]_i_1 
       (.I0(\inBlock_i_i_reg_186_reg_n_0_[0] ),
        .I1(inBlock_3_i_i_reg_646),
        .I2(bound_max_r_1_i_i_reg_2100),
        .I3(ap_CS_fsm_state2),
        .O(\inBlock_i_i_reg_186[0]_i_1_n_0 ));
  FDRE \inBlock_i_i_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\inBlock_i_i_reg_186[0]_i_1_n_0 ),
        .Q(\inBlock_i_i_reg_186_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \length_reg_572[30]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_reg_567),
        .O(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[10]),
        .Q(length_reg_572[10]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[11]),
        .Q(length_reg_572[11]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[12]),
        .Q(length_reg_572[12]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[13]),
        .Q(length_reg_572[13]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[14]),
        .Q(length_reg_572[14]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[15]),
        .Q(length_reg_572[15]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[16]),
        .Q(length_reg_572[16]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[17]),
        .Q(length_reg_572[17]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[18]),
        .Q(length_reg_572[18]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[19]),
        .Q(length_reg_572[19]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[1]),
        .Q(length_reg_572[1]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[20]),
        .Q(length_reg_572[20]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[21]),
        .Q(length_reg_572[21]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[22]),
        .Q(length_reg_572[22]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[23]),
        .Q(length_reg_572[23]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[24]),
        .Q(length_reg_572[24]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[25]),
        .Q(length_reg_572[25]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[26]),
        .Q(length_reg_572[26]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[27]),
        .Q(length_reg_572[27]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[28]),
        .Q(length_reg_572[28]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[29]),
        .Q(length_reg_572[29]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[2]),
        .Q(length_reg_572[2]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[30]),
        .Q(length_reg_572[30]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[3]),
        .Q(length_reg_572[3]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[4]),
        .Q(length_reg_572[4]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[5]),
        .Q(length_reg_572[5]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[6]),
        .Q(length_reg_572[6]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[7]),
        .Q(length_reg_572[7]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[8]),
        .Q(length_reg_572[8]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  FDRE \length_reg_572_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_11_reg_562[9]),
        .Q(length_reg_572[9]),
        .R(\length_reg_572[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__23 
       (.I0(Hdist_data_stream_0_empty_n),
        .I1(\exitcond_reg_608_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \mOutPtr[1]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_reg_608_reg_n_0_[0] ),
        .I3(Hdist_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h0000DFFF)) 
    \mOutPtr[1]_i_3__2 
       (.I0(Hdist_data_stream_0_empty_n),
        .I1(\exitcond_reg_608_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\mOutPtr_reg[1] ));
  FDRE \p_threshold_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[0]),
        .Q(p_threshold_reg_556[0]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[10] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[10]),
        .Q(p_threshold_reg_556[10]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[11] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[11]),
        .Q(p_threshold_reg_556[11]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[12] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[12]),
        .Q(p_threshold_reg_556[12]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[13] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[13]),
        .Q(p_threshold_reg_556[13]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[14] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[14]),
        .Q(p_threshold_reg_556[14]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[15] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[15]),
        .Q(p_threshold_reg_556[15]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[1]),
        .Q(p_threshold_reg_556[1]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[2]),
        .Q(p_threshold_reg_556[2]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[3]),
        .Q(p_threshold_reg_556[3]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[4]),
        .Q(p_threshold_reg_556[4]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[5]),
        .Q(p_threshold_reg_556[5]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[6]),
        .Q(p_threshold_reg_556[6]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[7]),
        .Q(p_threshold_reg_556[7]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[8] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[8]),
        .Q(p_threshold_reg_556[8]),
        .R(1'b0));
  FDRE \p_threshold_reg_556_reg[9] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(if_dout[9]),
        .Q(p_threshold_reg_556[9]),
        .R(1'b0));
  FDRE \shrink_y_max_read_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_max_reg[7] [0]),
        .Q(shrink_y_max_read_reg_550[0]),
        .R(1'b0));
  FDRE \shrink_y_max_read_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_max_reg[7] [1]),
        .Q(shrink_y_max_read_reg_550[1]),
        .R(1'b0));
  FDRE \shrink_y_max_read_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_max_reg[7] [2]),
        .Q(shrink_y_max_read_reg_550[2]),
        .R(1'b0));
  FDRE \shrink_y_max_read_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_max_reg[7] [3]),
        .Q(shrink_y_max_read_reg_550[3]),
        .R(1'b0));
  FDRE \shrink_y_max_read_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_max_reg[7] [4]),
        .Q(shrink_y_max_read_reg_550[4]),
        .R(1'b0));
  FDRE \shrink_y_max_read_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_max_reg[7] [5]),
        .Q(shrink_y_max_read_reg_550[5]),
        .R(1'b0));
  FDRE \shrink_y_max_read_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_max_reg[7] [6]),
        .Q(shrink_y_max_read_reg_550[6]),
        .R(1'b0));
  FDRE \shrink_y_max_read_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_max_reg[7] [7]),
        .Q(shrink_y_max_read_reg_550[7]),
        .R(1'b0));
  FDRE \shrink_y_min_read_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_min_reg[7] [0]),
        .Q(shrink_y_min_read_reg_544[0]),
        .R(1'b0));
  FDRE \shrink_y_min_read_reg_544_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_min_reg[7] [1]),
        .Q(shrink_y_min_read_reg_544[1]),
        .R(1'b0));
  FDRE \shrink_y_min_read_reg_544_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_min_reg[7] [2]),
        .Q(shrink_y_min_read_reg_544[2]),
        .R(1'b0));
  FDRE \shrink_y_min_read_reg_544_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_min_reg[7] [3]),
        .Q(shrink_y_min_read_reg_544[3]),
        .R(1'b0));
  FDRE \shrink_y_min_read_reg_544_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_min_reg[7] [4]),
        .Q(shrink_y_min_read_reg_544[4]),
        .R(1'b0));
  FDRE \shrink_y_min_read_reg_544_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_min_reg[7] [5]),
        .Q(shrink_y_min_read_reg_544[5]),
        .R(1'b0));
  FDRE \shrink_y_min_read_reg_544_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_min_reg[7] [6]),
        .Q(shrink_y_min_read_reg_544[6]),
        .R(1'b0));
  FDRE \shrink_y_min_read_reg_544_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(\int_shrink_y_min_reg[7] [7]),
        .Q(shrink_y_min_read_reg_544[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[0]),
        .Q(tmp_11_reg_562[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[10] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[10]),
        .Q(tmp_11_reg_562[10]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[11] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[11]),
        .Q(tmp_11_reg_562[11]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[12] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[12]),
        .Q(tmp_11_reg_562[12]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[13] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[13]),
        .Q(tmp_11_reg_562[13]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[14] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[14]),
        .Q(tmp_11_reg_562[14]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[15] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[15]),
        .Q(tmp_11_reg_562[15]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[16] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[16]),
        .Q(tmp_11_reg_562[16]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[17] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[17]),
        .Q(tmp_11_reg_562[17]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[18] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[18]),
        .Q(tmp_11_reg_562[18]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[19] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[19]),
        .Q(tmp_11_reg_562[19]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[1]),
        .Q(tmp_11_reg_562[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[20] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[20]),
        .Q(tmp_11_reg_562[20]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[21] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[21]),
        .Q(tmp_11_reg_562[21]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[22] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[22]),
        .Q(tmp_11_reg_562[22]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[23] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[23]),
        .Q(tmp_11_reg_562[23]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[24] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[24]),
        .Q(tmp_11_reg_562[24]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[25] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[25]),
        .Q(tmp_11_reg_562[25]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[26] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[26]),
        .Q(tmp_11_reg_562[26]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[27] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[27]),
        .Q(tmp_11_reg_562[27]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[28] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[28]),
        .Q(tmp_11_reg_562[28]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[29] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[29]),
        .Q(tmp_11_reg_562[29]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[2]),
        .Q(tmp_11_reg_562[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[30] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[30]),
        .Q(tmp_11_reg_562[30]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[3]),
        .Q(tmp_11_reg_562[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[4]),
        .Q(tmp_11_reg_562[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[5]),
        .Q(tmp_11_reg_562[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[6]),
        .Q(tmp_11_reg_562[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[7]),
        .Q(tmp_11_reg_562[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[8] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[8]),
        .Q(tmp_11_reg_562[8]),
        .R(1'b0));
  FDRE \tmp_11_reg_562_reg[9] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_U0_Hdist_rows_V_read),
        .D(out[9]),
        .Q(tmp_11_reg_562[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0003AAAA)) 
    \tmp_12_i_i_reg_617[0]_i_1 
       (.I0(\tmp_12_i_i_reg_617_reg_n_0_[0] ),
        .I1(\tmp_12_i_i_reg_617[0]_i_2_n_0 ),
        .I2(\tmp_12_i_i_reg_617[0]_i_3_n_0 ),
        .I3(\tmp_12_i_i_reg_617[0]_i_4_n_0 ),
        .I4(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(\tmp_12_i_i_reg_617[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_12_i_i_reg_617[0]_i_2 
       (.I0(i_i_i_reg_234_reg[10]),
        .I1(i_i_i_reg_234_reg[11]),
        .I2(i_i_i_reg_234_reg[8]),
        .I3(i_i_i_reg_234_reg[9]),
        .I4(\tmp_12_i_i_reg_617[0]_i_5_n_0 ),
        .O(\tmp_12_i_i_reg_617[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_12_i_i_reg_617[0]_i_3 
       (.I0(i_i_i_reg_234_reg[2]),
        .I1(i_i_i_reg_234_reg[3]),
        .I2(i_i_i_reg_234_reg[0]),
        .I3(i_i_i_reg_234_reg[1]),
        .I4(\tmp_12_i_i_reg_617[0]_i_6_n_0 ),
        .O(\tmp_12_i_i_reg_617[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_12_i_i_reg_617[0]_i_4 
       (.I0(\tmp_12_i_i_reg_617[0]_i_7_n_0 ),
        .I1(\tmp_12_i_i_reg_617[0]_i_8_n_0 ),
        .I2(i_i_i_reg_234_reg__0[29]),
        .I3(i_i_i_reg_234_reg__0[30]),
        .I4(i_i_i_reg_234_reg__0[28]),
        .I5(\tmp_12_i_i_reg_617[0]_i_9_n_0 ),
        .O(\tmp_12_i_i_reg_617[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_i_i_reg_617[0]_i_5 
       (.I0(i_i_i_reg_234_reg[13]),
        .I1(i_i_i_reg_234_reg[12]),
        .I2(i_i_i_reg_234_reg[15]),
        .I3(i_i_i_reg_234_reg[14]),
        .O(\tmp_12_i_i_reg_617[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_i_i_reg_617[0]_i_6 
       (.I0(i_i_i_reg_234_reg[5]),
        .I1(i_i_i_reg_234_reg[4]),
        .I2(i_i_i_reg_234_reg[7]),
        .I3(i_i_i_reg_234_reg[6]),
        .O(\tmp_12_i_i_reg_617[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_i_i_reg_617[0]_i_7 
       (.I0(i_i_i_reg_234_reg__0[21]),
        .I1(i_i_i_reg_234_reg__0[20]),
        .I2(i_i_i_reg_234_reg__0[23]),
        .I3(i_i_i_reg_234_reg__0[22]),
        .O(\tmp_12_i_i_reg_617[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_i_i_reg_617[0]_i_8 
       (.I0(i_i_i_reg_234_reg__0[17]),
        .I1(i_i_i_reg_234_reg__0[16]),
        .I2(i_i_i_reg_234_reg__0[19]),
        .I3(i_i_i_reg_234_reg__0[18]),
        .O(\tmp_12_i_i_reg_617[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_12_i_i_reg_617[0]_i_9 
       (.I0(i_i_i_reg_234_reg__0[25]),
        .I1(i_i_i_reg_234_reg__0[24]),
        .I2(i_i_i_reg_234_reg__0[27]),
        .I3(i_i_i_reg_234_reg__0[26]),
        .O(\tmp_12_i_i_reg_617[0]_i_9_n_0 ));
  FDRE \tmp_12_i_i_reg_617_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(\tmp_12_i_i_reg_617_reg_n_0_[0] ),
        .Q(tmp_12_i_i_reg_617_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_12_i_i_reg_617_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_12_i_i_reg_617[0]_i_1_n_0 ),
        .Q(\tmp_12_i_i_reg_617_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAEFF0000A200)) 
    \tmp_13_i_i_reg_636[0]_i_1 
       (.I0(tmp_13_i_i_fu_323_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(Hdist_data_stream_0_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\exitcond_reg_608_reg_n_0_[0] ),
        .I5(ult_reg_641),
        .O(\tmp_13_i_i_reg_636[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_13_i_i_reg_636[0]_i_10 
       (.I0(p_threshold_reg_556[10]),
        .I1(\SRL_SIG_reg[1][15] [10]),
        .I2(\SRL_SIG_reg[0][15] [10]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_13_i_i_reg_636[0]_i_27_n_0 ),
        .O(\tmp_13_i_i_reg_636[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_13_i_i_reg_636[0]_i_11 
       (.I0(p_threshold_reg_556[8]),
        .I1(\SRL_SIG_reg[1][15] [8]),
        .I2(\SRL_SIG_reg[0][15] [8]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_13_i_i_reg_636[0]_i_28_n_0 ),
        .O(\tmp_13_i_i_reg_636[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_13_i_i_reg_636[0]_i_12 
       (.I0(p_threshold_reg_556[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [6]),
        .I3(\SRL_SIG_reg[1][15] [6]),
        .I4(Hdist_data_stream_0_dout[3]),
        .I5(p_threshold_reg_556[7]),
        .O(\tmp_13_i_i_reg_636[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_13_i_i_reg_636[0]_i_13 
       (.I0(p_threshold_reg_556[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [4]),
        .I3(\SRL_SIG_reg[1][15] [4]),
        .I4(Hdist_data_stream_0_dout[2]),
        .I5(p_threshold_reg_556[5]),
        .O(\tmp_13_i_i_reg_636[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_13_i_i_reg_636[0]_i_14 
       (.I0(p_threshold_reg_556[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [2]),
        .I3(\SRL_SIG_reg[1][15] [2]),
        .I4(Hdist_data_stream_0_dout[1]),
        .I5(p_threshold_reg_556[3]),
        .O(\tmp_13_i_i_reg_636[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_13_i_i_reg_636[0]_i_15 
       (.I0(p_threshold_reg_556[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [0]),
        .I3(\SRL_SIG_reg[1][15] [0]),
        .I4(Hdist_data_stream_0_dout[0]),
        .I5(p_threshold_reg_556[1]),
        .O(\tmp_13_i_i_reg_636[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_13_i_i_reg_636[0]_i_16 
       (.I0(p_threshold_reg_556[6]),
        .I1(\SRL_SIG_reg[1][15] [6]),
        .I2(\SRL_SIG_reg[0][15] [6]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_13_i_i_reg_636[0]_i_33_n_0 ),
        .O(\tmp_13_i_i_reg_636[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_13_i_i_reg_636[0]_i_17 
       (.I0(p_threshold_reg_556[4]),
        .I1(\SRL_SIG_reg[1][15] [4]),
        .I2(\SRL_SIG_reg[0][15] [4]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_13_i_i_reg_636[0]_i_34_n_0 ),
        .O(\tmp_13_i_i_reg_636[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_13_i_i_reg_636[0]_i_18 
       (.I0(p_threshold_reg_556[2]),
        .I1(\SRL_SIG_reg[1][15] [2]),
        .I2(\SRL_SIG_reg[0][15] [2]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_13_i_i_reg_636[0]_i_35_n_0 ),
        .O(\tmp_13_i_i_reg_636[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_13_i_i_reg_636[0]_i_19 
       (.I0(p_threshold_reg_556[0]),
        .I1(\SRL_SIG_reg[1][15] [0]),
        .I2(\SRL_SIG_reg[0][15] [0]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_13_i_i_reg_636[0]_i_36_n_0 ),
        .O(\tmp_13_i_i_reg_636[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_13_i_i_reg_636[0]_i_25 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [15]),
        .I3(\SRL_SIG_reg[1][15] [15]),
        .I4(p_threshold_reg_556[15]),
        .O(\tmp_13_i_i_reg_636[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_13_i_i_reg_636[0]_i_26 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [13]),
        .I3(\SRL_SIG_reg[1][15] [13]),
        .I4(p_threshold_reg_556[13]),
        .O(\tmp_13_i_i_reg_636[0]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_13_i_i_reg_636[0]_i_27 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [11]),
        .I3(\SRL_SIG_reg[1][15] [11]),
        .I4(p_threshold_reg_556[11]),
        .O(\tmp_13_i_i_reg_636[0]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_13_i_i_reg_636[0]_i_28 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [9]),
        .I3(\SRL_SIG_reg[1][15] [9]),
        .I4(p_threshold_reg_556[9]),
        .O(\tmp_13_i_i_reg_636[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_13_i_i_reg_636[0]_i_33 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [7]),
        .I3(\SRL_SIG_reg[1][15] [7]),
        .I4(p_threshold_reg_556[7]),
        .O(\tmp_13_i_i_reg_636[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_13_i_i_reg_636[0]_i_34 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [5]),
        .I3(\SRL_SIG_reg[1][15] [5]),
        .I4(p_threshold_reg_556[5]),
        .O(\tmp_13_i_i_reg_636[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_13_i_i_reg_636[0]_i_35 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [3]),
        .I3(\SRL_SIG_reg[1][15] [3]),
        .I4(p_threshold_reg_556[3]),
        .O(\tmp_13_i_i_reg_636[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_13_i_i_reg_636[0]_i_36 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [1]),
        .I3(\SRL_SIG_reg[1][15] [1]),
        .I4(p_threshold_reg_556[1]),
        .O(\tmp_13_i_i_reg_636[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_13_i_i_reg_636[0]_i_4 
       (.I0(p_threshold_reg_556[14]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [14]),
        .I3(\SRL_SIG_reg[1][15] [14]),
        .I4(Hdist_data_stream_0_dout[7]),
        .I5(p_threshold_reg_556[15]),
        .O(\tmp_13_i_i_reg_636[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_13_i_i_reg_636[0]_i_5 
       (.I0(p_threshold_reg_556[12]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [12]),
        .I3(\SRL_SIG_reg[1][15] [12]),
        .I4(Hdist_data_stream_0_dout[6]),
        .I5(p_threshold_reg_556[13]),
        .O(\tmp_13_i_i_reg_636[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_13_i_i_reg_636[0]_i_6 
       (.I0(p_threshold_reg_556[10]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [10]),
        .I3(\SRL_SIG_reg[1][15] [10]),
        .I4(Hdist_data_stream_0_dout[5]),
        .I5(p_threshold_reg_556[11]),
        .O(\tmp_13_i_i_reg_636[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_13_i_i_reg_636[0]_i_7 
       (.I0(p_threshold_reg_556[8]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [8]),
        .I3(\SRL_SIG_reg[1][15] [8]),
        .I4(Hdist_data_stream_0_dout[4]),
        .I5(p_threshold_reg_556[9]),
        .O(\tmp_13_i_i_reg_636[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_13_i_i_reg_636[0]_i_8 
       (.I0(p_threshold_reg_556[14]),
        .I1(\SRL_SIG_reg[1][15] [14]),
        .I2(\SRL_SIG_reg[0][15] [14]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_13_i_i_reg_636[0]_i_25_n_0 ),
        .O(\tmp_13_i_i_reg_636[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_13_i_i_reg_636[0]_i_9 
       (.I0(p_threshold_reg_556[12]),
        .I1(\SRL_SIG_reg[1][15] [12]),
        .I2(\SRL_SIG_reg[0][15] [12]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_13_i_i_reg_636[0]_i_26_n_0 ),
        .O(\tmp_13_i_i_reg_636[0]_i_9_n_0 ));
  FDRE \tmp_13_i_i_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_13_i_i_reg_636[0]_i_1_n_0 ),
        .Q(ult_reg_641),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_636_reg[0]_i_2 
       (.CI(\tmp_13_i_i_reg_636_reg[0]_i_3_n_0 ),
        .CO({tmp_13_i_i_fu_323_p2,\tmp_13_i_i_reg_636_reg[0]_i_2_n_1 ,\tmp_13_i_i_reg_636_reg[0]_i_2_n_2 ,\tmp_13_i_i_reg_636_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_i_i_reg_636[0]_i_4_n_0 ,\tmp_13_i_i_reg_636[0]_i_5_n_0 ,\tmp_13_i_i_reg_636[0]_i_6_n_0 ,\tmp_13_i_i_reg_636[0]_i_7_n_0 }),
        .O(\NLW_tmp_13_i_i_reg_636_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_13_i_i_reg_636[0]_i_8_n_0 ,\tmp_13_i_i_reg_636[0]_i_9_n_0 ,\tmp_13_i_i_reg_636[0]_i_10_n_0 ,\tmp_13_i_i_reg_636[0]_i_11_n_0 }));
  CARRY4 \tmp_13_i_i_reg_636_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_13_i_i_reg_636_reg[0]_i_3_n_0 ,\tmp_13_i_i_reg_636_reg[0]_i_3_n_1 ,\tmp_13_i_i_reg_636_reg[0]_i_3_n_2 ,\tmp_13_i_i_reg_636_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_i_i_reg_636[0]_i_12_n_0 ,\tmp_13_i_i_reg_636[0]_i_13_n_0 ,\tmp_13_i_i_reg_636[0]_i_14_n_0 ,\tmp_13_i_i_reg_636[0]_i_15_n_0 }),
        .O(\NLW_tmp_13_i_i_reg_636_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_13_i_i_reg_636[0]_i_16_n_0 ,\tmp_13_i_i_reg_636[0]_i_17_n_0 ,\tmp_13_i_i_reg_636[0]_i_18_n_0 ,\tmp_13_i_i_reg_636[0]_i_19_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_10 
       (.I0(tmp_i_i_reg_578[14]),
        .I1(i_i_i_reg_234_reg[14]),
        .I2(i_i_i_reg_234_reg[12]),
        .I3(tmp_i_i_reg_578[12]),
        .I4(i_i_i_reg_234_reg[13]),
        .I5(tmp_i_i_reg_578[13]),
        .O(\tmp_16_i_i_reg_632[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_11 
       (.I0(tmp_i_i_reg_578[11]),
        .I1(i_i_i_reg_234_reg[11]),
        .I2(i_i_i_reg_234_reg[9]),
        .I3(tmp_i_i_reg_578[9]),
        .I4(i_i_i_reg_234_reg[10]),
        .I5(tmp_i_i_reg_578[10]),
        .O(\tmp_16_i_i_reg_632[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_12 
       (.I0(tmp_i_i_reg_578[7]),
        .I1(i_i_i_reg_234_reg[7]),
        .I2(i_i_i_reg_234_reg[8]),
        .I3(tmp_i_i_reg_578[8]),
        .I4(i_i_i_reg_234_reg[6]),
        .I5(tmp_i_i_reg_578[6]),
        .O(\tmp_16_i_i_reg_632[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_13 
       (.I0(i_i_i_reg_234_reg[5]),
        .I1(tmp_i_i_reg_578[5]),
        .I2(i_i_i_reg_234_reg[3]),
        .I3(tmp_i_i_reg_578[3]),
        .I4(tmp_i_i_reg_578[4]),
        .I5(i_i_i_reg_234_reg[4]),
        .O(\tmp_16_i_i_reg_632[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_14 
       (.I0(tmp_i_i_reg_578[2]),
        .I1(i_i_i_reg_234_reg[2]),
        .I2(i_i_i_reg_234_reg[0]),
        .I3(tmp_i_i_reg_578[0]),
        .I4(i_i_i_reg_234_reg[1]),
        .I5(tmp_i_i_reg_578[1]),
        .O(\tmp_16_i_i_reg_632[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_16_i_i_reg_632[0]_i_3 
       (.I0(tmp_i_i_reg_578[30]),
        .I1(i_i_i_reg_234_reg__0[30]),
        .O(\tmp_16_i_i_reg_632[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_4 
       (.I0(i_i_i_reg_234_reg__0[29]),
        .I1(tmp_i_i_reg_578[29]),
        .I2(i_i_i_reg_234_reg__0[27]),
        .I3(tmp_i_i_reg_578[27]),
        .I4(tmp_i_i_reg_578[28]),
        .I5(i_i_i_reg_234_reg__0[28]),
        .O(\tmp_16_i_i_reg_632[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_5 
       (.I0(i_i_i_reg_234_reg__0[26]),
        .I1(tmp_i_i_reg_578[26]),
        .I2(i_i_i_reg_234_reg__0[24]),
        .I3(tmp_i_i_reg_578[24]),
        .I4(tmp_i_i_reg_578[25]),
        .I5(i_i_i_reg_234_reg__0[25]),
        .O(\tmp_16_i_i_reg_632[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_7 
       (.I0(i_i_i_reg_234_reg__0[23]),
        .I1(tmp_i_i_reg_578[23]),
        .I2(i_i_i_reg_234_reg__0[21]),
        .I3(tmp_i_i_reg_578[21]),
        .I4(tmp_i_i_reg_578[22]),
        .I5(i_i_i_reg_234_reg__0[22]),
        .O(\tmp_16_i_i_reg_632[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_8 
       (.I0(tmp_i_i_reg_578[19]),
        .I1(i_i_i_reg_234_reg__0[19]),
        .I2(i_i_i_reg_234_reg__0[20]),
        .I3(tmp_i_i_reg_578[20]),
        .I4(i_i_i_reg_234_reg__0[18]),
        .I5(tmp_i_i_reg_578[18]),
        .O(\tmp_16_i_i_reg_632[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_16_i_i_reg_632[0]_i_9 
       (.I0(i_i_i_reg_234_reg__0[17]),
        .I1(tmp_i_i_reg_578[17]),
        .I2(i_i_i_reg_234_reg[15]),
        .I3(tmp_i_i_reg_578[15]),
        .I4(tmp_i_i_reg_578[16]),
        .I5(i_i_i_reg_234_reg__0[16]),
        .O(\tmp_16_i_i_reg_632[0]_i_9_n_0 ));
  FDRE \tmp_16_i_i_reg_632_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_626_pp0_iter1_reg0),
        .D(tmp_16_i_i_reg_632),
        .Q(tmp_16_i_i_reg_632_pp0_iter1_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \tmp_16_i_i_reg_632_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_16_i_i_reg_632_pp0_iter1_reg),
        .I1(Hdist_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_608_reg_n_0_[0] ),
        .I4(tmp_16_i_i_reg_632_pp0_iter2_reg),
        .O(\tmp_16_i_i_reg_632_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \tmp_16_i_i_reg_632_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_16_i_i_reg_632_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(tmp_16_i_i_reg_632_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_16_i_i_reg_632_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6260),
        .D(tmp_16_i_i_fu_318_p2),
        .Q(tmp_16_i_i_reg_632),
        .R(1'b0));
  CARRY4 \tmp_16_i_i_reg_632_reg[0]_i_1 
       (.CI(\tmp_16_i_i_reg_632_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_16_i_i_reg_632_reg[0]_i_1_CO_UNCONNECTED [3],tmp_16_i_i_fu_318_p2,\tmp_16_i_i_reg_632_reg[0]_i_1_n_2 ,\tmp_16_i_i_reg_632_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_16_i_i_reg_632_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_16_i_i_reg_632[0]_i_3_n_0 ,\tmp_16_i_i_reg_632[0]_i_4_n_0 ,\tmp_16_i_i_reg_632[0]_i_5_n_0 }));
  CARRY4 \tmp_16_i_i_reg_632_reg[0]_i_2 
       (.CI(\tmp_16_i_i_reg_632_reg[0]_i_6_n_0 ),
        .CO({\tmp_16_i_i_reg_632_reg[0]_i_2_n_0 ,\tmp_16_i_i_reg_632_reg[0]_i_2_n_1 ,\tmp_16_i_i_reg_632_reg[0]_i_2_n_2 ,\tmp_16_i_i_reg_632_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_16_i_i_reg_632_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_16_i_i_reg_632[0]_i_7_n_0 ,\tmp_16_i_i_reg_632[0]_i_8_n_0 ,\tmp_16_i_i_reg_632[0]_i_9_n_0 ,\tmp_16_i_i_reg_632[0]_i_10_n_0 }));
  CARRY4 \tmp_16_i_i_reg_632_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\tmp_16_i_i_reg_632_reg[0]_i_6_n_0 ,\tmp_16_i_i_reg_632_reg[0]_i_6_n_1 ,\tmp_16_i_i_reg_632_reg[0]_i_6_n_2 ,\tmp_16_i_i_reg_632_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_16_i_i_reg_632_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_16_i_i_reg_632[0]_i_11_n_0 ,\tmp_16_i_i_reg_632[0]_i_12_n_0 ,\tmp_16_i_i_reg_632[0]_i_13_n_0 ,\tmp_16_i_i_reg_632[0]_i_14_n_0 }));
  FDRE \tmp_5_cast_i_i_reg_583_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_min_read_reg_544[0]),
        .Q(tmp_5_cast_i_i_reg_583_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_5_cast_i_i_reg_583_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_min_read_reg_544[1]),
        .Q(tmp_5_cast_i_i_reg_583_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_5_cast_i_i_reg_583_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_min_read_reg_544[2]),
        .Q(tmp_5_cast_i_i_reg_583_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_5_cast_i_i_reg_583_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_min_read_reg_544[3]),
        .Q(tmp_5_cast_i_i_reg_583_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_5_cast_i_i_reg_583_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_min_read_reg_544[4]),
        .Q(tmp_5_cast_i_i_reg_583_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_5_cast_i_i_reg_583_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_min_read_reg_544[5]),
        .Q(tmp_5_cast_i_i_reg_583_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_5_cast_i_i_reg_583_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_min_read_reg_544[6]),
        .Q(tmp_5_cast_i_i_reg_583_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_5_cast_i_i_reg_583_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_min_read_reg_544[7]),
        .Q(tmp_5_cast_i_i_reg_583_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_6_cast_i_i_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_max_read_reg_550[0]),
        .Q(tmp_6_cast_i_i_reg_588_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_6_cast_i_i_reg_588_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_max_read_reg_550[1]),
        .Q(tmp_6_cast_i_i_reg_588_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_6_cast_i_i_reg_588_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_max_read_reg_550[2]),
        .Q(tmp_6_cast_i_i_reg_588_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_6_cast_i_i_reg_588_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_max_read_reg_550[3]),
        .Q(tmp_6_cast_i_i_reg_588_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_6_cast_i_i_reg_588_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_max_read_reg_550[4]),
        .Q(tmp_6_cast_i_i_reg_588_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_6_cast_i_i_reg_588_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_max_read_reg_550[5]),
        .Q(tmp_6_cast_i_i_reg_588_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_6_cast_i_i_reg_588_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_max_read_reg_550[6]),
        .Q(tmp_6_cast_i_i_reg_588_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_6_cast_i_i_reg_588_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_y_max_read_reg_550[7]),
        .Q(tmp_6_cast_i_i_reg_588_reg__0[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_i_i_reg_578[0]_i_1 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[0]),
        .O(tmp_i_i_fu_275_p2[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[12]_i_2 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[12]),
        .O(\tmp_i_i_reg_578[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[12]_i_3 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[11]),
        .O(\tmp_i_i_reg_578[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[12]_i_4 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[10]),
        .O(\tmp_i_i_reg_578[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[12]_i_5 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[9]),
        .O(\tmp_i_i_reg_578[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[16]_i_2 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[16]),
        .O(\tmp_i_i_reg_578[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[16]_i_3 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[15]),
        .O(\tmp_i_i_reg_578[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[16]_i_4 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[14]),
        .O(\tmp_i_i_reg_578[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[16]_i_5 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[13]),
        .O(\tmp_i_i_reg_578[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[20]_i_2 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[20]),
        .O(\tmp_i_i_reg_578[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[20]_i_3 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[19]),
        .O(\tmp_i_i_reg_578[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[20]_i_4 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[18]),
        .O(\tmp_i_i_reg_578[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[20]_i_5 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[17]),
        .O(\tmp_i_i_reg_578[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[24]_i_2 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[24]),
        .O(\tmp_i_i_reg_578[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[24]_i_3 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[23]),
        .O(\tmp_i_i_reg_578[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[24]_i_4 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[22]),
        .O(\tmp_i_i_reg_578[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[24]_i_5 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[21]),
        .O(\tmp_i_i_reg_578[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[28]_i_2 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[28]),
        .O(\tmp_i_i_reg_578[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[28]_i_3 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[27]),
        .O(\tmp_i_i_reg_578[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[28]_i_4 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[26]),
        .O(\tmp_i_i_reg_578[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[28]_i_5 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[25]),
        .O(\tmp_i_i_reg_578[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[30]_i_2 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[30]),
        .O(\tmp_i_i_reg_578[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[30]_i_3 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[29]),
        .O(\tmp_i_i_reg_578[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[4]_i_2 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[4]),
        .O(\tmp_i_i_reg_578[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[4]_i_3 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[3]),
        .O(\tmp_i_i_reg_578[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[4]_i_4 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[2]),
        .O(\tmp_i_i_reg_578[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[4]_i_5 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[1]),
        .O(\tmp_i_i_reg_578[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[8]_i_2 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[8]),
        .O(\tmp_i_i_reg_578[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[8]_i_3 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[7]),
        .O(\tmp_i_i_reg_578[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[8]_i_4 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[6]),
        .O(\tmp_i_i_reg_578[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_i_reg_578[8]_i_5 
       (.I0(icmp_reg_567),
        .I1(tmp_11_reg_562[5]),
        .O(\tmp_i_i_reg_578[8]_i_5_n_0 ));
  FDRE \tmp_i_i_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[0]),
        .Q(tmp_i_i_reg_578[0]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[10]),
        .Q(tmp_i_i_reg_578[10]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[11]),
        .Q(tmp_i_i_reg_578[11]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[12]),
        .Q(tmp_i_i_reg_578[12]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_578_reg[12]_i_1 
       (.CI(\tmp_i_i_reg_578_reg[8]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_578_reg[12]_i_1_n_0 ,\tmp_i_i_reg_578_reg[12]_i_1_n_1 ,\tmp_i_i_reg_578_reg[12]_i_1_n_2 ,\tmp_i_i_reg_578_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_i_i_fu_275_p2[12:9]),
        .S({\tmp_i_i_reg_578[12]_i_2_n_0 ,\tmp_i_i_reg_578[12]_i_3_n_0 ,\tmp_i_i_reg_578[12]_i_4_n_0 ,\tmp_i_i_reg_578[12]_i_5_n_0 }));
  FDRE \tmp_i_i_reg_578_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[13]),
        .Q(tmp_i_i_reg_578[13]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[14]),
        .Q(tmp_i_i_reg_578[14]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[15]),
        .Q(tmp_i_i_reg_578[15]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[16]),
        .Q(tmp_i_i_reg_578[16]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_578_reg[16]_i_1 
       (.CI(\tmp_i_i_reg_578_reg[12]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_578_reg[16]_i_1_n_0 ,\tmp_i_i_reg_578_reg[16]_i_1_n_1 ,\tmp_i_i_reg_578_reg[16]_i_1_n_2 ,\tmp_i_i_reg_578_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_i_i_fu_275_p2[16:13]),
        .S({\tmp_i_i_reg_578[16]_i_2_n_0 ,\tmp_i_i_reg_578[16]_i_3_n_0 ,\tmp_i_i_reg_578[16]_i_4_n_0 ,\tmp_i_i_reg_578[16]_i_5_n_0 }));
  FDRE \tmp_i_i_reg_578_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[17]),
        .Q(tmp_i_i_reg_578[17]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[18]),
        .Q(tmp_i_i_reg_578[18]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[19]),
        .Q(tmp_i_i_reg_578[19]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[1]),
        .Q(tmp_i_i_reg_578[1]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[20]),
        .Q(tmp_i_i_reg_578[20]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_578_reg[20]_i_1 
       (.CI(\tmp_i_i_reg_578_reg[16]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_578_reg[20]_i_1_n_0 ,\tmp_i_i_reg_578_reg[20]_i_1_n_1 ,\tmp_i_i_reg_578_reg[20]_i_1_n_2 ,\tmp_i_i_reg_578_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_i_i_fu_275_p2[20:17]),
        .S({\tmp_i_i_reg_578[20]_i_2_n_0 ,\tmp_i_i_reg_578[20]_i_3_n_0 ,\tmp_i_i_reg_578[20]_i_4_n_0 ,\tmp_i_i_reg_578[20]_i_5_n_0 }));
  FDRE \tmp_i_i_reg_578_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[21]),
        .Q(tmp_i_i_reg_578[21]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[22]),
        .Q(tmp_i_i_reg_578[22]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[23]),
        .Q(tmp_i_i_reg_578[23]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[24]),
        .Q(tmp_i_i_reg_578[24]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_578_reg[24]_i_1 
       (.CI(\tmp_i_i_reg_578_reg[20]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_578_reg[24]_i_1_n_0 ,\tmp_i_i_reg_578_reg[24]_i_1_n_1 ,\tmp_i_i_reg_578_reg[24]_i_1_n_2 ,\tmp_i_i_reg_578_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_i_i_fu_275_p2[24:21]),
        .S({\tmp_i_i_reg_578[24]_i_2_n_0 ,\tmp_i_i_reg_578[24]_i_3_n_0 ,\tmp_i_i_reg_578[24]_i_4_n_0 ,\tmp_i_i_reg_578[24]_i_5_n_0 }));
  FDRE \tmp_i_i_reg_578_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[25]),
        .Q(tmp_i_i_reg_578[25]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[26]),
        .Q(tmp_i_i_reg_578[26]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[27]),
        .Q(tmp_i_i_reg_578[27]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[28]),
        .Q(tmp_i_i_reg_578[28]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_578_reg[28]_i_1 
       (.CI(\tmp_i_i_reg_578_reg[24]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_578_reg[28]_i_1_n_0 ,\tmp_i_i_reg_578_reg[28]_i_1_n_1 ,\tmp_i_i_reg_578_reg[28]_i_1_n_2 ,\tmp_i_i_reg_578_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_i_i_fu_275_p2[28:25]),
        .S({\tmp_i_i_reg_578[28]_i_2_n_0 ,\tmp_i_i_reg_578[28]_i_3_n_0 ,\tmp_i_i_reg_578[28]_i_4_n_0 ,\tmp_i_i_reg_578[28]_i_5_n_0 }));
  FDRE \tmp_i_i_reg_578_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[29]),
        .Q(tmp_i_i_reg_578[29]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[2]),
        .Q(tmp_i_i_reg_578[2]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[30]),
        .Q(tmp_i_i_reg_578[30]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_578_reg[30]_i_1 
       (.CI(\tmp_i_i_reg_578_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_i_i_reg_578_reg[30]_i_1_CO_UNCONNECTED [3:1],\tmp_i_i_reg_578_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_tmp_i_i_reg_578_reg[30]_i_1_O_UNCONNECTED [3:2],tmp_i_i_fu_275_p2[30:29]}),
        .S({1'b0,1'b0,\tmp_i_i_reg_578[30]_i_2_n_0 ,\tmp_i_i_reg_578[30]_i_3_n_0 }));
  FDRE \tmp_i_i_reg_578_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[3]),
        .Q(tmp_i_i_reg_578[3]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[4]),
        .Q(tmp_i_i_reg_578[4]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_578_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_i_i_reg_578_reg[4]_i_1_n_0 ,\tmp_i_i_reg_578_reg[4]_i_1_n_1 ,\tmp_i_i_reg_578_reg[4]_i_1_n_2 ,\tmp_i_i_reg_578_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_fu_293_p1),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_i_i_fu_275_p2[4:1]),
        .S({\tmp_i_i_reg_578[4]_i_2_n_0 ,\tmp_i_i_reg_578[4]_i_3_n_0 ,\tmp_i_i_reg_578[4]_i_4_n_0 ,\tmp_i_i_reg_578[4]_i_5_n_0 }));
  FDRE \tmp_i_i_reg_578_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[5]),
        .Q(tmp_i_i_reg_578[5]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[6]),
        .Q(tmp_i_i_reg_578[6]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[7]),
        .Q(tmp_i_i_reg_578[7]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_578_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[8]),
        .Q(tmp_i_i_reg_578[8]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_578_reg[8]_i_1 
       (.CI(\tmp_i_i_reg_578_reg[4]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_578_reg[8]_i_1_n_0 ,\tmp_i_i_reg_578_reg[8]_i_1_n_1 ,\tmp_i_i_reg_578_reg[8]_i_1_n_2 ,\tmp_i_i_reg_578_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_i_i_fu_275_p2[8:5]),
        .S({\tmp_i_i_reg_578[8]_i_2_n_0 ,\tmp_i_i_reg_578[8]_i_3_n_0 ,\tmp_i_i_reg_578[8]_i_4_n_0 ,\tmp_i_i_reg_578[8]_i_5_n_0 }));
  FDRE \tmp_i_i_reg_578_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_i_i_fu_275_p2[9]),
        .Q(tmp_i_i_reg_578[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_reg_603[0]_i_1 
       (.I0(tmp_11_reg_562[0]),
        .I1(icmp_reg_567),
        .O(tmp_fu_293_p1));
  FDRE \tmp_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_fu_293_p1),
        .Q(tmp_reg_603),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_find_boundary_shrink_1
   (find_boundary_shrink_1_U0_shrink_x_max_read,
    Q,
    bound_x_min,
    bound_x_max_ap_vld,
    bound_x_min_ap_vld,
    find_boundary_shrink_1_U0_ap_done,
    find_boundary_shrink_1_U0_ap_idle,
    bound_x_max,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    \mOutPtr_reg[1] ,
    ap_clk,
    SS,
    ap_rst_n,
    ap_sync_done,
    Vdist_data_stream_0_empty_n,
    find_boundary_shrink_1_U0_ap_start,
    threshold_width_c_empty_n,
    internal_empty_n_reg,
    \tmp_35_i_reg_269_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    DI,
    \int_cols_reg[6] ,
    \int_cols_reg[14] ,
    \int_cols_reg[22] ,
    out,
    S,
    if_dout,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[0][15] ,
    \mOutPtr_reg[1]_0 ,
    shiftReg_addr,
    Vdist_data_stream_0_dout,
    \int_shrink_x_min_reg[7] ,
    \int_shrink_x_max_reg[7] );
  output find_boundary_shrink_1_U0_shrink_x_max_read;
  output [1:0]Q;
  output [15:0]bound_x_min;
  output bound_x_max_ap_vld;
  output bound_x_min_ap_vld;
  output find_boundary_shrink_1_U0_ap_done;
  output find_boundary_shrink_1_U0_ap_idle;
  output [15:0]bound_x_max;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output \mOutPtr_reg[1] ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input ap_sync_done;
  input Vdist_data_stream_0_empty_n;
  input find_boundary_shrink_1_U0_ap_start;
  input threshold_width_c_empty_n;
  input internal_empty_n_reg;
  input \tmp_35_i_reg_269_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]DI;
  input [3:0]\int_cols_reg[6] ;
  input [3:0]\int_cols_reg[14] ;
  input [3:0]\int_cols_reg[22] ;
  input [31:0]out;
  input [3:0]S;
  input [15:0]if_dout;
  input [15:0]\SRL_SIG_reg[1][15] ;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_addr;
  input [7:0]Vdist_data_stream_0_dout;
  input [7:0]\int_shrink_x_min_reg[7] ;
  input [7:0]\int_shrink_x_max_reg[7] ;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire [7:0]Vdist_data_stream_0_dout;
  wire Vdist_data_stream_0_empty_n;
  wire \ap_CS_fsm[3]_i_2__2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire ap_sync_done;
  wire [15:0]bound_max_r_1_3_i_i_reg_644;
  wire bound_max_r_1_3_i_i_reg_6440;
  wire \bound_max_r_1_3_i_i_reg_644[12]_i_3_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[12]_i_4_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[12]_i_5_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[12]_i_6_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[15]_i_3_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[15]_i_4_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[15]_i_5_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[4]_i_3_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[4]_i_4_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[4]_i_5_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[4]_i_6_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[8]_i_3_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[8]_i_4_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[8]_i_5_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644[8]_i_6_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_1 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_2 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_3 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[15]_i_2_n_2 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[15]_i_2_n_3 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_1 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_2 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_3 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_0 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_1 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_2 ;
  wire \bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_3 ;
  wire bound_max_r_1_i_i_reg_206;
  wire bound_max_r_1_i_i_reg_2060;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[0] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[10] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[11] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[12] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[13] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[14] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[15] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[1] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[2] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[3] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[4] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[5] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[6] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[7] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[8] ;
  wire \bound_max_r_1_i_i_reg_206_reg_n_0_[9] ;
  wire [15:1]bound_max_r_fu_391_p2;
  wire [15:0]bound_min_r_1_3_i_i_fu_430_p3;
  wire bound_min_r_1_3_i_i_reg_637;
  wire \bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_637[15]_i_4_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_637[15]_i_5_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_637[15]_i_6_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_637[15]_i_7_n_0 ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[0] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[10] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[11] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[12] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[13] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[14] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[15] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[1] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[2] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[3] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[4] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[5] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[6] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[7] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[8] ;
  wire \bound_min_r_1_3_i_i_reg_637_reg_n_0_[9] ;
  wire [15:0]bound_min_r_1_i_i_reg_194;
  wire [15:0]bound_min_r_1_reg_612;
  wire bound_min_r_1_reg_6120;
  wire [15:0]bound_min_r_1_reg_612_pp0_iter1_reg;
  wire bound_min_r_1_reg_612_pp0_iter1_reg0;
  wire [15:0]bound_x_max;
  wire \bound_x_max[0]_INST_0_i_1_n_0 ;
  wire \bound_x_max[0]_INST_0_i_1_n_1 ;
  wire \bound_x_max[0]_INST_0_i_1_n_2 ;
  wire \bound_x_max[0]_INST_0_i_1_n_3 ;
  wire \bound_x_max[0]_INST_0_i_2_n_0 ;
  wire \bound_x_max[0]_INST_0_i_3_n_0 ;
  wire \bound_x_max[0]_INST_0_i_4_n_0 ;
  wire \bound_x_max[0]_INST_0_i_5_n_0 ;
  wire \bound_x_max[11]_INST_0_i_1_n_0 ;
  wire \bound_x_max[11]_INST_0_i_1_n_1 ;
  wire \bound_x_max[11]_INST_0_i_1_n_2 ;
  wire \bound_x_max[11]_INST_0_i_1_n_3 ;
  wire \bound_x_max[11]_INST_0_i_2_n_0 ;
  wire \bound_x_max[11]_INST_0_i_3_n_0 ;
  wire \bound_x_max[11]_INST_0_i_4_n_0 ;
  wire \bound_x_max[11]_INST_0_i_5_n_0 ;
  wire \bound_x_max[15]_INST_0_i_10_n_0 ;
  wire \bound_x_max[15]_INST_0_i_11_n_0 ;
  wire \bound_x_max[15]_INST_0_i_12_n_0 ;
  wire \bound_x_max[15]_INST_0_i_12_n_1 ;
  wire \bound_x_max[15]_INST_0_i_12_n_2 ;
  wire \bound_x_max[15]_INST_0_i_12_n_3 ;
  wire \bound_x_max[15]_INST_0_i_13_n_0 ;
  wire \bound_x_max[15]_INST_0_i_14_n_0 ;
  wire \bound_x_max[15]_INST_0_i_15_n_0 ;
  wire \bound_x_max[15]_INST_0_i_16_n_0 ;
  wire \bound_x_max[15]_INST_0_i_17_n_0 ;
  wire \bound_x_max[15]_INST_0_i_18_n_0 ;
  wire \bound_x_max[15]_INST_0_i_19_n_0 ;
  wire \bound_x_max[15]_INST_0_i_1_n_0 ;
  wire \bound_x_max[15]_INST_0_i_1_n_1 ;
  wire \bound_x_max[15]_INST_0_i_1_n_2 ;
  wire \bound_x_max[15]_INST_0_i_1_n_3 ;
  wire \bound_x_max[15]_INST_0_i_20_n_0 ;
  wire \bound_x_max[15]_INST_0_i_2_n_1 ;
  wire \bound_x_max[15]_INST_0_i_2_n_2 ;
  wire \bound_x_max[15]_INST_0_i_2_n_3 ;
  wire \bound_x_max[15]_INST_0_i_3_n_0 ;
  wire \bound_x_max[15]_INST_0_i_3_n_1 ;
  wire \bound_x_max[15]_INST_0_i_3_n_2 ;
  wire \bound_x_max[15]_INST_0_i_3_n_3 ;
  wire \bound_x_max[15]_INST_0_i_4_n_0 ;
  wire \bound_x_max[15]_INST_0_i_5_n_0 ;
  wire \bound_x_max[15]_INST_0_i_6_n_0 ;
  wire \bound_x_max[15]_INST_0_i_7_n_0 ;
  wire \bound_x_max[15]_INST_0_i_8_n_0 ;
  wire \bound_x_max[15]_INST_0_i_9_n_0 ;
  wire \bound_x_max[3]_INST_0_i_1_n_0 ;
  wire \bound_x_max[3]_INST_0_i_1_n_1 ;
  wire \bound_x_max[3]_INST_0_i_1_n_2 ;
  wire \bound_x_max[3]_INST_0_i_1_n_3 ;
  wire \bound_x_max[3]_INST_0_i_2_n_0 ;
  wire \bound_x_max[3]_INST_0_i_3_n_0 ;
  wire \bound_x_max[3]_INST_0_i_4_n_0 ;
  wire \bound_x_max[3]_INST_0_i_5_n_0 ;
  wire \bound_x_max[7]_INST_0_i_1_n_0 ;
  wire \bound_x_max[7]_INST_0_i_1_n_1 ;
  wire \bound_x_max[7]_INST_0_i_1_n_2 ;
  wire \bound_x_max[7]_INST_0_i_1_n_3 ;
  wire \bound_x_max[7]_INST_0_i_2_n_0 ;
  wire \bound_x_max[7]_INST_0_i_3_n_0 ;
  wire \bound_x_max[7]_INST_0_i_4_n_0 ;
  wire \bound_x_max[7]_INST_0_i_5_n_0 ;
  wire bound_x_max_ap_vld;
  wire [15:0]bound_x_min;
  wire \bound_x_min[11]_INST_0_i_1_n_0 ;
  wire \bound_x_min[11]_INST_0_i_1_n_1 ;
  wire \bound_x_min[11]_INST_0_i_1_n_2 ;
  wire \bound_x_min[11]_INST_0_i_1_n_3 ;
  wire \bound_x_min[15]_INST_0_i_10_n_0 ;
  wire \bound_x_min[15]_INST_0_i_11_n_0 ;
  wire \bound_x_min[15]_INST_0_i_12_n_0 ;
  wire \bound_x_min[15]_INST_0_i_12_n_1 ;
  wire \bound_x_min[15]_INST_0_i_12_n_2 ;
  wire \bound_x_min[15]_INST_0_i_12_n_3 ;
  wire \bound_x_min[15]_INST_0_i_13_n_0 ;
  wire \bound_x_min[15]_INST_0_i_14_n_0 ;
  wire \bound_x_min[15]_INST_0_i_15_n_0 ;
  wire \bound_x_min[15]_INST_0_i_16_n_0 ;
  wire \bound_x_min[15]_INST_0_i_17_n_0 ;
  wire \bound_x_min[15]_INST_0_i_17_n_1 ;
  wire \bound_x_min[15]_INST_0_i_17_n_2 ;
  wire \bound_x_min[15]_INST_0_i_17_n_3 ;
  wire \bound_x_min[15]_INST_0_i_18_n_0 ;
  wire \bound_x_min[15]_INST_0_i_19_n_0 ;
  wire \bound_x_min[15]_INST_0_i_1_n_1 ;
  wire \bound_x_min[15]_INST_0_i_1_n_2 ;
  wire \bound_x_min[15]_INST_0_i_1_n_3 ;
  wire \bound_x_min[15]_INST_0_i_20_n_0 ;
  wire \bound_x_min[15]_INST_0_i_21_n_0 ;
  wire \bound_x_min[15]_INST_0_i_22_n_0 ;
  wire \bound_x_min[15]_INST_0_i_22_n_1 ;
  wire \bound_x_min[15]_INST_0_i_22_n_2 ;
  wire \bound_x_min[15]_INST_0_i_22_n_3 ;
  wire \bound_x_min[15]_INST_0_i_23_n_0 ;
  wire \bound_x_min[15]_INST_0_i_24_n_0 ;
  wire \bound_x_min[15]_INST_0_i_25_n_0 ;
  wire \bound_x_min[15]_INST_0_i_26_n_0 ;
  wire \bound_x_min[15]_INST_0_i_27_n_3 ;
  wire \bound_x_min[15]_INST_0_i_28_n_0 ;
  wire \bound_x_min[15]_INST_0_i_28_n_1 ;
  wire \bound_x_min[15]_INST_0_i_28_n_2 ;
  wire \bound_x_min[15]_INST_0_i_28_n_3 ;
  wire \bound_x_min[15]_INST_0_i_29_n_0 ;
  wire \bound_x_min[15]_INST_0_i_2_n_1 ;
  wire \bound_x_min[15]_INST_0_i_2_n_2 ;
  wire \bound_x_min[15]_INST_0_i_2_n_3 ;
  wire \bound_x_min[15]_INST_0_i_30_n_0 ;
  wire \bound_x_min[15]_INST_0_i_31_n_0 ;
  wire \bound_x_min[15]_INST_0_i_32_n_0 ;
  wire \bound_x_min[15]_INST_0_i_33_n_0 ;
  wire \bound_x_min[15]_INST_0_i_33_n_1 ;
  wire \bound_x_min[15]_INST_0_i_33_n_2 ;
  wire \bound_x_min[15]_INST_0_i_33_n_3 ;
  wire \bound_x_min[15]_INST_0_i_33_n_4 ;
  wire \bound_x_min[15]_INST_0_i_33_n_5 ;
  wire \bound_x_min[15]_INST_0_i_33_n_6 ;
  wire \bound_x_min[15]_INST_0_i_33_n_7 ;
  wire \bound_x_min[15]_INST_0_i_34_n_0 ;
  wire \bound_x_min[15]_INST_0_i_34_n_1 ;
  wire \bound_x_min[15]_INST_0_i_34_n_2 ;
  wire \bound_x_min[15]_INST_0_i_34_n_3 ;
  wire \bound_x_min[15]_INST_0_i_35_n_0 ;
  wire \bound_x_min[15]_INST_0_i_36_n_0 ;
  wire \bound_x_min[15]_INST_0_i_37_n_0 ;
  wire \bound_x_min[15]_INST_0_i_38_n_0 ;
  wire \bound_x_min[15]_INST_0_i_39_n_0 ;
  wire \bound_x_min[15]_INST_0_i_39_n_1 ;
  wire \bound_x_min[15]_INST_0_i_39_n_2 ;
  wire \bound_x_min[15]_INST_0_i_39_n_3 ;
  wire \bound_x_min[15]_INST_0_i_39_n_4 ;
  wire \bound_x_min[15]_INST_0_i_39_n_5 ;
  wire \bound_x_min[15]_INST_0_i_39_n_6 ;
  wire \bound_x_min[15]_INST_0_i_39_n_7 ;
  wire \bound_x_min[15]_INST_0_i_3_n_0 ;
  wire \bound_x_min[15]_INST_0_i_3_n_1 ;
  wire \bound_x_min[15]_INST_0_i_3_n_2 ;
  wire \bound_x_min[15]_INST_0_i_3_n_3 ;
  wire \bound_x_min[15]_INST_0_i_40_n_0 ;
  wire \bound_x_min[15]_INST_0_i_41_n_0 ;
  wire \bound_x_min[15]_INST_0_i_42_n_0 ;
  wire \bound_x_min[15]_INST_0_i_43_n_0 ;
  wire \bound_x_min[15]_INST_0_i_44_n_0 ;
  wire \bound_x_min[15]_INST_0_i_44_n_1 ;
  wire \bound_x_min[15]_INST_0_i_44_n_2 ;
  wire \bound_x_min[15]_INST_0_i_44_n_3 ;
  wire \bound_x_min[15]_INST_0_i_44_n_4 ;
  wire \bound_x_min[15]_INST_0_i_44_n_5 ;
  wire \bound_x_min[15]_INST_0_i_44_n_6 ;
  wire \bound_x_min[15]_INST_0_i_44_n_7 ;
  wire \bound_x_min[15]_INST_0_i_45_n_0 ;
  wire \bound_x_min[15]_INST_0_i_45_n_1 ;
  wire \bound_x_min[15]_INST_0_i_45_n_2 ;
  wire \bound_x_min[15]_INST_0_i_45_n_3 ;
  wire \bound_x_min[15]_INST_0_i_45_n_4 ;
  wire \bound_x_min[15]_INST_0_i_45_n_5 ;
  wire \bound_x_min[15]_INST_0_i_45_n_6 ;
  wire \bound_x_min[15]_INST_0_i_45_n_7 ;
  wire \bound_x_min[15]_INST_0_i_46_n_0 ;
  wire \bound_x_min[15]_INST_0_i_47_n_0 ;
  wire \bound_x_min[15]_INST_0_i_48_n_0 ;
  wire \bound_x_min[15]_INST_0_i_49_n_0 ;
  wire \bound_x_min[15]_INST_0_i_4_n_0 ;
  wire \bound_x_min[15]_INST_0_i_50_n_0 ;
  wire \bound_x_min[15]_INST_0_i_51_n_0 ;
  wire \bound_x_min[15]_INST_0_i_52_n_0 ;
  wire \bound_x_min[15]_INST_0_i_53_n_0 ;
  wire \bound_x_min[15]_INST_0_i_5_n_0 ;
  wire \bound_x_min[15]_INST_0_i_6_n_0 ;
  wire \bound_x_min[15]_INST_0_i_7_n_0 ;
  wire \bound_x_min[15]_INST_0_i_7_n_1 ;
  wire \bound_x_min[15]_INST_0_i_7_n_2 ;
  wire \bound_x_min[15]_INST_0_i_7_n_3 ;
  wire \bound_x_min[15]_INST_0_i_8_n_0 ;
  wire \bound_x_min[15]_INST_0_i_9_n_0 ;
  wire \bound_x_min[3]_INST_0_i_1_n_0 ;
  wire \bound_x_min[3]_INST_0_i_1_n_1 ;
  wire \bound_x_min[3]_INST_0_i_1_n_2 ;
  wire \bound_x_min[3]_INST_0_i_1_n_3 ;
  wire \bound_x_min[3]_INST_0_i_2_n_0 ;
  wire \bound_x_min[3]_INST_0_i_3_n_0 ;
  wire \bound_x_min[3]_INST_0_i_4_n_0 ;
  wire \bound_x_min[7]_INST_0_i_1_n_0 ;
  wire \bound_x_min[7]_INST_0_i_1_n_1 ;
  wire \bound_x_min[7]_INST_0_i_1_n_2 ;
  wire \bound_x_min[7]_INST_0_i_1_n_3 ;
  wire \bound_x_min[7]_INST_0_i_2_n_0 ;
  wire \bound_x_min[7]_INST_0_i_3_n_0 ;
  wire \bound_x_min[7]_INST_0_i_4_n_0 ;
  wire \bound_x_min[7]_INST_0_i_5_n_0 ;
  wire bound_x_min_ap_vld;
  wire [7:0]character_num_3_i_i_fu_462_p3;
  wire [7:0]character_num_3_i_i_reg_649;
  wire \character_num_3_i_i_reg_649[0]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_649[1]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_649[2]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_649[6]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_649[6]_i_3_n_0 ;
  wire \character_num_3_i_i_reg_649[6]_i_4_n_0 ;
  wire \character_num_3_i_i_reg_649[7]_i_2_n_0 ;
  wire \character_num_3_i_i_reg_649[7]_i_3_n_0 ;
  wire \character_num_3_i_i_reg_649[7]_i_4_n_0 ;
  wire \character_num_3_i_i_reg_649[7]_i_5_n_0 ;
  wire \character_num_3_i_i_reg_649[7]_i_6_n_0 ;
  wire \character_num_3_i_i_reg_649[7]_i_7_n_0 ;
  wire \character_num_3_i_i_reg_649[7]_i_8_n_0 ;
  wire [7:0]character_num_i_i_reg_218;
  wire \exitcond_reg_594[0]_i_10_n_0 ;
  wire \exitcond_reg_594[0]_i_11_n_0 ;
  wire \exitcond_reg_594[0]_i_12_n_0 ;
  wire \exitcond_reg_594[0]_i_13_n_0 ;
  wire \exitcond_reg_594[0]_i_14_n_0 ;
  wire \exitcond_reg_594[0]_i_15_n_0 ;
  wire \exitcond_reg_594[0]_i_4_n_0 ;
  wire \exitcond_reg_594[0]_i_5_n_0 ;
  wire \exitcond_reg_594[0]_i_6_n_0 ;
  wire \exitcond_reg_594[0]_i_8_n_0 ;
  wire \exitcond_reg_594[0]_i_9_n_0 ;
  wire exitcond_reg_594_pp0_iter1_reg;
  wire \exitcond_reg_594_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ;
  wire \exitcond_reg_594_reg[0]_i_2_n_2 ;
  wire \exitcond_reg_594_reg[0]_i_2_n_3 ;
  wire \exitcond_reg_594_reg[0]_i_3_n_0 ;
  wire \exitcond_reg_594_reg[0]_i_3_n_1 ;
  wire \exitcond_reg_594_reg[0]_i_3_n_2 ;
  wire \exitcond_reg_594_reg[0]_i_3_n_3 ;
  wire \exitcond_reg_594_reg[0]_i_7_n_0 ;
  wire \exitcond_reg_594_reg[0]_i_7_n_1 ;
  wire \exitcond_reg_594_reg[0]_i_7_n_2 ;
  wire \exitcond_reg_594_reg[0]_i_7_n_3 ;
  wire \exitcond_reg_594_reg_n_0_[0] ;
  wire find_boundary_shrink_1_U0_ap_done;
  wire find_boundary_shrink_1_U0_ap_idle;
  wire find_boundary_shrink_1_U0_ap_start;
  wire find_boundary_shrink_1_U0_shrink_x_max_read;
  wire i_i_i_reg_230;
  wire i_i_i_reg_2300;
  wire \i_i_i_reg_230[0]_i_4_n_0 ;
  wire [15:0]i_i_i_reg_230_reg;
  wire \i_i_i_reg_230_reg[0]_i_3_n_0 ;
  wire \i_i_i_reg_230_reg[0]_i_3_n_1 ;
  wire \i_i_i_reg_230_reg[0]_i_3_n_2 ;
  wire \i_i_i_reg_230_reg[0]_i_3_n_3 ;
  wire \i_i_i_reg_230_reg[0]_i_3_n_4 ;
  wire \i_i_i_reg_230_reg[0]_i_3_n_5 ;
  wire \i_i_i_reg_230_reg[0]_i_3_n_6 ;
  wire \i_i_i_reg_230_reg[0]_i_3_n_7 ;
  wire \i_i_i_reg_230_reg[12]_i_1_n_0 ;
  wire \i_i_i_reg_230_reg[12]_i_1_n_1 ;
  wire \i_i_i_reg_230_reg[12]_i_1_n_2 ;
  wire \i_i_i_reg_230_reg[12]_i_1_n_3 ;
  wire \i_i_i_reg_230_reg[12]_i_1_n_4 ;
  wire \i_i_i_reg_230_reg[12]_i_1_n_5 ;
  wire \i_i_i_reg_230_reg[12]_i_1_n_6 ;
  wire \i_i_i_reg_230_reg[12]_i_1_n_7 ;
  wire \i_i_i_reg_230_reg[16]_i_1_n_0 ;
  wire \i_i_i_reg_230_reg[16]_i_1_n_1 ;
  wire \i_i_i_reg_230_reg[16]_i_1_n_2 ;
  wire \i_i_i_reg_230_reg[16]_i_1_n_3 ;
  wire \i_i_i_reg_230_reg[16]_i_1_n_4 ;
  wire \i_i_i_reg_230_reg[16]_i_1_n_5 ;
  wire \i_i_i_reg_230_reg[16]_i_1_n_6 ;
  wire \i_i_i_reg_230_reg[16]_i_1_n_7 ;
  wire \i_i_i_reg_230_reg[20]_i_1_n_0 ;
  wire \i_i_i_reg_230_reg[20]_i_1_n_1 ;
  wire \i_i_i_reg_230_reg[20]_i_1_n_2 ;
  wire \i_i_i_reg_230_reg[20]_i_1_n_3 ;
  wire \i_i_i_reg_230_reg[20]_i_1_n_4 ;
  wire \i_i_i_reg_230_reg[20]_i_1_n_5 ;
  wire \i_i_i_reg_230_reg[20]_i_1_n_6 ;
  wire \i_i_i_reg_230_reg[20]_i_1_n_7 ;
  wire \i_i_i_reg_230_reg[24]_i_1_n_0 ;
  wire \i_i_i_reg_230_reg[24]_i_1_n_1 ;
  wire \i_i_i_reg_230_reg[24]_i_1_n_2 ;
  wire \i_i_i_reg_230_reg[24]_i_1_n_3 ;
  wire \i_i_i_reg_230_reg[24]_i_1_n_4 ;
  wire \i_i_i_reg_230_reg[24]_i_1_n_5 ;
  wire \i_i_i_reg_230_reg[24]_i_1_n_6 ;
  wire \i_i_i_reg_230_reg[24]_i_1_n_7 ;
  wire \i_i_i_reg_230_reg[28]_i_1_n_2 ;
  wire \i_i_i_reg_230_reg[28]_i_1_n_3 ;
  wire \i_i_i_reg_230_reg[28]_i_1_n_5 ;
  wire \i_i_i_reg_230_reg[28]_i_1_n_6 ;
  wire \i_i_i_reg_230_reg[28]_i_1_n_7 ;
  wire \i_i_i_reg_230_reg[4]_i_1_n_0 ;
  wire \i_i_i_reg_230_reg[4]_i_1_n_1 ;
  wire \i_i_i_reg_230_reg[4]_i_1_n_2 ;
  wire \i_i_i_reg_230_reg[4]_i_1_n_3 ;
  wire \i_i_i_reg_230_reg[4]_i_1_n_4 ;
  wire \i_i_i_reg_230_reg[4]_i_1_n_5 ;
  wire \i_i_i_reg_230_reg[4]_i_1_n_6 ;
  wire \i_i_i_reg_230_reg[4]_i_1_n_7 ;
  wire \i_i_i_reg_230_reg[8]_i_1_n_0 ;
  wire \i_i_i_reg_230_reg[8]_i_1_n_1 ;
  wire \i_i_i_reg_230_reg[8]_i_1_n_2 ;
  wire \i_i_i_reg_230_reg[8]_i_1_n_3 ;
  wire \i_i_i_reg_230_reg[8]_i_1_n_4 ;
  wire \i_i_i_reg_230_reg[8]_i_1_n_5 ;
  wire \i_i_i_reg_230_reg[8]_i_1_n_6 ;
  wire \i_i_i_reg_230_reg[8]_i_1_n_7 ;
  wire [30:16]i_i_i_reg_230_reg__0;
  wire [15:0]if_dout;
  wire inBlock_3_i_i_fu_414_p3;
  wire inBlock_3_i_i_reg_632;
  wire \inBlock_i_i_reg_182[0]_i_1_n_0 ;
  wire \inBlock_i_i_reg_182_reg_n_0_[0] ;
  wire [3:0]\int_cols_reg[14] ;
  wire [3:0]\int_cols_reg[22] ;
  wire [3:0]\int_cols_reg[6] ;
  wire [7:0]\int_shrink_x_max_reg[7] ;
  wire [7:0]\int_shrink_x_min_reg[7] ;
  wire internal_empty_n_reg;
  wire [30:1]length_reg_558;
  wire \length_reg_558[30]_i_1_n_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [31:0]out;
  wire [15:0]p_threshold_reg_542;
  wire shiftReg_addr;
  wire [7:0]shrink_x_max_read_reg_536;
  wire [7:0]shrink_x_min_read_reg_530;
  wire threshold_width_c_empty_n;
  wire [30:0]tmp_13_i_i_fu_261_p2;
  wire [30:0]tmp_13_i_i_reg_564;
  wire \tmp_13_i_i_reg_564[12]_i_2_n_0 ;
  wire \tmp_13_i_i_reg_564[12]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_564[12]_i_4_n_0 ;
  wire \tmp_13_i_i_reg_564[12]_i_5_n_0 ;
  wire \tmp_13_i_i_reg_564[16]_i_2_n_0 ;
  wire \tmp_13_i_i_reg_564[16]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_564[16]_i_4_n_0 ;
  wire \tmp_13_i_i_reg_564[16]_i_5_n_0 ;
  wire \tmp_13_i_i_reg_564[20]_i_2_n_0 ;
  wire \tmp_13_i_i_reg_564[20]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_564[20]_i_4_n_0 ;
  wire \tmp_13_i_i_reg_564[20]_i_5_n_0 ;
  wire \tmp_13_i_i_reg_564[24]_i_2_n_0 ;
  wire \tmp_13_i_i_reg_564[24]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_564[24]_i_4_n_0 ;
  wire \tmp_13_i_i_reg_564[24]_i_5_n_0 ;
  wire \tmp_13_i_i_reg_564[28]_i_2_n_0 ;
  wire \tmp_13_i_i_reg_564[28]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_564[28]_i_4_n_0 ;
  wire \tmp_13_i_i_reg_564[28]_i_5_n_0 ;
  wire \tmp_13_i_i_reg_564[30]_i_2_n_0 ;
  wire \tmp_13_i_i_reg_564[30]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_564[4]_i_2_n_0 ;
  wire \tmp_13_i_i_reg_564[4]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_564[4]_i_4_n_0 ;
  wire \tmp_13_i_i_reg_564[4]_i_5_n_0 ;
  wire \tmp_13_i_i_reg_564[8]_i_2_n_0 ;
  wire \tmp_13_i_i_reg_564[8]_i_3_n_0 ;
  wire \tmp_13_i_i_reg_564[8]_i_4_n_0 ;
  wire \tmp_13_i_i_reg_564[8]_i_5_n_0 ;
  wire \tmp_13_i_i_reg_564_reg[12]_i_1_n_0 ;
  wire \tmp_13_i_i_reg_564_reg[12]_i_1_n_1 ;
  wire \tmp_13_i_i_reg_564_reg[12]_i_1_n_2 ;
  wire \tmp_13_i_i_reg_564_reg[12]_i_1_n_3 ;
  wire \tmp_13_i_i_reg_564_reg[16]_i_1_n_0 ;
  wire \tmp_13_i_i_reg_564_reg[16]_i_1_n_1 ;
  wire \tmp_13_i_i_reg_564_reg[16]_i_1_n_2 ;
  wire \tmp_13_i_i_reg_564_reg[16]_i_1_n_3 ;
  wire \tmp_13_i_i_reg_564_reg[20]_i_1_n_0 ;
  wire \tmp_13_i_i_reg_564_reg[20]_i_1_n_1 ;
  wire \tmp_13_i_i_reg_564_reg[20]_i_1_n_2 ;
  wire \tmp_13_i_i_reg_564_reg[20]_i_1_n_3 ;
  wire \tmp_13_i_i_reg_564_reg[24]_i_1_n_0 ;
  wire \tmp_13_i_i_reg_564_reg[24]_i_1_n_1 ;
  wire \tmp_13_i_i_reg_564_reg[24]_i_1_n_2 ;
  wire \tmp_13_i_i_reg_564_reg[24]_i_1_n_3 ;
  wire \tmp_13_i_i_reg_564_reg[28]_i_1_n_0 ;
  wire \tmp_13_i_i_reg_564_reg[28]_i_1_n_1 ;
  wire \tmp_13_i_i_reg_564_reg[28]_i_1_n_2 ;
  wire \tmp_13_i_i_reg_564_reg[28]_i_1_n_3 ;
  wire \tmp_13_i_i_reg_564_reg[30]_i_1_n_3 ;
  wire \tmp_13_i_i_reg_564_reg[4]_i_1_n_0 ;
  wire \tmp_13_i_i_reg_564_reg[4]_i_1_n_1 ;
  wire \tmp_13_i_i_reg_564_reg[4]_i_1_n_2 ;
  wire \tmp_13_i_i_reg_564_reg[4]_i_1_n_3 ;
  wire \tmp_13_i_i_reg_564_reg[8]_i_1_n_0 ;
  wire \tmp_13_i_i_reg_564_reg[8]_i_1_n_1 ;
  wire \tmp_13_i_i_reg_564_reg[8]_i_1_n_2 ;
  wire \tmp_13_i_i_reg_564_reg[8]_i_1_n_3 ;
  wire [7:0]tmp_14_cast_i_i_reg_569_reg__0;
  wire [7:0]tmp_15_cast_i_i_reg_574_reg__0;
  wire \tmp_19_i_i_reg_603[0]_i_1_n_0 ;
  wire \tmp_19_i_i_reg_603[0]_i_2_n_0 ;
  wire \tmp_19_i_i_reg_603[0]_i_3_n_0 ;
  wire \tmp_19_i_i_reg_603[0]_i_4_n_0 ;
  wire \tmp_19_i_i_reg_603[0]_i_5_n_0 ;
  wire \tmp_19_i_i_reg_603[0]_i_6_n_0 ;
  wire \tmp_19_i_i_reg_603[0]_i_7_n_0 ;
  wire \tmp_19_i_i_reg_603[0]_i_8_n_0 ;
  wire \tmp_19_i_i_reg_603[0]_i_9_n_0 ;
  wire tmp_19_i_i_reg_603_pp0_iter1_reg;
  wire \tmp_19_i_i_reg_603_reg_n_0_[0] ;
  wire tmp_20_i_i_fu_309_p2;
  wire \tmp_20_i_i_reg_622[0]_i_10_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_11_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_12_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_13_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_14_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_15_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_16_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_17_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_18_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_19_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_1_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_25_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_26_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_27_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_28_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_33_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_34_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_35_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_36_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_4_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_5_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_6_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_7_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_8_n_0 ;
  wire \tmp_20_i_i_reg_622[0]_i_9_n_0 ;
  wire \tmp_20_i_i_reg_622_reg[0]_i_2_n_1 ;
  wire \tmp_20_i_i_reg_622_reg[0]_i_2_n_2 ;
  wire \tmp_20_i_i_reg_622_reg[0]_i_2_n_3 ;
  wire \tmp_20_i_i_reg_622_reg[0]_i_3_n_0 ;
  wire \tmp_20_i_i_reg_622_reg[0]_i_3_n_1 ;
  wire \tmp_20_i_i_reg_622_reg[0]_i_3_n_2 ;
  wire \tmp_20_i_i_reg_622_reg[0]_i_3_n_3 ;
  wire tmp_23_i_i_fu_304_p2;
  wire tmp_23_i_i_reg_618;
  wire \tmp_23_i_i_reg_618[0]_i_10_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_11_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_12_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_13_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_14_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_3_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_4_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_5_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_7_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_8_n_0 ;
  wire \tmp_23_i_i_reg_618[0]_i_9_n_0 ;
  wire tmp_23_i_i_reg_618_pp0_iter1_reg;
  wire tmp_23_i_i_reg_618_pp0_iter2_reg;
  wire \tmp_23_i_i_reg_618_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_1_n_2 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_1_n_3 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_2_n_0 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_2_n_1 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_2_n_2 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_2_n_3 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_6_n_0 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_6_n_1 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_6_n_2 ;
  wire \tmp_23_i_i_reg_618_reg[0]_i_6_n_3 ;
  wire [15:0]tmp_27_i_i_fu_518_p2;
  wire [15:0]tmp_30_cast_i_i_fu_470_p1;
  wire [15:0]tmp_33_i_i_fu_487_p2;
  wire \tmp_35_i_reg_269_reg[0] ;
  wire [30:0]tmp_7_reg_548;
  wire [0:0]tmp_fu_279_p1;
  wire tmp_i_i_fu_249_p2;
  wire tmp_i_i_reg_553;
  wire \tmp_i_i_reg_553_reg[0]_i_14_n_0 ;
  wire \tmp_i_i_reg_553_reg[0]_i_14_n_1 ;
  wire \tmp_i_i_reg_553_reg[0]_i_14_n_2 ;
  wire \tmp_i_i_reg_553_reg[0]_i_14_n_3 ;
  wire \tmp_i_i_reg_553_reg[0]_i_2_n_1 ;
  wire \tmp_i_i_reg_553_reg[0]_i_2_n_2 ;
  wire \tmp_i_i_reg_553_reg[0]_i_2_n_3 ;
  wire \tmp_i_i_reg_553_reg[0]_i_4_n_0 ;
  wire \tmp_i_i_reg_553_reg[0]_i_4_n_1 ;
  wire \tmp_i_i_reg_553_reg[0]_i_4_n_2 ;
  wire \tmp_i_i_reg_553_reg[0]_i_4_n_3 ;
  wire \tmp_i_i_reg_553_reg[0]_i_9_n_0 ;
  wire \tmp_i_i_reg_553_reg[0]_i_9_n_1 ;
  wire \tmp_i_i_reg_553_reg[0]_i_9_n_2 ;
  wire \tmp_i_i_reg_553_reg[0]_i_9_n_3 ;
  wire [0:0]tmp_reg_589;
  wire ult_reg_627;
  wire [3:2]\NLW_bound_max_r_1_3_i_i_reg_644_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_bound_max_r_1_3_i_i_reg_644_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_bound_x_max[0]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_max[15]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_max[15]_INST_0_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_bound_x_max[15]_INST_0_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_max[15]_INST_0_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_bound_x_max[3]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_bound_x_min[15]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_bound_x_min[15]_INST_0_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_22_O_UNCONNECTED ;
  wire [3:1]\NLW_bound_x_min[15]_INST_0_i_27_CO_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_bound_x_min[15]_INST_0_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_bound_x_min[3]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond_reg_594_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_594_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_594_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_594_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_i_i_reg_230_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_i_i_reg_230_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_i_i_reg_564_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_13_i_i_reg_564_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_20_i_i_reg_622_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_20_i_i_reg_622_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_23_i_i_reg_618_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_23_i_i_reg_618_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_23_i_i_reg_618_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_23_i_i_reg_618_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_i_reg_553_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_i_reg_553_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_i_reg_553_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_i_reg_553_reg[0]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q[1]),
        .I1(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(find_boundary_shrink_1_U0_shrink_x_max_read),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state2),
        .I3(Q[1]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_enable_reg_pp0_iter3_i_2__0_n_0),
        .O(\ap_CS_fsm[3]_i_2__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__0
       (.I0(Q[1]),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_done),
        .O(ap_done_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A0088888A88)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_reg_594_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(Vdist_data_stream_0_empty_n),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(Vdist_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_reg_594_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_enable_reg_pp0_iter3_i_2__0_n_0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter3_i_2__0
       (.I0(\exitcond_reg_594_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(Vdist_data_stream_0_empty_n),
        .O(ap_enable_reg_pp0_iter3_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h540400005404FFFF)) 
    \bound_max_r_1_3_i_i_reg_644[0]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_644[0]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_206_reg_n_0_[0] ),
        .I4(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I5(bound_min_r_1_reg_612_pp0_iter1_reg[0]),
        .O(tmp_30_cast_i_i_fu_470_p1[0]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_644[10]_i_1 
       (.I0(bound_max_r_fu_391_p2[10]),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_644[10]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_206_reg_n_0_[10] ),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(tmp_30_cast_i_i_fu_470_p1[10]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_644[11]_i_1 
       (.I0(bound_max_r_fu_391_p2[11]),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_644[11]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_206_reg_n_0_[11] ),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(tmp_30_cast_i_i_fu_470_p1[11]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_644[12]_i_1 
       (.I0(bound_max_r_fu_391_p2[12]),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_644[12]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_206_reg_n_0_[12] ),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(tmp_30_cast_i_i_fu_470_p1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[12]_i_3 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[12]),
        .O(\bound_max_r_1_3_i_i_reg_644[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[12]_i_4 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[11]),
        .O(\bound_max_r_1_3_i_i_reg_644[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[12]_i_5 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[10]),
        .O(\bound_max_r_1_3_i_i_reg_644[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[12]_i_6 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[9]),
        .O(\bound_max_r_1_3_i_i_reg_644[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_644[13]_i_1 
       (.I0(bound_max_r_fu_391_p2[13]),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_644[13]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_206_reg_n_0_[13] ),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(tmp_30_cast_i_i_fu_470_p1[13]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_644[14]_i_1 
       (.I0(bound_max_r_fu_391_p2[14]),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_644[14]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_206_reg_n_0_[14] ),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(tmp_30_cast_i_i_fu_470_p1[14]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_644[15]_i_1 
       (.I0(bound_max_r_fu_391_p2[15]),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_644[15]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_206_reg_n_0_[15] ),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(tmp_30_cast_i_i_fu_470_p1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[15]_i_3 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[15]),
        .O(\bound_max_r_1_3_i_i_reg_644[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[15]_i_4 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[14]),
        .O(\bound_max_r_1_3_i_i_reg_644[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[15]_i_5 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[13]),
        .O(\bound_max_r_1_3_i_i_reg_644[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_644[1]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_644[1]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_206_reg_n_0_[1] ),
        .I4(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_391_p2[1]),
        .O(tmp_30_cast_i_i_fu_470_p1[1]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_644[2]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_644[2]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_206_reg_n_0_[2] ),
        .I4(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_391_p2[2]),
        .O(tmp_30_cast_i_i_fu_470_p1[2]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_644[3]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_644[3]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_206_reg_n_0_[3] ),
        .I4(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_391_p2[3]),
        .O(tmp_30_cast_i_i_fu_470_p1[3]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_644[4]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_644[4]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_206_reg_n_0_[4] ),
        .I4(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_391_p2[4]),
        .O(tmp_30_cast_i_i_fu_470_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[4]_i_3 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[4]),
        .O(\bound_max_r_1_3_i_i_reg_644[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[4]_i_4 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[3]),
        .O(\bound_max_r_1_3_i_i_reg_644[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[4]_i_5 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[2]),
        .O(\bound_max_r_1_3_i_i_reg_644[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[4]_i_6 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[1]),
        .O(\bound_max_r_1_3_i_i_reg_644[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_644[5]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_644[5]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_206_reg_n_0_[5] ),
        .I4(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_391_p2[5]),
        .O(tmp_30_cast_i_i_fu_470_p1[5]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_644[6]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_644[6]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_206_reg_n_0_[6] ),
        .I4(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_391_p2[6]),
        .O(tmp_30_cast_i_i_fu_470_p1[6]));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \bound_max_r_1_3_i_i_reg_644[7]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(bound_max_r_1_3_i_i_reg_644[7]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(\bound_max_r_1_i_i_reg_206_reg_n_0_[7] ),
        .I4(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I5(bound_max_r_fu_391_p2[7]),
        .O(tmp_30_cast_i_i_fu_470_p1[7]));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_644[8]_i_1 
       (.I0(bound_max_r_fu_391_p2[8]),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_644[8]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_206_reg_n_0_[8] ),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(tmp_30_cast_i_i_fu_470_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[8]_i_3 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[8]),
        .O(\bound_max_r_1_3_i_i_reg_644[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[8]_i_4 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[7]),
        .O(\bound_max_r_1_3_i_i_reg_644[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[8]_i_5 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[6]),
        .O(\bound_max_r_1_3_i_i_reg_644[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_max_r_1_3_i_i_reg_644[8]_i_6 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[5]),
        .O(\bound_max_r_1_3_i_i_reg_644[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33300030AAAAAAAA)) 
    \bound_max_r_1_3_i_i_reg_644[9]_i_1 
       (.I0(bound_max_r_fu_391_p2[9]),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(bound_max_r_1_3_i_i_reg_644[9]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(\bound_max_r_1_i_i_reg_206_reg_n_0_[9] ),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(tmp_30_cast_i_i_fu_470_p1[9]));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[0]),
        .Q(bound_max_r_1_3_i_i_reg_644[0]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[10] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[10]),
        .Q(bound_max_r_1_3_i_i_reg_644[10]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[11] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[11]),
        .Q(bound_max_r_1_3_i_i_reg_644[11]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[12] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[12]),
        .Q(bound_max_r_1_3_i_i_reg_644[12]),
        .R(1'b0));
  CARRY4 \bound_max_r_1_3_i_i_reg_644_reg[12]_i_2 
       (.CI(\bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_0 ),
        .CO({\bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_0 ,\bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_1 ,\bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_2 ,\bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(bound_min_r_1_reg_612_pp0_iter1_reg[12:9]),
        .O(bound_max_r_fu_391_p2[12:9]),
        .S({\bound_max_r_1_3_i_i_reg_644[12]_i_3_n_0 ,\bound_max_r_1_3_i_i_reg_644[12]_i_4_n_0 ,\bound_max_r_1_3_i_i_reg_644[12]_i_5_n_0 ,\bound_max_r_1_3_i_i_reg_644[12]_i_6_n_0 }));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[13] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[13]),
        .Q(bound_max_r_1_3_i_i_reg_644[13]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[14] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[14]),
        .Q(bound_max_r_1_3_i_i_reg_644[14]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[15] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[15]),
        .Q(bound_max_r_1_3_i_i_reg_644[15]),
        .R(1'b0));
  CARRY4 \bound_max_r_1_3_i_i_reg_644_reg[15]_i_2 
       (.CI(\bound_max_r_1_3_i_i_reg_644_reg[12]_i_2_n_0 ),
        .CO({\NLW_bound_max_r_1_3_i_i_reg_644_reg[15]_i_2_CO_UNCONNECTED [3:2],\bound_max_r_1_3_i_i_reg_644_reg[15]_i_2_n_2 ,\bound_max_r_1_3_i_i_reg_644_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bound_min_r_1_reg_612_pp0_iter1_reg[14:13]}),
        .O({\NLW_bound_max_r_1_3_i_i_reg_644_reg[15]_i_2_O_UNCONNECTED [3],bound_max_r_fu_391_p2[15:13]}),
        .S({1'b0,\bound_max_r_1_3_i_i_reg_644[15]_i_3_n_0 ,\bound_max_r_1_3_i_i_reg_644[15]_i_4_n_0 ,\bound_max_r_1_3_i_i_reg_644[15]_i_5_n_0 }));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[1]),
        .Q(bound_max_r_1_3_i_i_reg_644[1]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[2]),
        .Q(bound_max_r_1_3_i_i_reg_644[2]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[3]),
        .Q(bound_max_r_1_3_i_i_reg_644[3]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[4]),
        .Q(bound_max_r_1_3_i_i_reg_644[4]),
        .R(1'b0));
  CARRY4 \bound_max_r_1_3_i_i_reg_644_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_0 ,\bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_1 ,\bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_2 ,\bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_3 }),
        .CYINIT(bound_min_r_1_reg_612_pp0_iter1_reg[0]),
        .DI(bound_min_r_1_reg_612_pp0_iter1_reg[4:1]),
        .O(bound_max_r_fu_391_p2[4:1]),
        .S({\bound_max_r_1_3_i_i_reg_644[4]_i_3_n_0 ,\bound_max_r_1_3_i_i_reg_644[4]_i_4_n_0 ,\bound_max_r_1_3_i_i_reg_644[4]_i_5_n_0 ,\bound_max_r_1_3_i_i_reg_644[4]_i_6_n_0 }));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[5]),
        .Q(bound_max_r_1_3_i_i_reg_644[5]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[6]),
        .Q(bound_max_r_1_3_i_i_reg_644[6]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[7]),
        .Q(bound_max_r_1_3_i_i_reg_644[7]),
        .R(1'b0));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[8] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[8]),
        .Q(bound_max_r_1_3_i_i_reg_644[8]),
        .R(1'b0));
  CARRY4 \bound_max_r_1_3_i_i_reg_644_reg[8]_i_2 
       (.CI(\bound_max_r_1_3_i_i_reg_644_reg[4]_i_2_n_0 ),
        .CO({\bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_0 ,\bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_1 ,\bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_2 ,\bound_max_r_1_3_i_i_reg_644_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(bound_min_r_1_reg_612_pp0_iter1_reg[8:5]),
        .O(bound_max_r_fu_391_p2[8:5]),
        .S({\bound_max_r_1_3_i_i_reg_644[8]_i_3_n_0 ,\bound_max_r_1_3_i_i_reg_644[8]_i_4_n_0 ,\bound_max_r_1_3_i_i_reg_644[8]_i_5_n_0 ,\bound_max_r_1_3_i_i_reg_644[8]_i_6_n_0 }));
  FDRE \bound_max_r_1_3_i_i_reg_644_reg[9] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(tmp_30_cast_i_i_fu_470_p1[9]),
        .Q(bound_max_r_1_3_i_i_reg_644[9]),
        .R(1'b0));
  FDRE \bound_max_r_1_i_i_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[0]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[0] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[10]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[10] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[11]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[11] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[12]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[12] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[13]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[13] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[14] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[14]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[14] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[15] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[15]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[15] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[1]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[1] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[2]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[2] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[3]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[3] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[4]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[4] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[5]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[5] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[6]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[6] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[7]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[7] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[8]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[8] ),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_max_r_1_i_i_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(bound_max_r_1_3_i_i_reg_644[9]),
        .Q(\bound_max_r_1_i_i_reg_206_reg_n_0_[9] ),
        .R(bound_max_r_1_i_i_reg_206));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[0]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[0]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[0]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[0]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[10]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[10]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[10]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[10]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[11]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[11]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[11]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[11]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[12]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[12]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[12]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[12]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[13]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[13]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[13]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[13]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[14]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[14]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[14]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0002)) 
    \bound_min_r_1_3_i_i_reg_637[15]_i_1 
       (.I0(bound_max_r_1_3_i_i_reg_6440),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .O(bound_min_r_1_3_i_i_reg_637));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[15]_i_2 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[15]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[15]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \bound_min_r_1_3_i_i_reg_637[15]_i_3 
       (.I0(\bound_min_r_1_3_i_i_reg_637[15]_i_4_n_0 ),
        .I1(\bound_min_r_1_3_i_i_reg_637[15]_i_5_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_4_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_6_n_0 ),
        .I4(ult_reg_627),
        .I5(\bound_min_r_1_3_i_i_reg_637[15]_i_7_n_0 ),
        .O(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAFFFACC)) 
    \bound_min_r_1_3_i_i_reg_637[15]_i_4 
       (.I0(character_num_i_i_reg_218[2]),
        .I1(character_num_3_i_i_reg_649[2]),
        .I2(character_num_i_i_reg_218[1]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(character_num_3_i_i_reg_649[1]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(\bound_min_r_1_3_i_i_reg_637[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \bound_min_r_1_3_i_i_reg_637[15]_i_5 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_649[0]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_218[0]),
        .O(\bound_min_r_1_3_i_i_reg_637[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAFFFACC)) 
    \bound_min_r_1_3_i_i_reg_637[15]_i_6 
       (.I0(character_num_i_i_reg_218[6]),
        .I1(character_num_3_i_i_reg_649[6]),
        .I2(character_num_i_i_reg_218[4]),
        .I3(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I4(character_num_3_i_i_reg_649[4]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(\bound_min_r_1_3_i_i_reg_637[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \bound_min_r_1_3_i_i_reg_637[15]_i_7 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(inBlock_3_i_i_reg_632),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(\inBlock_i_i_reg_182_reg_n_0_[0] ),
        .O(\bound_min_r_1_3_i_i_reg_637[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[1]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[1]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[1]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[1]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[2]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[2]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[2]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[2]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[3]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[3]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[3]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[3]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[4]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[4]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[4]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[4]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[5]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[5]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[5]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[5]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[6]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[6]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[6]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[6]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[7]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[7]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[7]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[7]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[8]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[8]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[8]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[8]));
  LUT6 #(
    .INIT(64'h00020002FFFE0002)) 
    \bound_min_r_1_3_i_i_reg_637[9]_i_1 
       (.I0(bound_min_r_1_reg_612_pp0_iter1_reg[9]),
        .I1(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I3(\bound_min_r_1_3_i_i_reg_637[15]_i_3_n_0 ),
        .I4(bound_min_r_1_i_i_reg_194[9]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(bound_min_r_1_3_i_i_fu_430_p3[9]));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[0]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[10] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[10]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[11] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[11]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[12] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[12]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[13] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[13]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[14] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[14]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[15] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[15]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[1] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[1]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[2] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[2]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[3] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[3]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[4] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[4]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[5] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[5]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[6] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[6]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[7] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[7]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[8] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[8]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bound_min_r_1_3_i_i_reg_637_reg[9] 
       (.C(ap_clk),
        .CE(bound_min_r_1_3_i_i_reg_637),
        .D(bound_min_r_1_3_i_i_fu_430_p3[9]),
        .Q(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bound_min_r_1_i_i_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[0] ),
        .Q(bound_min_r_1_i_i_reg_194[0]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[10] ),
        .Q(bound_min_r_1_i_i_reg_194[10]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[11] ),
        .Q(bound_min_r_1_i_i_reg_194[11]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[12] ),
        .Q(bound_min_r_1_i_i_reg_194[12]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[13] ),
        .Q(bound_min_r_1_i_i_reg_194[13]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[14] ),
        .Q(bound_min_r_1_i_i_reg_194[14]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[15] ),
        .Q(bound_min_r_1_i_i_reg_194[15]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[1] ),
        .Q(bound_min_r_1_i_i_reg_194[1]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[2] ),
        .Q(bound_min_r_1_i_i_reg_194[2]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[3] ),
        .Q(bound_min_r_1_i_i_reg_194[3]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[4] ),
        .Q(bound_min_r_1_i_i_reg_194[4]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[5] ),
        .Q(bound_min_r_1_i_i_reg_194[5]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[6] ),
        .Q(bound_min_r_1_i_i_reg_194[6]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[7] ),
        .Q(bound_min_r_1_i_i_reg_194[7]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[8] ),
        .Q(bound_min_r_1_i_i_reg_194[8]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \bound_min_r_1_i_i_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[9] ),
        .Q(bound_min_r_1_i_i_reg_194[9]),
        .R(bound_max_r_1_i_i_reg_206));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \bound_min_r_1_reg_612[15]_i_1 
       (.I0(\exitcond_reg_594_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(Vdist_data_stream_0_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(bound_min_r_1_reg_6120));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[0]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[10]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[11]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[12]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[13]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[14]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[15]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[1]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[2]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[3]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[4]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[5]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[6]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[7]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[8]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(bound_min_r_1_reg_612[9]),
        .Q(bound_min_r_1_reg_612_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[0]),
        .Q(bound_min_r_1_reg_612[0]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[10] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[10]),
        .Q(bound_min_r_1_reg_612[10]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[11] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[11]),
        .Q(bound_min_r_1_reg_612[11]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[12] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[12]),
        .Q(bound_min_r_1_reg_612[12]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[13] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[13]),
        .Q(bound_min_r_1_reg_612[13]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[14] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[14]),
        .Q(bound_min_r_1_reg_612[14]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[15] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[15]),
        .Q(bound_min_r_1_reg_612[15]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[1] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[1]),
        .Q(bound_min_r_1_reg_612[1]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[2] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[2]),
        .Q(bound_min_r_1_reg_612[2]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[3] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[3]),
        .Q(bound_min_r_1_reg_612[3]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[4] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[4]),
        .Q(bound_min_r_1_reg_612[4]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[5] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[5]),
        .Q(bound_min_r_1_reg_612[5]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[6] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[6]),
        .Q(bound_min_r_1_reg_612[6]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[7] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[7]),
        .Q(bound_min_r_1_reg_612[7]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[8] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[8]),
        .Q(bound_min_r_1_reg_612[8]),
        .R(1'b0));
  FDRE \bound_min_r_1_reg_612_reg[9] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(i_i_i_reg_230_reg[9]),
        .Q(bound_min_r_1_reg_612[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[0]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[0]),
        .O(bound_x_max[0]));
  CARRY4 \bound_x_max[0]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\bound_x_max[0]_INST_0_i_1_n_0 ,\bound_x_max[0]_INST_0_i_1_n_1 ,\bound_x_max[0]_INST_0_i_1_n_2 ,\bound_x_max[0]_INST_0_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(tmp_30_cast_i_i_fu_470_p1[3:0]),
        .O({\NLW_bound_x_max[0]_INST_0_i_1_O_UNCONNECTED [3:1],tmp_33_i_i_fu_487_p2[0]}),
        .S({\bound_x_max[0]_INST_0_i_2_n_0 ,\bound_x_max[0]_INST_0_i_3_n_0 ,\bound_x_max[0]_INST_0_i_4_n_0 ,\bound_x_max[0]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[0]_INST_0_i_2 
       (.I0(tmp_30_cast_i_i_fu_470_p1[3]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[3]),
        .O(\bound_x_max[0]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[0]_INST_0_i_3 
       (.I0(tmp_30_cast_i_i_fu_470_p1[2]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[2]),
        .O(\bound_x_max[0]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[0]_INST_0_i_4 
       (.I0(tmp_30_cast_i_i_fu_470_p1[1]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[1]),
        .O(\bound_x_max[0]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[0]_INST_0_i_5 
       (.I0(tmp_30_cast_i_i_fu_470_p1[0]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[0]),
        .O(\bound_x_max[0]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[10]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[10]),
        .O(bound_x_max[10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[11]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[11]),
        .O(bound_x_max[11]));
  CARRY4 \bound_x_max[11]_INST_0_i_1 
       (.CI(\bound_x_max[7]_INST_0_i_1_n_0 ),
        .CO({\bound_x_max[11]_INST_0_i_1_n_0 ,\bound_x_max[11]_INST_0_i_1_n_1 ,\bound_x_max[11]_INST_0_i_1_n_2 ,\bound_x_max[11]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_30_cast_i_i_fu_470_p1[11:8]),
        .O(tmp_33_i_i_fu_487_p2[11:8]),
        .S({\bound_x_max[11]_INST_0_i_2_n_0 ,\bound_x_max[11]_INST_0_i_3_n_0 ,\bound_x_max[11]_INST_0_i_4_n_0 ,\bound_x_max[11]_INST_0_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[11]_INST_0_i_2 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[11] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[11]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[11]),
        .O(\bound_x_max[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[11]_INST_0_i_3 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[10] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[10]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[10]),
        .O(\bound_x_max[11]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[11]_INST_0_i_4 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[9] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[9]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[9]),
        .O(\bound_x_max[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[11]_INST_0_i_5 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[8] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[8]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[8]),
        .O(\bound_x_max[11]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[12]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[12]),
        .O(bound_x_max[12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[13]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[13]),
        .O(bound_x_max[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[14]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[14]),
        .O(bound_x_max[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[15]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[15]),
        .O(bound_x_max[15]));
  CARRY4 \bound_x_max[15]_INST_0_i_1 
       (.CI(\bound_x_max[15]_INST_0_i_3_n_0 ),
        .CO({\bound_x_max[15]_INST_0_i_1_n_0 ,\bound_x_max[15]_INST_0_i_1_n_1 ,\bound_x_max[15]_INST_0_i_1_n_2 ,\bound_x_max[15]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_30_cast_i_i_fu_470_p1[15:12]),
        .O(\NLW_bound_x_max[15]_INST_0_i_1_O_UNCONNECTED [3:0]),
        .S({\bound_x_max[15]_INST_0_i_4_n_0 ,\bound_x_max[15]_INST_0_i_5_n_0 ,\bound_x_max[15]_INST_0_i_6_n_0 ,\bound_x_max[15]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_10 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[13] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[13]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[13]),
        .O(\bound_x_max[15]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_11 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[12] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[12]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[12]),
        .O(\bound_x_max[15]_INST_0_i_11_n_0 ));
  CARRY4 \bound_x_max[15]_INST_0_i_12 
       (.CI(\bound_x_max[0]_INST_0_i_1_n_0 ),
        .CO({\bound_x_max[15]_INST_0_i_12_n_0 ,\bound_x_max[15]_INST_0_i_12_n_1 ,\bound_x_max[15]_INST_0_i_12_n_2 ,\bound_x_max[15]_INST_0_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_30_cast_i_i_fu_470_p1[7:4]),
        .O(\NLW_bound_x_max[15]_INST_0_i_12_O_UNCONNECTED [3:0]),
        .S({\bound_x_max[15]_INST_0_i_17_n_0 ,\bound_x_max[15]_INST_0_i_18_n_0 ,\bound_x_max[15]_INST_0_i_19_n_0 ,\bound_x_max[15]_INST_0_i_20_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_13 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[11] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[11]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[11]),
        .O(\bound_x_max[15]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_14 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[10] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[10]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[10]),
        .O(\bound_x_max[15]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_15 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[9] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[9]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[9]),
        .O(\bound_x_max[15]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_16 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[8] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[8]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[8]),
        .O(\bound_x_max[15]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[15]_INST_0_i_17 
       (.I0(tmp_30_cast_i_i_fu_470_p1[7]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[7]),
        .O(\bound_x_max[15]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[15]_INST_0_i_18 
       (.I0(tmp_30_cast_i_i_fu_470_p1[6]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[6]),
        .O(\bound_x_max[15]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[15]_INST_0_i_19 
       (.I0(tmp_30_cast_i_i_fu_470_p1[5]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[5]),
        .O(\bound_x_max[15]_INST_0_i_19_n_0 ));
  CARRY4 \bound_x_max[15]_INST_0_i_2 
       (.CI(\bound_x_max[11]_INST_0_i_1_n_0 ),
        .CO({\NLW_bound_x_max[15]_INST_0_i_2_CO_UNCONNECTED [3],\bound_x_max[15]_INST_0_i_2_n_1 ,\bound_x_max[15]_INST_0_i_2_n_2 ,\bound_x_max[15]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_30_cast_i_i_fu_470_p1[14:12]}),
        .O(tmp_33_i_i_fu_487_p2[15:12]),
        .S({\bound_x_max[15]_INST_0_i_8_n_0 ,\bound_x_max[15]_INST_0_i_9_n_0 ,\bound_x_max[15]_INST_0_i_10_n_0 ,\bound_x_max[15]_INST_0_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[15]_INST_0_i_20 
       (.I0(tmp_30_cast_i_i_fu_470_p1[4]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[4]),
        .O(\bound_x_max[15]_INST_0_i_20_n_0 ));
  CARRY4 \bound_x_max[15]_INST_0_i_3 
       (.CI(\bound_x_max[15]_INST_0_i_12_n_0 ),
        .CO({\bound_x_max[15]_INST_0_i_3_n_0 ,\bound_x_max[15]_INST_0_i_3_n_1 ,\bound_x_max[15]_INST_0_i_3_n_2 ,\bound_x_max[15]_INST_0_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_30_cast_i_i_fu_470_p1[11:8]),
        .O(\NLW_bound_x_max[15]_INST_0_i_3_O_UNCONNECTED [3:0]),
        .S({\bound_x_max[15]_INST_0_i_13_n_0 ,\bound_x_max[15]_INST_0_i_14_n_0 ,\bound_x_max[15]_INST_0_i_15_n_0 ,\bound_x_max[15]_INST_0_i_16_n_0 }));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_4 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[15] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[15]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[15]),
        .O(\bound_x_max[15]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_5 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[14] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[14]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[14]),
        .O(\bound_x_max[15]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_6 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[13] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[13]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[13]),
        .O(\bound_x_max[15]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_7 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[12] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[12]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[12]),
        .O(\bound_x_max[15]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_8 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[15] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[15]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[15]),
        .O(\bound_x_max[15]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202AFFFF757F)) 
    \bound_x_max[15]_INST_0_i_9 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(\bound_max_r_1_i_i_reg_206_reg_n_0_[14] ),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(bound_max_r_1_3_i_i_reg_644[14]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(bound_max_r_fu_391_p2[14]),
        .O(\bound_x_max[15]_INST_0_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[1]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[1]),
        .O(bound_x_max[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[2]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[2]),
        .O(bound_x_max[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[3]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[3]),
        .O(bound_x_max[3]));
  CARRY4 \bound_x_max[3]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\bound_x_max[3]_INST_0_i_1_n_0 ,\bound_x_max[3]_INST_0_i_1_n_1 ,\bound_x_max[3]_INST_0_i_1_n_2 ,\bound_x_max[3]_INST_0_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(tmp_30_cast_i_i_fu_470_p1[3:0]),
        .O({tmp_33_i_i_fu_487_p2[3:1],\NLW_bound_x_max[3]_INST_0_i_1_O_UNCONNECTED [0]}),
        .S({\bound_x_max[3]_INST_0_i_2_n_0 ,\bound_x_max[3]_INST_0_i_3_n_0 ,\bound_x_max[3]_INST_0_i_4_n_0 ,\bound_x_max[3]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[3]_INST_0_i_2 
       (.I0(tmp_30_cast_i_i_fu_470_p1[3]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[3]),
        .O(\bound_x_max[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[3]_INST_0_i_3 
       (.I0(tmp_30_cast_i_i_fu_470_p1[2]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[2]),
        .O(\bound_x_max[3]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[3]_INST_0_i_4 
       (.I0(tmp_30_cast_i_i_fu_470_p1[1]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[1]),
        .O(\bound_x_max[3]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[3]_INST_0_i_5 
       (.I0(tmp_30_cast_i_i_fu_470_p1[0]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[0]),
        .O(\bound_x_max[3]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[4]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[4]),
        .O(bound_x_max[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[5]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[5]),
        .O(bound_x_max[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[6]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[6]),
        .O(bound_x_max[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[7]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[7]),
        .O(bound_x_max[7]));
  CARRY4 \bound_x_max[7]_INST_0_i_1 
       (.CI(\bound_x_max[3]_INST_0_i_1_n_0 ),
        .CO({\bound_x_max[7]_INST_0_i_1_n_0 ,\bound_x_max[7]_INST_0_i_1_n_1 ,\bound_x_max[7]_INST_0_i_1_n_2 ,\bound_x_max[7]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_30_cast_i_i_fu_470_p1[7:4]),
        .O(tmp_33_i_i_fu_487_p2[7:4]),
        .S({\bound_x_max[7]_INST_0_i_2_n_0 ,\bound_x_max[7]_INST_0_i_3_n_0 ,\bound_x_max[7]_INST_0_i_4_n_0 ,\bound_x_max[7]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[7]_INST_0_i_2 
       (.I0(tmp_30_cast_i_i_fu_470_p1[7]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[7]),
        .O(\bound_x_max[7]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[7]_INST_0_i_3 
       (.I0(tmp_30_cast_i_i_fu_470_p1[6]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[6]),
        .O(\bound_x_max[7]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[7]_INST_0_i_4 
       (.I0(tmp_30_cast_i_i_fu_470_p1[5]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[5]),
        .O(\bound_x_max[7]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_max[7]_INST_0_i_5 
       (.I0(tmp_30_cast_i_i_fu_470_p1[4]),
        .I1(tmp_15_cast_i_i_reg_574_reg__0[4]),
        .O(\bound_x_max[7]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[8]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[8]),
        .O(bound_x_max[8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bound_x_max[9]_INST_0 
       (.I0(\bound_x_max[15]_INST_0_i_1_n_0 ),
        .I1(tmp_33_i_i_fu_487_p2[9]),
        .O(bound_x_max[9]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    bound_x_max_ap_vld_INST_0
       (.I0(tmp_23_i_i_reg_618_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_reg_594_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(Vdist_data_stream_0_empty_n),
        .O(bound_x_max_ap_vld));
  LUT4 #(
    .INIT(16'h6F60)) 
    \bound_x_min[0]_INST_0 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[0] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[0]),
        .I2(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I3(tmp_reg_589),
        .O(bound_x_min[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[10]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[10]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[10]),
        .O(bound_x_min[10]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[11]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[11]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[11]),
        .O(bound_x_min[11]));
  CARRY4 \bound_x_min[11]_INST_0_i_1 
       (.CI(\bound_x_min[7]_INST_0_i_1_n_0 ),
        .CO({\bound_x_min[11]_INST_0_i_1_n_0 ,\bound_x_min[11]_INST_0_i_1_n_1 ,\bound_x_min[11]_INST_0_i_1_n_2 ,\bound_x_min[11]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[11] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[10] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[9] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[8] }),
        .O(tmp_27_i_i_fu_518_p2[11:8]),
        .S({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[11] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[10] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[9] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[8] }));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[12]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[12]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[12]),
        .O(bound_x_min[12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[13]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[13]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[13]),
        .O(bound_x_min[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[14]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[14]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[14]),
        .O(bound_x_min[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[15]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[15]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[15]),
        .O(bound_x_min[15]));
  CARRY4 \bound_x_min[15]_INST_0_i_1 
       (.CI(\bound_x_min[11]_INST_0_i_1_n_0 ),
        .CO({\NLW_bound_x_min[15]_INST_0_i_1_CO_UNCONNECTED [3],\bound_x_min[15]_INST_0_i_1_n_1 ,\bound_x_min[15]_INST_0_i_1_n_2 ,\bound_x_min[15]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[14] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[13] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[12] }),
        .O(tmp_27_i_i_fu_518_p2[15:12]),
        .S({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[15] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[14] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[13] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[12] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_10 
       (.I0(length_reg_558[25]),
        .O(\bound_x_min[15]_INST_0_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_11 
       (.I0(length_reg_558[24]),
        .O(\bound_x_min[15]_INST_0_i_11_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_12 
       (.CI(\bound_x_min[15]_INST_0_i_17_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_12_n_0 ,\bound_x_min[15]_INST_0_i_12_n_1 ,\bound_x_min[15]_INST_0_i_12_n_2 ,\bound_x_min[15]_INST_0_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_558[19:16]),
        .O(\NLW_bound_x_min[15]_INST_0_i_12_O_UNCONNECTED [3:0]),
        .S({\bound_x_min[15]_INST_0_i_18_n_0 ,\bound_x_min[15]_INST_0_i_19_n_0 ,\bound_x_min[15]_INST_0_i_20_n_0 ,\bound_x_min[15]_INST_0_i_21_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_13 
       (.I0(length_reg_558[23]),
        .O(\bound_x_min[15]_INST_0_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_14 
       (.I0(length_reg_558[22]),
        .O(\bound_x_min[15]_INST_0_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_15 
       (.I0(length_reg_558[21]),
        .O(\bound_x_min[15]_INST_0_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_16 
       (.I0(length_reg_558[20]),
        .O(\bound_x_min[15]_INST_0_i_16_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_17 
       (.CI(\bound_x_min[15]_INST_0_i_22_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_17_n_0 ,\bound_x_min[15]_INST_0_i_17_n_1 ,\bound_x_min[15]_INST_0_i_17_n_2 ,\bound_x_min[15]_INST_0_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_558[15:12]),
        .O(\NLW_bound_x_min[15]_INST_0_i_17_O_UNCONNECTED [3:0]),
        .S({\bound_x_min[15]_INST_0_i_23_n_0 ,\bound_x_min[15]_INST_0_i_24_n_0 ,\bound_x_min[15]_INST_0_i_25_n_0 ,\bound_x_min[15]_INST_0_i_26_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_18 
       (.I0(length_reg_558[19]),
        .O(\bound_x_min[15]_INST_0_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_19 
       (.I0(length_reg_558[18]),
        .O(\bound_x_min[15]_INST_0_i_19_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_2 
       (.CI(\bound_x_min[15]_INST_0_i_3_n_0 ),
        .CO({\NLW_bound_x_min[15]_INST_0_i_2_CO_UNCONNECTED [3],\bound_x_min[15]_INST_0_i_2_n_1 ,\bound_x_min[15]_INST_0_i_2_n_2 ,\bound_x_min[15]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,length_reg_558[30:28]}),
        .O(\NLW_bound_x_min[15]_INST_0_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\bound_x_min[15]_INST_0_i_4_n_0 ,\bound_x_min[15]_INST_0_i_5_n_0 ,\bound_x_min[15]_INST_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_20 
       (.I0(length_reg_558[17]),
        .O(\bound_x_min[15]_INST_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_21 
       (.I0(length_reg_558[16]),
        .I1(\bound_x_min[15]_INST_0_i_27_n_3 ),
        .O(\bound_x_min[15]_INST_0_i_21_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_22 
       (.CI(\bound_x_min[15]_INST_0_i_28_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_22_n_0 ,\bound_x_min[15]_INST_0_i_22_n_1 ,\bound_x_min[15]_INST_0_i_22_n_2 ,\bound_x_min[15]_INST_0_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_558[11:8]),
        .O(\NLW_bound_x_min[15]_INST_0_i_22_O_UNCONNECTED [3:0]),
        .S({\bound_x_min[15]_INST_0_i_29_n_0 ,\bound_x_min[15]_INST_0_i_30_n_0 ,\bound_x_min[15]_INST_0_i_31_n_0 ,\bound_x_min[15]_INST_0_i_32_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_23 
       (.I0(length_reg_558[15]),
        .I1(\bound_x_min[15]_INST_0_i_33_n_4 ),
        .O(\bound_x_min[15]_INST_0_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_24 
       (.I0(length_reg_558[14]),
        .I1(\bound_x_min[15]_INST_0_i_33_n_5 ),
        .O(\bound_x_min[15]_INST_0_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_25 
       (.I0(length_reg_558[13]),
        .I1(\bound_x_min[15]_INST_0_i_33_n_6 ),
        .O(\bound_x_min[15]_INST_0_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_26 
       (.I0(length_reg_558[12]),
        .I1(\bound_x_min[15]_INST_0_i_33_n_7 ),
        .O(\bound_x_min[15]_INST_0_i_26_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_27 
       (.CI(\bound_x_min[15]_INST_0_i_33_n_0 ),
        .CO({\NLW_bound_x_min[15]_INST_0_i_27_CO_UNCONNECTED [3:1],\bound_x_min[15]_INST_0_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bound_x_min[15]_INST_0_i_27_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \bound_x_min[15]_INST_0_i_28 
       (.CI(\bound_x_min[15]_INST_0_i_34_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_28_n_0 ,\bound_x_min[15]_INST_0_i_28_n_1 ,\bound_x_min[15]_INST_0_i_28_n_2 ,\bound_x_min[15]_INST_0_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_558[7:4]),
        .O(\NLW_bound_x_min[15]_INST_0_i_28_O_UNCONNECTED [3:0]),
        .S({\bound_x_min[15]_INST_0_i_35_n_0 ,\bound_x_min[15]_INST_0_i_36_n_0 ,\bound_x_min[15]_INST_0_i_37_n_0 ,\bound_x_min[15]_INST_0_i_38_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_29 
       (.I0(length_reg_558[11]),
        .I1(\bound_x_min[15]_INST_0_i_39_n_4 ),
        .O(\bound_x_min[15]_INST_0_i_29_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_3 
       (.CI(\bound_x_min[15]_INST_0_i_7_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_3_n_0 ,\bound_x_min[15]_INST_0_i_3_n_1 ,\bound_x_min[15]_INST_0_i_3_n_2 ,\bound_x_min[15]_INST_0_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_558[27:24]),
        .O(\NLW_bound_x_min[15]_INST_0_i_3_O_UNCONNECTED [3:0]),
        .S({\bound_x_min[15]_INST_0_i_8_n_0 ,\bound_x_min[15]_INST_0_i_9_n_0 ,\bound_x_min[15]_INST_0_i_10_n_0 ,\bound_x_min[15]_INST_0_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_30 
       (.I0(length_reg_558[10]),
        .I1(\bound_x_min[15]_INST_0_i_39_n_5 ),
        .O(\bound_x_min[15]_INST_0_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_31 
       (.I0(length_reg_558[9]),
        .I1(\bound_x_min[15]_INST_0_i_39_n_6 ),
        .O(\bound_x_min[15]_INST_0_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_32 
       (.I0(length_reg_558[8]),
        .I1(\bound_x_min[15]_INST_0_i_39_n_7 ),
        .O(\bound_x_min[15]_INST_0_i_32_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_33 
       (.CI(\bound_x_min[15]_INST_0_i_39_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_33_n_0 ,\bound_x_min[15]_INST_0_i_33_n_1 ,\bound_x_min[15]_INST_0_i_33_n_2 ,\bound_x_min[15]_INST_0_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[15] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[14] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[13] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[12] }),
        .O({\bound_x_min[15]_INST_0_i_33_n_4 ,\bound_x_min[15]_INST_0_i_33_n_5 ,\bound_x_min[15]_INST_0_i_33_n_6 ,\bound_x_min[15]_INST_0_i_33_n_7 }),
        .S({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[15] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[14] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[13] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[12] }));
  CARRY4 \bound_x_min[15]_INST_0_i_34 
       (.CI(1'b0),
        .CO({\bound_x_min[15]_INST_0_i_34_n_0 ,\bound_x_min[15]_INST_0_i_34_n_1 ,\bound_x_min[15]_INST_0_i_34_n_2 ,\bound_x_min[15]_INST_0_i_34_n_3 }),
        .CYINIT(1'b1),
        .DI({length_reg_558[3:1],tmp_reg_589}),
        .O(\NLW_bound_x_min[15]_INST_0_i_34_O_UNCONNECTED [3:0]),
        .S({\bound_x_min[15]_INST_0_i_40_n_0 ,\bound_x_min[15]_INST_0_i_41_n_0 ,\bound_x_min[15]_INST_0_i_42_n_0 ,\bound_x_min[15]_INST_0_i_43_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_35 
       (.I0(length_reg_558[7]),
        .I1(\bound_x_min[15]_INST_0_i_44_n_4 ),
        .O(\bound_x_min[15]_INST_0_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_36 
       (.I0(length_reg_558[6]),
        .I1(\bound_x_min[15]_INST_0_i_44_n_5 ),
        .O(\bound_x_min[15]_INST_0_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_37 
       (.I0(length_reg_558[5]),
        .I1(\bound_x_min[15]_INST_0_i_44_n_6 ),
        .O(\bound_x_min[15]_INST_0_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_38 
       (.I0(length_reg_558[4]),
        .I1(\bound_x_min[15]_INST_0_i_44_n_7 ),
        .O(\bound_x_min[15]_INST_0_i_38_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_39 
       (.CI(\bound_x_min[15]_INST_0_i_44_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_39_n_0 ,\bound_x_min[15]_INST_0_i_39_n_1 ,\bound_x_min[15]_INST_0_i_39_n_2 ,\bound_x_min[15]_INST_0_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[11] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[10] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[9] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[8] }),
        .O({\bound_x_min[15]_INST_0_i_39_n_4 ,\bound_x_min[15]_INST_0_i_39_n_5 ,\bound_x_min[15]_INST_0_i_39_n_6 ,\bound_x_min[15]_INST_0_i_39_n_7 }),
        .S({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[11] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[10] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[9] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[8] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_4 
       (.I0(length_reg_558[30]),
        .O(\bound_x_min[15]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_40 
       (.I0(length_reg_558[3]),
        .I1(\bound_x_min[15]_INST_0_i_45_n_4 ),
        .O(\bound_x_min[15]_INST_0_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_41 
       (.I0(length_reg_558[2]),
        .I1(\bound_x_min[15]_INST_0_i_45_n_5 ),
        .O(\bound_x_min[15]_INST_0_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_42 
       (.I0(length_reg_558[1]),
        .I1(\bound_x_min[15]_INST_0_i_45_n_6 ),
        .O(\bound_x_min[15]_INST_0_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bound_x_min[15]_INST_0_i_43 
       (.I0(tmp_reg_589),
        .I1(\bound_x_min[15]_INST_0_i_45_n_7 ),
        .O(\bound_x_min[15]_INST_0_i_43_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_44 
       (.CI(\bound_x_min[15]_INST_0_i_45_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_44_n_0 ,\bound_x_min[15]_INST_0_i_44_n_1 ,\bound_x_min[15]_INST_0_i_44_n_2 ,\bound_x_min[15]_INST_0_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[7] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[6] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[5] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[4] }),
        .O({\bound_x_min[15]_INST_0_i_44_n_4 ,\bound_x_min[15]_INST_0_i_44_n_5 ,\bound_x_min[15]_INST_0_i_44_n_6 ,\bound_x_min[15]_INST_0_i_44_n_7 }),
        .S({\bound_x_min[15]_INST_0_i_46_n_0 ,\bound_x_min[15]_INST_0_i_47_n_0 ,\bound_x_min[15]_INST_0_i_48_n_0 ,\bound_x_min[15]_INST_0_i_49_n_0 }));
  CARRY4 \bound_x_min[15]_INST_0_i_45 
       (.CI(1'b0),
        .CO({\bound_x_min[15]_INST_0_i_45_n_0 ,\bound_x_min[15]_INST_0_i_45_n_1 ,\bound_x_min[15]_INST_0_i_45_n_2 ,\bound_x_min[15]_INST_0_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[3] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[2] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[1] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[0] }),
        .O({\bound_x_min[15]_INST_0_i_45_n_4 ,\bound_x_min[15]_INST_0_i_45_n_5 ,\bound_x_min[15]_INST_0_i_45_n_6 ,\bound_x_min[15]_INST_0_i_45_n_7 }),
        .S({\bound_x_min[15]_INST_0_i_50_n_0 ,\bound_x_min[15]_INST_0_i_51_n_0 ,\bound_x_min[15]_INST_0_i_52_n_0 ,\bound_x_min[15]_INST_0_i_53_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[15]_INST_0_i_46 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[7] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[7]),
        .O(\bound_x_min[15]_INST_0_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[15]_INST_0_i_47 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[6] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[6]),
        .O(\bound_x_min[15]_INST_0_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[15]_INST_0_i_48 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[5] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[5]),
        .O(\bound_x_min[15]_INST_0_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[15]_INST_0_i_49 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[4] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[4]),
        .O(\bound_x_min[15]_INST_0_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_5 
       (.I0(length_reg_558[29]),
        .O(\bound_x_min[15]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[15]_INST_0_i_50 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[3] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[3]),
        .O(\bound_x_min[15]_INST_0_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[15]_INST_0_i_51 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[2] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[2]),
        .O(\bound_x_min[15]_INST_0_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[15]_INST_0_i_52 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[1] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[1]),
        .O(\bound_x_min[15]_INST_0_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[15]_INST_0_i_53 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[0] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[0]),
        .O(\bound_x_min[15]_INST_0_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_6 
       (.I0(length_reg_558[28]),
        .O(\bound_x_min[15]_INST_0_i_6_n_0 ));
  CARRY4 \bound_x_min[15]_INST_0_i_7 
       (.CI(\bound_x_min[15]_INST_0_i_12_n_0 ),
        .CO({\bound_x_min[15]_INST_0_i_7_n_0 ,\bound_x_min[15]_INST_0_i_7_n_1 ,\bound_x_min[15]_INST_0_i_7_n_2 ,\bound_x_min[15]_INST_0_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(length_reg_558[23:20]),
        .O(\NLW_bound_x_min[15]_INST_0_i_7_O_UNCONNECTED [3:0]),
        .S({\bound_x_min[15]_INST_0_i_13_n_0 ,\bound_x_min[15]_INST_0_i_14_n_0 ,\bound_x_min[15]_INST_0_i_15_n_0 ,\bound_x_min[15]_INST_0_i_16_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_8 
       (.I0(length_reg_558[27]),
        .O(\bound_x_min[15]_INST_0_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bound_x_min[15]_INST_0_i_9 
       (.I0(length_reg_558[26]),
        .O(\bound_x_min[15]_INST_0_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[1]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[1]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[1]),
        .O(bound_x_min[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[2]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[2]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[2]),
        .O(bound_x_min[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[3]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[3]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[3]),
        .O(bound_x_min[3]));
  CARRY4 \bound_x_min[3]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\bound_x_min[3]_INST_0_i_1_n_0 ,\bound_x_min[3]_INST_0_i_1_n_1 ,\bound_x_min[3]_INST_0_i_1_n_2 ,\bound_x_min[3]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[3] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[2] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[1] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[0] }),
        .O({tmp_27_i_i_fu_518_p2[3:1],\NLW_bound_x_min[3]_INST_0_i_1_O_UNCONNECTED [0]}),
        .S({\bound_x_min[3]_INST_0_i_2_n_0 ,\bound_x_min[3]_INST_0_i_3_n_0 ,\bound_x_min[3]_INST_0_i_4_n_0 ,tmp_27_i_i_fu_518_p2[0]}));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[3]_INST_0_i_2 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[3] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[3]),
        .O(\bound_x_min[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[3]_INST_0_i_3 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[2] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[2]),
        .O(\bound_x_min[3]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[3]_INST_0_i_4 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[1] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[1]),
        .O(\bound_x_min[3]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[3]_INST_0_i_5 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[0] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[0]),
        .O(tmp_27_i_i_fu_518_p2[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[4]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[4]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[4]),
        .O(bound_x_min[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[5]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[5]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[5]),
        .O(bound_x_min[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[6]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[6]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[6]),
        .O(bound_x_min[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[7]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[7]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[7]),
        .O(bound_x_min[7]));
  CARRY4 \bound_x_min[7]_INST_0_i_1 
       (.CI(\bound_x_min[3]_INST_0_i_1_n_0 ),
        .CO({\bound_x_min[7]_INST_0_i_1_n_0 ,\bound_x_min[7]_INST_0_i_1_n_1 ,\bound_x_min[7]_INST_0_i_1_n_2 ,\bound_x_min[7]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bound_min_r_1_3_i_i_reg_637_reg_n_0_[7] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[6] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[5] ,\bound_min_r_1_3_i_i_reg_637_reg_n_0_[4] }),
        .O(tmp_27_i_i_fu_518_p2[7:4]),
        .S({\bound_x_min[7]_INST_0_i_2_n_0 ,\bound_x_min[7]_INST_0_i_3_n_0 ,\bound_x_min[7]_INST_0_i_4_n_0 ,\bound_x_min[7]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[7]_INST_0_i_2 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[7] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[7]),
        .O(\bound_x_min[7]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[7]_INST_0_i_3 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[6] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[6]),
        .O(\bound_x_min[7]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[7]_INST_0_i_4 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[5] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[5]),
        .O(\bound_x_min[7]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_x_min[7]_INST_0_i_5 
       (.I0(\bound_min_r_1_3_i_i_reg_637_reg_n_0_[4] ),
        .I1(tmp_14_cast_i_i_reg_569_reg__0[4]),
        .O(\bound_x_min[7]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[8]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[8]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[8]),
        .O(bound_x_min[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bound_x_min[9]_INST_0 
       (.I0(tmp_27_i_i_fu_518_p2[9]),
        .I1(\bound_x_min[15]_INST_0_i_2_n_1 ),
        .I2(length_reg_558[9]),
        .O(bound_x_min[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    bound_x_min_ap_vld_INST_0
       (.I0(tmp_23_i_i_reg_618_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_594_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(Vdist_data_stream_0_empty_n),
        .O(bound_x_min_ap_vld));
  LUT6 #(
    .INIT(64'h55450040AABAFFBF)) 
    \character_num_3_i_i_reg_649[0]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_649[0]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_218[0]),
        .I5(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .O(character_num_3_i_i_fu_462_p3[0]));
  LUT6 #(
    .INIT(64'hFFFF4575FFFFFFFF)) 
    \character_num_3_i_i_reg_649[0]_i_2 
       (.I0(\inBlock_i_i_reg_182_reg_n_0_[0] ),
        .I1(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(inBlock_3_i_i_reg_632),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(ult_reg_627),
        .O(\character_num_3_i_i_reg_649[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55450040AABAFFBF)) 
    \character_num_3_i_i_reg_649[1]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_649[1]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_218[1]),
        .I5(\character_num_3_i_i_reg_649[1]_i_2_n_0 ),
        .O(character_num_3_i_i_fu_462_p3[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABBBFBB)) 
    \character_num_3_i_i_reg_649[1]_i_2 
       (.I0(\character_num_3_i_i_reg_649[0]_i_2_n_0 ),
        .I1(character_num_i_i_reg_218[0]),
        .I2(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(character_num_3_i_i_reg_649[0]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(\character_num_3_i_i_reg_649[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6666656655556555)) 
    \character_num_3_i_i_reg_649[2]_i_1 
       (.I0(\character_num_3_i_i_reg_649[2]_i_2_n_0 ),
        .I1(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I2(character_num_3_i_i_reg_649[2]),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(character_num_i_i_reg_218[2]),
        .O(character_num_3_i_i_fu_462_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABBBFBB)) 
    \character_num_3_i_i_reg_649[2]_i_2 
       (.I0(\character_num_3_i_i_reg_649[1]_i_2_n_0 ),
        .I1(character_num_i_i_reg_218[1]),
        .I2(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(character_num_3_i_i_reg_649[1]),
        .I5(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(\character_num_3_i_i_reg_649[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF45750000BA8A)) 
    \character_num_3_i_i_reg_649[3]_i_1 
       (.I0(character_num_i_i_reg_218[3]),
        .I1(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(character_num_3_i_i_reg_649[3]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(\character_num_3_i_i_reg_649[7]_i_5_n_0 ),
        .O(character_num_3_i_i_fu_462_p3[3]));
  LUT6 #(
    .INIT(64'hFF4700B800B800B8)) 
    \character_num_3_i_i_reg_649[4]_i_1 
       (.I0(character_num_i_i_reg_218[4]),
        .I1(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I2(character_num_3_i_i_reg_649[4]),
        .I3(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I4(\character_num_3_i_i_reg_649[7]_i_5_n_0 ),
        .I5(\character_num_3_i_i_reg_649[7]_i_4_n_0 ),
        .O(character_num_3_i_i_fu_462_p3[4]));
  LUT6 #(
    .INIT(64'hFFFF45750000BA8A)) 
    \character_num_3_i_i_reg_649[5]_i_1 
       (.I0(character_num_i_i_reg_218[5]),
        .I1(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(character_num_3_i_i_reg_649[5]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I5(\character_num_3_i_i_reg_649[6]_i_3_n_0 ),
        .O(character_num_3_i_i_fu_462_p3[5]));
  LUT6 #(
    .INIT(64'hBABF454045404540)) 
    \character_num_3_i_i_reg_649[6]_i_1 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_i_i_reg_218[6]),
        .I2(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I3(character_num_3_i_i_reg_649[6]),
        .I4(\character_num_3_i_i_reg_649[6]_i_3_n_0 ),
        .I5(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .O(character_num_3_i_i_fu_462_p3[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \character_num_3_i_i_reg_649[6]_i_2 
       (.I0(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .O(\character_num_3_i_i_reg_649[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \character_num_3_i_i_reg_649[6]_i_3 
       (.I0(\character_num_3_i_i_reg_649[7]_i_6_n_0 ),
        .I1(\character_num_3_i_i_reg_649[6]_i_4_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_8_n_0 ),
        .I3(\character_num_3_i_i_reg_649[1]_i_2_n_0 ),
        .I4(\character_num_3_i_i_reg_649[7]_i_4_n_0 ),
        .O(\character_num_3_i_i_reg_649[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_649[6]_i_4 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_649[2]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_218[2]),
        .O(\character_num_3_i_i_reg_649[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \character_num_3_i_i_reg_649[7]_i_1 
       (.I0(\character_num_3_i_i_reg_649[7]_i_2_n_0 ),
        .I1(\character_num_3_i_i_reg_649[7]_i_3_n_0 ),
        .I2(\character_num_3_i_i_reg_649[7]_i_4_n_0 ),
        .I3(\character_num_3_i_i_reg_649[7]_i_5_n_0 ),
        .I4(\character_num_3_i_i_reg_649[7]_i_6_n_0 ),
        .I5(\character_num_3_i_i_reg_649[7]_i_7_n_0 ),
        .O(character_num_3_i_i_fu_462_p3[7]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \character_num_3_i_i_reg_649[7]_i_2 
       (.I0(character_num_3_i_i_reg_649[7]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(character_num_i_i_reg_218[7]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(\character_num_3_i_i_reg_649[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_649[7]_i_3 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_649[5]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_218[5]),
        .O(\character_num_3_i_i_reg_649[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_649[7]_i_4 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_649[3]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_218[3]),
        .O(\character_num_3_i_i_reg_649[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000B80000)) 
    \character_num_3_i_i_reg_649[7]_i_5 
       (.I0(character_num_i_i_reg_218[2]),
        .I1(\character_num_3_i_i_reg_649[6]_i_2_n_0 ),
        .I2(character_num_3_i_i_reg_649[2]),
        .I3(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I4(\character_num_3_i_i_reg_649[7]_i_8_n_0 ),
        .I5(\character_num_3_i_i_reg_649[1]_i_2_n_0 ),
        .O(\character_num_3_i_i_reg_649[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_649[7]_i_6 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_649[4]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_218[4]),
        .O(\character_num_3_i_i_reg_649[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \character_num_3_i_i_reg_649[7]_i_7 
       (.I0(character_num_3_i_i_reg_649[6]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(character_num_i_i_reg_218[6]),
        .I4(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .O(\character_num_3_i_i_reg_649[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55450040)) 
    \character_num_3_i_i_reg_649[7]_i_8 
       (.I0(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .I1(character_num_3_i_i_reg_649[1]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(character_num_i_i_reg_218[1]),
        .O(\character_num_3_i_i_reg_649[7]_i_8_n_0 ));
  FDRE \character_num_3_i_i_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(character_num_3_i_i_fu_462_p3[0]),
        .Q(character_num_3_i_i_reg_649[0]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(character_num_3_i_i_fu_462_p3[1]),
        .Q(character_num_3_i_i_reg_649[1]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(character_num_3_i_i_fu_462_p3[2]),
        .Q(character_num_3_i_i_reg_649[2]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(character_num_3_i_i_fu_462_p3[3]),
        .Q(character_num_3_i_i_reg_649[3]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(character_num_3_i_i_fu_462_p3[4]),
        .Q(character_num_3_i_i_reg_649[4]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_649_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(character_num_3_i_i_fu_462_p3[5]),
        .Q(character_num_3_i_i_reg_649[5]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_649_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(character_num_3_i_i_fu_462_p3[6]),
        .Q(character_num_3_i_i_reg_649[6]),
        .R(1'b0));
  FDRE \character_num_3_i_i_reg_649_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(character_num_3_i_i_fu_462_p3[7]),
        .Q(character_num_3_i_i_reg_649[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A8A8A8A8AAA8A8A)) 
    \character_num_i_i_reg_218[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\exitcond_reg_594_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(Vdist_data_stream_0_empty_n),
        .O(bound_max_r_1_i_i_reg_206));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \character_num_i_i_reg_218[7]_i_2 
       (.I0(Vdist_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_reg_594_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .O(bound_max_r_1_i_i_reg_2060));
  FDRE \character_num_i_i_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(character_num_3_i_i_reg_649[0]),
        .Q(character_num_i_i_reg_218[0]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \character_num_i_i_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(character_num_3_i_i_reg_649[1]),
        .Q(character_num_i_i_reg_218[1]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \character_num_i_i_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(character_num_3_i_i_reg_649[2]),
        .Q(character_num_i_i_reg_218[2]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \character_num_i_i_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(character_num_3_i_i_reg_649[3]),
        .Q(character_num_i_i_reg_218[3]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \character_num_i_i_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(character_num_3_i_i_reg_649[4]),
        .Q(character_num_i_i_reg_218[4]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \character_num_i_i_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(character_num_3_i_i_reg_649[5]),
        .Q(character_num_i_i_reg_218[5]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \character_num_i_i_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(character_num_3_i_i_reg_649[6]),
        .Q(character_num_i_i_reg_218[6]),
        .R(bound_max_r_1_i_i_reg_206));
  FDRE \character_num_i_i_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(bound_max_r_1_i_i_reg_2060),
        .D(character_num_3_i_i_reg_649[7]),
        .Q(character_num_i_i_reg_218[7]),
        .R(bound_max_r_1_i_i_reg_206));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \exitcond_reg_594[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(Vdist_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_594_reg_n_0_[0] ),
        .O(bound_min_r_1_reg_612_pp0_iter1_reg0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_10 
       (.I0(length_reg_558[17]),
        .I1(i_i_i_reg_230_reg__0[17]),
        .I2(i_i_i_reg_230_reg[15]),
        .I3(length_reg_558[15]),
        .I4(i_i_i_reg_230_reg__0[16]),
        .I5(length_reg_558[16]),
        .O(\exitcond_reg_594[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_11 
       (.I0(length_reg_558[14]),
        .I1(i_i_i_reg_230_reg[14]),
        .I2(i_i_i_reg_230_reg[12]),
        .I3(length_reg_558[12]),
        .I4(i_i_i_reg_230_reg[13]),
        .I5(length_reg_558[13]),
        .O(\exitcond_reg_594[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_12 
       (.I0(length_reg_558[11]),
        .I1(i_i_i_reg_230_reg[11]),
        .I2(i_i_i_reg_230_reg[9]),
        .I3(length_reg_558[9]),
        .I4(i_i_i_reg_230_reg[10]),
        .I5(length_reg_558[10]),
        .O(\exitcond_reg_594[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_13 
       (.I0(length_reg_558[7]),
        .I1(i_i_i_reg_230_reg[7]),
        .I2(i_i_i_reg_230_reg[8]),
        .I3(length_reg_558[8]),
        .I4(i_i_i_reg_230_reg[6]),
        .I5(length_reg_558[6]),
        .O(\exitcond_reg_594[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_14 
       (.I0(i_i_i_reg_230_reg[3]),
        .I1(length_reg_558[3]),
        .I2(i_i_i_reg_230_reg[4]),
        .I3(length_reg_558[4]),
        .I4(length_reg_558[5]),
        .I5(i_i_i_reg_230_reg[5]),
        .O(\exitcond_reg_594[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_15 
       (.I0(length_reg_558[2]),
        .I1(i_i_i_reg_230_reg[2]),
        .I2(i_i_i_reg_230_reg[0]),
        .I3(tmp_reg_589),
        .I4(i_i_i_reg_230_reg[1]),
        .I5(length_reg_558[1]),
        .O(\exitcond_reg_594[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \exitcond_reg_594[0]_i_4 
       (.I0(length_reg_558[30]),
        .I1(i_i_i_reg_230_reg__0[30]),
        .O(\exitcond_reg_594[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_5 
       (.I0(length_reg_558[27]),
        .I1(i_i_i_reg_230_reg__0[27]),
        .I2(i_i_i_reg_230_reg__0[29]),
        .I3(length_reg_558[29]),
        .I4(i_i_i_reg_230_reg__0[28]),
        .I5(length_reg_558[28]),
        .O(\exitcond_reg_594[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_6 
       (.I0(length_reg_558[24]),
        .I1(i_i_i_reg_230_reg__0[24]),
        .I2(i_i_i_reg_230_reg__0[26]),
        .I3(length_reg_558[26]),
        .I4(i_i_i_reg_230_reg__0[25]),
        .I5(length_reg_558[25]),
        .O(\exitcond_reg_594[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_8 
       (.I0(length_reg_558[21]),
        .I1(i_i_i_reg_230_reg__0[21]),
        .I2(i_i_i_reg_230_reg__0[23]),
        .I3(length_reg_558[23]),
        .I4(i_i_i_reg_230_reg__0[22]),
        .I5(length_reg_558[22]),
        .O(\exitcond_reg_594[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_594[0]_i_9 
       (.I0(length_reg_558[19]),
        .I1(i_i_i_reg_230_reg__0[19]),
        .I2(i_i_i_reg_230_reg__0[20]),
        .I3(length_reg_558[20]),
        .I4(i_i_i_reg_230_reg__0[18]),
        .I5(length_reg_558[18]),
        .O(\exitcond_reg_594[0]_i_9_n_0 ));
  FDRE \exitcond_reg_594_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(\exitcond_reg_594_reg_n_0_[0] ),
        .Q(exitcond_reg_594_pp0_iter1_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \exitcond_reg_594_pp0_iter2_reg[0]_i_1 
       (.I0(exitcond_reg_594_pp0_iter1_reg),
        .I1(Vdist_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_594_reg_n_0_[0] ),
        .I4(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\exitcond_reg_594_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \exitcond_reg_594_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_594_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(\exitcond_reg_594_pp0_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(ap_condition_pp0_exit_iter0_state3),
        .Q(\exitcond_reg_594_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond_reg_594_reg[0]_i_2 
       (.CI(\exitcond_reg_594_reg[0]_i_3_n_0 ),
        .CO({\NLW_exitcond_reg_594_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\exitcond_reg_594_reg[0]_i_2_n_2 ,\exitcond_reg_594_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_594_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond_reg_594[0]_i_4_n_0 ,\exitcond_reg_594[0]_i_5_n_0 ,\exitcond_reg_594[0]_i_6_n_0 }));
  CARRY4 \exitcond_reg_594_reg[0]_i_3 
       (.CI(\exitcond_reg_594_reg[0]_i_7_n_0 ),
        .CO({\exitcond_reg_594_reg[0]_i_3_n_0 ,\exitcond_reg_594_reg[0]_i_3_n_1 ,\exitcond_reg_594_reg[0]_i_3_n_2 ,\exitcond_reg_594_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_594_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\exitcond_reg_594[0]_i_8_n_0 ,\exitcond_reg_594[0]_i_9_n_0 ,\exitcond_reg_594[0]_i_10_n_0 ,\exitcond_reg_594[0]_i_11_n_0 }));
  CARRY4 \exitcond_reg_594_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\exitcond_reg_594_reg[0]_i_7_n_0 ,\exitcond_reg_594_reg[0]_i_7_n_1 ,\exitcond_reg_594_reg[0]_i_7_n_2 ,\exitcond_reg_594_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_594_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\exitcond_reg_594[0]_i_12_n_0 ,\exitcond_reg_594[0]_i_13_n_0 ,\exitcond_reg_594[0]_i_14_n_0 ,\exitcond_reg_594[0]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \i_i_i_reg_230[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_i_i_reg_2300),
        .O(i_i_i_reg_230));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \i_i_i_reg_230[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(Vdist_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_reg_594_reg_n_0_[0] ),
        .O(i_i_i_reg_2300));
  LUT1 #(
    .INIT(2'h1)) 
    \i_i_i_reg_230[0]_i_4 
       (.I0(i_i_i_reg_230_reg[0]),
        .O(\i_i_i_reg_230[0]_i_4_n_0 ));
  FDRE \i_i_i_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[0]_i_3_n_7 ),
        .Q(i_i_i_reg_230_reg[0]),
        .R(i_i_i_reg_230));
  CARRY4 \i_i_i_reg_230_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_i_i_reg_230_reg[0]_i_3_n_0 ,\i_i_i_reg_230_reg[0]_i_3_n_1 ,\i_i_i_reg_230_reg[0]_i_3_n_2 ,\i_i_i_reg_230_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_i_i_reg_230_reg[0]_i_3_n_4 ,\i_i_i_reg_230_reg[0]_i_3_n_5 ,\i_i_i_reg_230_reg[0]_i_3_n_6 ,\i_i_i_reg_230_reg[0]_i_3_n_7 }),
        .S({i_i_i_reg_230_reg[3:1],\i_i_i_reg_230[0]_i_4_n_0 }));
  FDRE \i_i_i_reg_230_reg[10] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[8]_i_1_n_5 ),
        .Q(i_i_i_reg_230_reg[10]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[11] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[8]_i_1_n_4 ),
        .Q(i_i_i_reg_230_reg[11]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[12] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[12]_i_1_n_7 ),
        .Q(i_i_i_reg_230_reg[12]),
        .R(i_i_i_reg_230));
  CARRY4 \i_i_i_reg_230_reg[12]_i_1 
       (.CI(\i_i_i_reg_230_reg[8]_i_1_n_0 ),
        .CO({\i_i_i_reg_230_reg[12]_i_1_n_0 ,\i_i_i_reg_230_reg[12]_i_1_n_1 ,\i_i_i_reg_230_reg[12]_i_1_n_2 ,\i_i_i_reg_230_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_230_reg[12]_i_1_n_4 ,\i_i_i_reg_230_reg[12]_i_1_n_5 ,\i_i_i_reg_230_reg[12]_i_1_n_6 ,\i_i_i_reg_230_reg[12]_i_1_n_7 }),
        .S(i_i_i_reg_230_reg[15:12]));
  FDRE \i_i_i_reg_230_reg[13] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[12]_i_1_n_6 ),
        .Q(i_i_i_reg_230_reg[13]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[14] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[12]_i_1_n_5 ),
        .Q(i_i_i_reg_230_reg[14]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[15] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[12]_i_1_n_4 ),
        .Q(i_i_i_reg_230_reg[15]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[16] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[16]_i_1_n_7 ),
        .Q(i_i_i_reg_230_reg__0[16]),
        .R(i_i_i_reg_230));
  CARRY4 \i_i_i_reg_230_reg[16]_i_1 
       (.CI(\i_i_i_reg_230_reg[12]_i_1_n_0 ),
        .CO({\i_i_i_reg_230_reg[16]_i_1_n_0 ,\i_i_i_reg_230_reg[16]_i_1_n_1 ,\i_i_i_reg_230_reg[16]_i_1_n_2 ,\i_i_i_reg_230_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_230_reg[16]_i_1_n_4 ,\i_i_i_reg_230_reg[16]_i_1_n_5 ,\i_i_i_reg_230_reg[16]_i_1_n_6 ,\i_i_i_reg_230_reg[16]_i_1_n_7 }),
        .S(i_i_i_reg_230_reg__0[19:16]));
  FDRE \i_i_i_reg_230_reg[17] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[16]_i_1_n_6 ),
        .Q(i_i_i_reg_230_reg__0[17]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[18] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[16]_i_1_n_5 ),
        .Q(i_i_i_reg_230_reg__0[18]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[19] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[16]_i_1_n_4 ),
        .Q(i_i_i_reg_230_reg__0[19]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[0]_i_3_n_6 ),
        .Q(i_i_i_reg_230_reg[1]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[20] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[20]_i_1_n_7 ),
        .Q(i_i_i_reg_230_reg__0[20]),
        .R(i_i_i_reg_230));
  CARRY4 \i_i_i_reg_230_reg[20]_i_1 
       (.CI(\i_i_i_reg_230_reg[16]_i_1_n_0 ),
        .CO({\i_i_i_reg_230_reg[20]_i_1_n_0 ,\i_i_i_reg_230_reg[20]_i_1_n_1 ,\i_i_i_reg_230_reg[20]_i_1_n_2 ,\i_i_i_reg_230_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_230_reg[20]_i_1_n_4 ,\i_i_i_reg_230_reg[20]_i_1_n_5 ,\i_i_i_reg_230_reg[20]_i_1_n_6 ,\i_i_i_reg_230_reg[20]_i_1_n_7 }),
        .S(i_i_i_reg_230_reg__0[23:20]));
  FDRE \i_i_i_reg_230_reg[21] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[20]_i_1_n_6 ),
        .Q(i_i_i_reg_230_reg__0[21]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[22] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[20]_i_1_n_5 ),
        .Q(i_i_i_reg_230_reg__0[22]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[23] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[20]_i_1_n_4 ),
        .Q(i_i_i_reg_230_reg__0[23]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[24] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[24]_i_1_n_7 ),
        .Q(i_i_i_reg_230_reg__0[24]),
        .R(i_i_i_reg_230));
  CARRY4 \i_i_i_reg_230_reg[24]_i_1 
       (.CI(\i_i_i_reg_230_reg[20]_i_1_n_0 ),
        .CO({\i_i_i_reg_230_reg[24]_i_1_n_0 ,\i_i_i_reg_230_reg[24]_i_1_n_1 ,\i_i_i_reg_230_reg[24]_i_1_n_2 ,\i_i_i_reg_230_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_230_reg[24]_i_1_n_4 ,\i_i_i_reg_230_reg[24]_i_1_n_5 ,\i_i_i_reg_230_reg[24]_i_1_n_6 ,\i_i_i_reg_230_reg[24]_i_1_n_7 }),
        .S(i_i_i_reg_230_reg__0[27:24]));
  FDRE \i_i_i_reg_230_reg[25] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[24]_i_1_n_6 ),
        .Q(i_i_i_reg_230_reg__0[25]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[26] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[24]_i_1_n_5 ),
        .Q(i_i_i_reg_230_reg__0[26]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[27] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[24]_i_1_n_4 ),
        .Q(i_i_i_reg_230_reg__0[27]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[28] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[28]_i_1_n_7 ),
        .Q(i_i_i_reg_230_reg__0[28]),
        .R(i_i_i_reg_230));
  CARRY4 \i_i_i_reg_230_reg[28]_i_1 
       (.CI(\i_i_i_reg_230_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_i_i_reg_230_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_i_i_reg_230_reg[28]_i_1_n_2 ,\i_i_i_reg_230_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_i_i_reg_230_reg[28]_i_1_O_UNCONNECTED [3],\i_i_i_reg_230_reg[28]_i_1_n_5 ,\i_i_i_reg_230_reg[28]_i_1_n_6 ,\i_i_i_reg_230_reg[28]_i_1_n_7 }),
        .S({1'b0,i_i_i_reg_230_reg__0[30:28]}));
  FDRE \i_i_i_reg_230_reg[29] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[28]_i_1_n_6 ),
        .Q(i_i_i_reg_230_reg__0[29]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[0]_i_3_n_5 ),
        .Q(i_i_i_reg_230_reg[2]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[30] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[28]_i_1_n_5 ),
        .Q(i_i_i_reg_230_reg__0[30]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[0]_i_3_n_4 ),
        .Q(i_i_i_reg_230_reg[3]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[4]_i_1_n_7 ),
        .Q(i_i_i_reg_230_reg[4]),
        .R(i_i_i_reg_230));
  CARRY4 \i_i_i_reg_230_reg[4]_i_1 
       (.CI(\i_i_i_reg_230_reg[0]_i_3_n_0 ),
        .CO({\i_i_i_reg_230_reg[4]_i_1_n_0 ,\i_i_i_reg_230_reg[4]_i_1_n_1 ,\i_i_i_reg_230_reg[4]_i_1_n_2 ,\i_i_i_reg_230_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_230_reg[4]_i_1_n_4 ,\i_i_i_reg_230_reg[4]_i_1_n_5 ,\i_i_i_reg_230_reg[4]_i_1_n_6 ,\i_i_i_reg_230_reg[4]_i_1_n_7 }),
        .S(i_i_i_reg_230_reg[7:4]));
  FDRE \i_i_i_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[4]_i_1_n_6 ),
        .Q(i_i_i_reg_230_reg[5]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[4]_i_1_n_5 ),
        .Q(i_i_i_reg_230_reg[6]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[4]_i_1_n_4 ),
        .Q(i_i_i_reg_230_reg[7]),
        .R(i_i_i_reg_230));
  FDRE \i_i_i_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[8]_i_1_n_7 ),
        .Q(i_i_i_reg_230_reg[8]),
        .R(i_i_i_reg_230));
  CARRY4 \i_i_i_reg_230_reg[8]_i_1 
       (.CI(\i_i_i_reg_230_reg[4]_i_1_n_0 ),
        .CO({\i_i_i_reg_230_reg[8]_i_1_n_0 ,\i_i_i_reg_230_reg[8]_i_1_n_1 ,\i_i_i_reg_230_reg[8]_i_1_n_2 ,\i_i_i_reg_230_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_i_i_reg_230_reg[8]_i_1_n_4 ,\i_i_i_reg_230_reg[8]_i_1_n_5 ,\i_i_i_reg_230_reg[8]_i_1_n_6 ,\i_i_i_reg_230_reg[8]_i_1_n_7 }),
        .S(i_i_i_reg_230_reg[11:8]));
  FDRE \i_i_i_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(i_i_i_reg_2300),
        .D(\i_i_i_reg_230_reg[8]_i_1_n_6 ),
        .Q(i_i_i_reg_230_reg[9]),
        .R(i_i_i_reg_230));
  LUT5 #(
    .INIT(32'h44444044)) 
    \inBlock_3_i_i_reg_632[0]_i_1 
       (.I0(exitcond_reg_594_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_reg_594_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(Vdist_data_stream_0_empty_n),
        .O(bound_max_r_1_3_i_i_reg_6440));
  LUT1 #(
    .INIT(2'h1)) 
    \inBlock_3_i_i_reg_632[0]_i_2 
       (.I0(ult_reg_627),
        .O(inBlock_3_i_i_fu_414_p3));
  FDRE \inBlock_3_i_i_reg_632_reg[0] 
       (.C(ap_clk),
        .CE(bound_max_r_1_3_i_i_reg_6440),
        .D(inBlock_3_i_i_fu_414_p3),
        .Q(inBlock_3_i_i_reg_632),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \inBlock_i_i_reg_182[0]_i_1 
       (.I0(\inBlock_i_i_reg_182_reg_n_0_[0] ),
        .I1(inBlock_3_i_i_reg_632),
        .I2(bound_max_r_1_i_i_reg_2060),
        .I3(ap_CS_fsm_state2),
        .O(\inBlock_i_i_reg_182[0]_i_1_n_0 ));
  FDRE \inBlock_i_i_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\inBlock_i_i_reg_182[0]_i_1_n_0 ),
        .Q(\inBlock_i_i_reg_182_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_5
       (.I0(Q[0]),
        .I1(find_boundary_shrink_1_U0_ap_start),
        .O(find_boundary_shrink_1_U0_ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_5 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .O(find_boundary_shrink_1_U0_ap_done));
  LUT2 #(
    .INIT(4'h8)) 
    \length_reg_558[30]_i_1 
       (.I0(tmp_i_i_reg_553),
        .I1(ap_CS_fsm_state2),
        .O(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[10]),
        .Q(length_reg_558[10]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[11]),
        .Q(length_reg_558[11]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[12]),
        .Q(length_reg_558[12]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[13]),
        .Q(length_reg_558[13]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[14]),
        .Q(length_reg_558[14]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[15]),
        .Q(length_reg_558[15]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[16]),
        .Q(length_reg_558[16]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[17]),
        .Q(length_reg_558[17]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[18]),
        .Q(length_reg_558[18]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[19]),
        .Q(length_reg_558[19]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[1]),
        .Q(length_reg_558[1]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[20]),
        .Q(length_reg_558[20]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[21]),
        .Q(length_reg_558[21]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[22]),
        .Q(length_reg_558[22]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[23]),
        .Q(length_reg_558[23]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[24]),
        .Q(length_reg_558[24]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[25]),
        .Q(length_reg_558[25]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[26]),
        .Q(length_reg_558[26]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[27]),
        .Q(length_reg_558[27]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[28]),
        .Q(length_reg_558[28]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[29]),
        .Q(length_reg_558[29]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[2]),
        .Q(length_reg_558[2]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[30]),
        .Q(length_reg_558[30]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[3]),
        .Q(length_reg_558[3]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[4]),
        .Q(length_reg_558[4]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[5]),
        .Q(length_reg_558[5]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[6]),
        .Q(length_reg_558[6]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[7]),
        .Q(length_reg_558[7]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[8]),
        .Q(length_reg_558[8]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  FDRE \length_reg_558_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_7_reg_548[9]),
        .Q(length_reg_558[9]),
        .R(\length_reg_558[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__24 
       (.I0(Vdist_data_stream_0_empty_n),
        .I1(\exitcond_reg_594_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\tmp_35_i_reg_269_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \mOutPtr[1]_i_2__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_reg_594_reg_n_0_[0] ),
        .I3(Vdist_data_stream_0_empty_n),
        .I4(\tmp_35_i_reg_269_reg[0] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h0000DFFF)) 
    \mOutPtr[1]_i_3__3 
       (.I0(Vdist_data_stream_0_empty_n),
        .I1(\exitcond_reg_594_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\tmp_35_i_reg_269_reg[0] ),
        .O(\mOutPtr_reg[1] ));
  FDRE \p_threshold_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[0]),
        .Q(p_threshold_reg_542[0]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[10]),
        .Q(p_threshold_reg_542[10]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[11]),
        .Q(p_threshold_reg_542[11]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[12]),
        .Q(p_threshold_reg_542[12]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[13]),
        .Q(p_threshold_reg_542[13]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[14]),
        .Q(p_threshold_reg_542[14]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[15]),
        .Q(p_threshold_reg_542[15]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[1]),
        .Q(p_threshold_reg_542[1]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[2]),
        .Q(p_threshold_reg_542[2]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[3]),
        .Q(p_threshold_reg_542[3]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[4]),
        .Q(p_threshold_reg_542[4]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[5]),
        .Q(p_threshold_reg_542[5]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[6]),
        .Q(p_threshold_reg_542[6]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[7]),
        .Q(p_threshold_reg_542[7]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[8]),
        .Q(p_threshold_reg_542[8]),
        .R(1'b0));
  FDRE \p_threshold_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(if_dout[9]),
        .Q(p_threshold_reg_542[9]),
        .R(1'b0));
  FDRE \shrink_x_max_read_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_max_reg[7] [0]),
        .Q(shrink_x_max_read_reg_536[0]),
        .R(1'b0));
  FDRE \shrink_x_max_read_reg_536_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_max_reg[7] [1]),
        .Q(shrink_x_max_read_reg_536[1]),
        .R(1'b0));
  FDRE \shrink_x_max_read_reg_536_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_max_reg[7] [2]),
        .Q(shrink_x_max_read_reg_536[2]),
        .R(1'b0));
  FDRE \shrink_x_max_read_reg_536_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_max_reg[7] [3]),
        .Q(shrink_x_max_read_reg_536[3]),
        .R(1'b0));
  FDRE \shrink_x_max_read_reg_536_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_max_reg[7] [4]),
        .Q(shrink_x_max_read_reg_536[4]),
        .R(1'b0));
  FDRE \shrink_x_max_read_reg_536_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_max_reg[7] [5]),
        .Q(shrink_x_max_read_reg_536[5]),
        .R(1'b0));
  FDRE \shrink_x_max_read_reg_536_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_max_reg[7] [6]),
        .Q(shrink_x_max_read_reg_536[6]),
        .R(1'b0));
  FDRE \shrink_x_max_read_reg_536_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_max_reg[7] [7]),
        .Q(shrink_x_max_read_reg_536[7]),
        .R(1'b0));
  FDRE \shrink_x_min_read_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_min_reg[7] [0]),
        .Q(shrink_x_min_read_reg_530[0]),
        .R(1'b0));
  FDRE \shrink_x_min_read_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_min_reg[7] [1]),
        .Q(shrink_x_min_read_reg_530[1]),
        .R(1'b0));
  FDRE \shrink_x_min_read_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_min_reg[7] [2]),
        .Q(shrink_x_min_read_reg_530[2]),
        .R(1'b0));
  FDRE \shrink_x_min_read_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_min_reg[7] [3]),
        .Q(shrink_x_min_read_reg_530[3]),
        .R(1'b0));
  FDRE \shrink_x_min_read_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_min_reg[7] [4]),
        .Q(shrink_x_min_read_reg_530[4]),
        .R(1'b0));
  FDRE \shrink_x_min_read_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_min_reg[7] [5]),
        .Q(shrink_x_min_read_reg_530[5]),
        .R(1'b0));
  FDRE \shrink_x_min_read_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_min_reg[7] [6]),
        .Q(shrink_x_min_read_reg_530[6]),
        .R(1'b0));
  FDRE \shrink_x_min_read_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(\int_shrink_x_min_reg[7] [7]),
        .Q(shrink_x_min_read_reg_530[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_13_i_i_reg_564[0]_i_1 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[0]),
        .O(tmp_13_i_i_fu_261_p2[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[12]_i_2 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[12]),
        .O(\tmp_13_i_i_reg_564[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[12]_i_3 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[11]),
        .O(\tmp_13_i_i_reg_564[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[12]_i_4 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[10]),
        .O(\tmp_13_i_i_reg_564[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[12]_i_5 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[9]),
        .O(\tmp_13_i_i_reg_564[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[16]_i_2 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[16]),
        .O(\tmp_13_i_i_reg_564[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[16]_i_3 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[15]),
        .O(\tmp_13_i_i_reg_564[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[16]_i_4 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[14]),
        .O(\tmp_13_i_i_reg_564[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[16]_i_5 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[13]),
        .O(\tmp_13_i_i_reg_564[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[20]_i_2 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[20]),
        .O(\tmp_13_i_i_reg_564[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[20]_i_3 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[19]),
        .O(\tmp_13_i_i_reg_564[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[20]_i_4 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[18]),
        .O(\tmp_13_i_i_reg_564[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[20]_i_5 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[17]),
        .O(\tmp_13_i_i_reg_564[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[24]_i_2 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[24]),
        .O(\tmp_13_i_i_reg_564[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[24]_i_3 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[23]),
        .O(\tmp_13_i_i_reg_564[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[24]_i_4 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[22]),
        .O(\tmp_13_i_i_reg_564[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[24]_i_5 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[21]),
        .O(\tmp_13_i_i_reg_564[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[28]_i_2 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[28]),
        .O(\tmp_13_i_i_reg_564[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[28]_i_3 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[27]),
        .O(\tmp_13_i_i_reg_564[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[28]_i_4 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[26]),
        .O(\tmp_13_i_i_reg_564[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[28]_i_5 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[25]),
        .O(\tmp_13_i_i_reg_564[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[30]_i_2 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[30]),
        .O(\tmp_13_i_i_reg_564[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[30]_i_3 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[29]),
        .O(\tmp_13_i_i_reg_564[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[4]_i_2 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[4]),
        .O(\tmp_13_i_i_reg_564[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[4]_i_3 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[3]),
        .O(\tmp_13_i_i_reg_564[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[4]_i_4 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[2]),
        .O(\tmp_13_i_i_reg_564[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[4]_i_5 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[1]),
        .O(\tmp_13_i_i_reg_564[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[8]_i_2 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[8]),
        .O(\tmp_13_i_i_reg_564[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[8]_i_3 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[7]),
        .O(\tmp_13_i_i_reg_564[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[8]_i_4 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[6]),
        .O(\tmp_13_i_i_reg_564[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_i_i_reg_564[8]_i_5 
       (.I0(tmp_i_i_reg_553),
        .I1(tmp_7_reg_548[5]),
        .O(\tmp_13_i_i_reg_564[8]_i_5_n_0 ));
  FDRE \tmp_13_i_i_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[0]),
        .Q(tmp_13_i_i_reg_564[0]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[10]),
        .Q(tmp_13_i_i_reg_564[10]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[11]),
        .Q(tmp_13_i_i_reg_564[11]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[12]),
        .Q(tmp_13_i_i_reg_564[12]),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_564_reg[12]_i_1 
       (.CI(\tmp_13_i_i_reg_564_reg[8]_i_1_n_0 ),
        .CO({\tmp_13_i_i_reg_564_reg[12]_i_1_n_0 ,\tmp_13_i_i_reg_564_reg[12]_i_1_n_1 ,\tmp_13_i_i_reg_564_reg[12]_i_1_n_2 ,\tmp_13_i_i_reg_564_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_13_i_i_fu_261_p2[12:9]),
        .S({\tmp_13_i_i_reg_564[12]_i_2_n_0 ,\tmp_13_i_i_reg_564[12]_i_3_n_0 ,\tmp_13_i_i_reg_564[12]_i_4_n_0 ,\tmp_13_i_i_reg_564[12]_i_5_n_0 }));
  FDRE \tmp_13_i_i_reg_564_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[13]),
        .Q(tmp_13_i_i_reg_564[13]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[14]),
        .Q(tmp_13_i_i_reg_564[14]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[15]),
        .Q(tmp_13_i_i_reg_564[15]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[16]),
        .Q(tmp_13_i_i_reg_564[16]),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_564_reg[16]_i_1 
       (.CI(\tmp_13_i_i_reg_564_reg[12]_i_1_n_0 ),
        .CO({\tmp_13_i_i_reg_564_reg[16]_i_1_n_0 ,\tmp_13_i_i_reg_564_reg[16]_i_1_n_1 ,\tmp_13_i_i_reg_564_reg[16]_i_1_n_2 ,\tmp_13_i_i_reg_564_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_13_i_i_fu_261_p2[16:13]),
        .S({\tmp_13_i_i_reg_564[16]_i_2_n_0 ,\tmp_13_i_i_reg_564[16]_i_3_n_0 ,\tmp_13_i_i_reg_564[16]_i_4_n_0 ,\tmp_13_i_i_reg_564[16]_i_5_n_0 }));
  FDRE \tmp_13_i_i_reg_564_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[17]),
        .Q(tmp_13_i_i_reg_564[17]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[18]),
        .Q(tmp_13_i_i_reg_564[18]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[19]),
        .Q(tmp_13_i_i_reg_564[19]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[1]),
        .Q(tmp_13_i_i_reg_564[1]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[20]),
        .Q(tmp_13_i_i_reg_564[20]),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_564_reg[20]_i_1 
       (.CI(\tmp_13_i_i_reg_564_reg[16]_i_1_n_0 ),
        .CO({\tmp_13_i_i_reg_564_reg[20]_i_1_n_0 ,\tmp_13_i_i_reg_564_reg[20]_i_1_n_1 ,\tmp_13_i_i_reg_564_reg[20]_i_1_n_2 ,\tmp_13_i_i_reg_564_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_13_i_i_fu_261_p2[20:17]),
        .S({\tmp_13_i_i_reg_564[20]_i_2_n_0 ,\tmp_13_i_i_reg_564[20]_i_3_n_0 ,\tmp_13_i_i_reg_564[20]_i_4_n_0 ,\tmp_13_i_i_reg_564[20]_i_5_n_0 }));
  FDRE \tmp_13_i_i_reg_564_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[21]),
        .Q(tmp_13_i_i_reg_564[21]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[22]),
        .Q(tmp_13_i_i_reg_564[22]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[23]),
        .Q(tmp_13_i_i_reg_564[23]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[24]),
        .Q(tmp_13_i_i_reg_564[24]),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_564_reg[24]_i_1 
       (.CI(\tmp_13_i_i_reg_564_reg[20]_i_1_n_0 ),
        .CO({\tmp_13_i_i_reg_564_reg[24]_i_1_n_0 ,\tmp_13_i_i_reg_564_reg[24]_i_1_n_1 ,\tmp_13_i_i_reg_564_reg[24]_i_1_n_2 ,\tmp_13_i_i_reg_564_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_13_i_i_fu_261_p2[24:21]),
        .S({\tmp_13_i_i_reg_564[24]_i_2_n_0 ,\tmp_13_i_i_reg_564[24]_i_3_n_0 ,\tmp_13_i_i_reg_564[24]_i_4_n_0 ,\tmp_13_i_i_reg_564[24]_i_5_n_0 }));
  FDRE \tmp_13_i_i_reg_564_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[25]),
        .Q(tmp_13_i_i_reg_564[25]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[26]),
        .Q(tmp_13_i_i_reg_564[26]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[27]),
        .Q(tmp_13_i_i_reg_564[27]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[28]),
        .Q(tmp_13_i_i_reg_564[28]),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_564_reg[28]_i_1 
       (.CI(\tmp_13_i_i_reg_564_reg[24]_i_1_n_0 ),
        .CO({\tmp_13_i_i_reg_564_reg[28]_i_1_n_0 ,\tmp_13_i_i_reg_564_reg[28]_i_1_n_1 ,\tmp_13_i_i_reg_564_reg[28]_i_1_n_2 ,\tmp_13_i_i_reg_564_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_13_i_i_fu_261_p2[28:25]),
        .S({\tmp_13_i_i_reg_564[28]_i_2_n_0 ,\tmp_13_i_i_reg_564[28]_i_3_n_0 ,\tmp_13_i_i_reg_564[28]_i_4_n_0 ,\tmp_13_i_i_reg_564[28]_i_5_n_0 }));
  FDRE \tmp_13_i_i_reg_564_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[29]),
        .Q(tmp_13_i_i_reg_564[29]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[2]),
        .Q(tmp_13_i_i_reg_564[2]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[30]),
        .Q(tmp_13_i_i_reg_564[30]),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_564_reg[30]_i_1 
       (.CI(\tmp_13_i_i_reg_564_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_13_i_i_reg_564_reg[30]_i_1_CO_UNCONNECTED [3:1],\tmp_13_i_i_reg_564_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_tmp_13_i_i_reg_564_reg[30]_i_1_O_UNCONNECTED [3:2],tmp_13_i_i_fu_261_p2[30:29]}),
        .S({1'b0,1'b0,\tmp_13_i_i_reg_564[30]_i_2_n_0 ,\tmp_13_i_i_reg_564[30]_i_3_n_0 }));
  FDRE \tmp_13_i_i_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[3]),
        .Q(tmp_13_i_i_reg_564[3]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[4]),
        .Q(tmp_13_i_i_reg_564[4]),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_564_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_i_i_reg_564_reg[4]_i_1_n_0 ,\tmp_13_i_i_reg_564_reg[4]_i_1_n_1 ,\tmp_13_i_i_reg_564_reg[4]_i_1_n_2 ,\tmp_13_i_i_reg_564_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_fu_279_p1),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_13_i_i_fu_261_p2[4:1]),
        .S({\tmp_13_i_i_reg_564[4]_i_2_n_0 ,\tmp_13_i_i_reg_564[4]_i_3_n_0 ,\tmp_13_i_i_reg_564[4]_i_4_n_0 ,\tmp_13_i_i_reg_564[4]_i_5_n_0 }));
  FDRE \tmp_13_i_i_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[5]),
        .Q(tmp_13_i_i_reg_564[5]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[6]),
        .Q(tmp_13_i_i_reg_564[6]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[7]),
        .Q(tmp_13_i_i_reg_564[7]),
        .R(1'b0));
  FDRE \tmp_13_i_i_reg_564_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[8]),
        .Q(tmp_13_i_i_reg_564[8]),
        .R(1'b0));
  CARRY4 \tmp_13_i_i_reg_564_reg[8]_i_1 
       (.CI(\tmp_13_i_i_reg_564_reg[4]_i_1_n_0 ),
        .CO({\tmp_13_i_i_reg_564_reg[8]_i_1_n_0 ,\tmp_13_i_i_reg_564_reg[8]_i_1_n_1 ,\tmp_13_i_i_reg_564_reg[8]_i_1_n_2 ,\tmp_13_i_i_reg_564_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(tmp_13_i_i_fu_261_p2[8:5]),
        .S({\tmp_13_i_i_reg_564[8]_i_2_n_0 ,\tmp_13_i_i_reg_564[8]_i_3_n_0 ,\tmp_13_i_i_reg_564[8]_i_4_n_0 ,\tmp_13_i_i_reg_564[8]_i_5_n_0 }));
  FDRE \tmp_13_i_i_reg_564_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_13_i_i_fu_261_p2[9]),
        .Q(tmp_13_i_i_reg_564[9]),
        .R(1'b0));
  FDRE \tmp_14_cast_i_i_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_min_read_reg_530[0]),
        .Q(tmp_14_cast_i_i_reg_569_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_14_cast_i_i_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_min_read_reg_530[1]),
        .Q(tmp_14_cast_i_i_reg_569_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_14_cast_i_i_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_min_read_reg_530[2]),
        .Q(tmp_14_cast_i_i_reg_569_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_14_cast_i_i_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_min_read_reg_530[3]),
        .Q(tmp_14_cast_i_i_reg_569_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_14_cast_i_i_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_min_read_reg_530[4]),
        .Q(tmp_14_cast_i_i_reg_569_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_14_cast_i_i_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_min_read_reg_530[5]),
        .Q(tmp_14_cast_i_i_reg_569_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_14_cast_i_i_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_min_read_reg_530[6]),
        .Q(tmp_14_cast_i_i_reg_569_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_14_cast_i_i_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_min_read_reg_530[7]),
        .Q(tmp_14_cast_i_i_reg_569_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_15_cast_i_i_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_max_read_reg_536[0]),
        .Q(tmp_15_cast_i_i_reg_574_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_15_cast_i_i_reg_574_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_max_read_reg_536[1]),
        .Q(tmp_15_cast_i_i_reg_574_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_15_cast_i_i_reg_574_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_max_read_reg_536[2]),
        .Q(tmp_15_cast_i_i_reg_574_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_15_cast_i_i_reg_574_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_max_read_reg_536[3]),
        .Q(tmp_15_cast_i_i_reg_574_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_15_cast_i_i_reg_574_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_max_read_reg_536[4]),
        .Q(tmp_15_cast_i_i_reg_574_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_15_cast_i_i_reg_574_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_max_read_reg_536[5]),
        .Q(tmp_15_cast_i_i_reg_574_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_15_cast_i_i_reg_574_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_max_read_reg_536[6]),
        .Q(tmp_15_cast_i_i_reg_574_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_15_cast_i_i_reg_574_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shrink_x_max_read_reg_536[7]),
        .Q(tmp_15_cast_i_i_reg_574_reg__0[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0003AAAA)) 
    \tmp_19_i_i_reg_603[0]_i_1 
       (.I0(\tmp_19_i_i_reg_603_reg_n_0_[0] ),
        .I1(\tmp_19_i_i_reg_603[0]_i_2_n_0 ),
        .I2(\tmp_19_i_i_reg_603[0]_i_3_n_0 ),
        .I3(\tmp_19_i_i_reg_603[0]_i_4_n_0 ),
        .I4(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(\tmp_19_i_i_reg_603[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_19_i_i_reg_603[0]_i_2 
       (.I0(i_i_i_reg_230_reg[10]),
        .I1(i_i_i_reg_230_reg[11]),
        .I2(i_i_i_reg_230_reg[8]),
        .I3(i_i_i_reg_230_reg[9]),
        .I4(\tmp_19_i_i_reg_603[0]_i_5_n_0 ),
        .O(\tmp_19_i_i_reg_603[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_19_i_i_reg_603[0]_i_3 
       (.I0(i_i_i_reg_230_reg[2]),
        .I1(i_i_i_reg_230_reg[3]),
        .I2(i_i_i_reg_230_reg[0]),
        .I3(i_i_i_reg_230_reg[1]),
        .I4(\tmp_19_i_i_reg_603[0]_i_6_n_0 ),
        .O(\tmp_19_i_i_reg_603[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_19_i_i_reg_603[0]_i_4 
       (.I0(\tmp_19_i_i_reg_603[0]_i_7_n_0 ),
        .I1(\tmp_19_i_i_reg_603[0]_i_8_n_0 ),
        .I2(i_i_i_reg_230_reg__0[29]),
        .I3(i_i_i_reg_230_reg__0[30]),
        .I4(i_i_i_reg_230_reg__0[28]),
        .I5(\tmp_19_i_i_reg_603[0]_i_9_n_0 ),
        .O(\tmp_19_i_i_reg_603[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_19_i_i_reg_603[0]_i_5 
       (.I0(i_i_i_reg_230_reg[13]),
        .I1(i_i_i_reg_230_reg[12]),
        .I2(i_i_i_reg_230_reg[15]),
        .I3(i_i_i_reg_230_reg[14]),
        .O(\tmp_19_i_i_reg_603[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_19_i_i_reg_603[0]_i_6 
       (.I0(i_i_i_reg_230_reg[5]),
        .I1(i_i_i_reg_230_reg[4]),
        .I2(i_i_i_reg_230_reg[7]),
        .I3(i_i_i_reg_230_reg[6]),
        .O(\tmp_19_i_i_reg_603[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_19_i_i_reg_603[0]_i_7 
       (.I0(i_i_i_reg_230_reg__0[21]),
        .I1(i_i_i_reg_230_reg__0[20]),
        .I2(i_i_i_reg_230_reg__0[23]),
        .I3(i_i_i_reg_230_reg__0[22]),
        .O(\tmp_19_i_i_reg_603[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_19_i_i_reg_603[0]_i_8 
       (.I0(i_i_i_reg_230_reg__0[17]),
        .I1(i_i_i_reg_230_reg__0[16]),
        .I2(i_i_i_reg_230_reg__0[19]),
        .I3(i_i_i_reg_230_reg__0[18]),
        .O(\tmp_19_i_i_reg_603[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_19_i_i_reg_603[0]_i_9 
       (.I0(i_i_i_reg_230_reg__0[25]),
        .I1(i_i_i_reg_230_reg__0[24]),
        .I2(i_i_i_reg_230_reg__0[27]),
        .I3(i_i_i_reg_230_reg__0[26]),
        .O(\tmp_19_i_i_reg_603[0]_i_9_n_0 ));
  FDRE \tmp_19_i_i_reg_603_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(\tmp_19_i_i_reg_603_reg_n_0_[0] ),
        .Q(tmp_19_i_i_reg_603_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_19_i_i_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_19_i_i_reg_603[0]_i_1_n_0 ),
        .Q(\tmp_19_i_i_reg_603_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAEFF0000A200)) 
    \tmp_20_i_i_reg_622[0]_i_1 
       (.I0(tmp_20_i_i_fu_309_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(Vdist_data_stream_0_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\exitcond_reg_594_reg_n_0_[0] ),
        .I5(ult_reg_627),
        .O(\tmp_20_i_i_reg_622[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_20_i_i_reg_622[0]_i_10 
       (.I0(p_threshold_reg_542[10]),
        .I1(\SRL_SIG_reg[1][15] [10]),
        .I2(\SRL_SIG_reg[0][15] [10]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_20_i_i_reg_622[0]_i_27_n_0 ),
        .O(\tmp_20_i_i_reg_622[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_20_i_i_reg_622[0]_i_11 
       (.I0(p_threshold_reg_542[8]),
        .I1(\SRL_SIG_reg[1][15] [8]),
        .I2(\SRL_SIG_reg[0][15] [8]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_20_i_i_reg_622[0]_i_28_n_0 ),
        .O(\tmp_20_i_i_reg_622[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_20_i_i_reg_622[0]_i_12 
       (.I0(p_threshold_reg_542[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [6]),
        .I3(\SRL_SIG_reg[1][15] [6]),
        .I4(Vdist_data_stream_0_dout[3]),
        .I5(p_threshold_reg_542[7]),
        .O(\tmp_20_i_i_reg_622[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_20_i_i_reg_622[0]_i_13 
       (.I0(p_threshold_reg_542[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [4]),
        .I3(\SRL_SIG_reg[1][15] [4]),
        .I4(Vdist_data_stream_0_dout[2]),
        .I5(p_threshold_reg_542[5]),
        .O(\tmp_20_i_i_reg_622[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_20_i_i_reg_622[0]_i_14 
       (.I0(p_threshold_reg_542[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [2]),
        .I3(\SRL_SIG_reg[1][15] [2]),
        .I4(Vdist_data_stream_0_dout[1]),
        .I5(p_threshold_reg_542[3]),
        .O(\tmp_20_i_i_reg_622[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_20_i_i_reg_622[0]_i_15 
       (.I0(p_threshold_reg_542[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [0]),
        .I3(\SRL_SIG_reg[1][15] [0]),
        .I4(Vdist_data_stream_0_dout[0]),
        .I5(p_threshold_reg_542[1]),
        .O(\tmp_20_i_i_reg_622[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_20_i_i_reg_622[0]_i_16 
       (.I0(p_threshold_reg_542[6]),
        .I1(\SRL_SIG_reg[1][15] [6]),
        .I2(\SRL_SIG_reg[0][15] [6]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_20_i_i_reg_622[0]_i_33_n_0 ),
        .O(\tmp_20_i_i_reg_622[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_20_i_i_reg_622[0]_i_17 
       (.I0(p_threshold_reg_542[4]),
        .I1(\SRL_SIG_reg[1][15] [4]),
        .I2(\SRL_SIG_reg[0][15] [4]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_20_i_i_reg_622[0]_i_34_n_0 ),
        .O(\tmp_20_i_i_reg_622[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_20_i_i_reg_622[0]_i_18 
       (.I0(p_threshold_reg_542[2]),
        .I1(\SRL_SIG_reg[1][15] [2]),
        .I2(\SRL_SIG_reg[0][15] [2]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_20_i_i_reg_622[0]_i_35_n_0 ),
        .O(\tmp_20_i_i_reg_622[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_20_i_i_reg_622[0]_i_19 
       (.I0(p_threshold_reg_542[0]),
        .I1(\SRL_SIG_reg[1][15] [0]),
        .I2(\SRL_SIG_reg[0][15] [0]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_20_i_i_reg_622[0]_i_36_n_0 ),
        .O(\tmp_20_i_i_reg_622[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_20_i_i_reg_622[0]_i_25 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [15]),
        .I3(\SRL_SIG_reg[1][15] [15]),
        .I4(p_threshold_reg_542[15]),
        .O(\tmp_20_i_i_reg_622[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_20_i_i_reg_622[0]_i_26 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [13]),
        .I3(\SRL_SIG_reg[1][15] [13]),
        .I4(p_threshold_reg_542[13]),
        .O(\tmp_20_i_i_reg_622[0]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_20_i_i_reg_622[0]_i_27 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [11]),
        .I3(\SRL_SIG_reg[1][15] [11]),
        .I4(p_threshold_reg_542[11]),
        .O(\tmp_20_i_i_reg_622[0]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_20_i_i_reg_622[0]_i_28 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [9]),
        .I3(\SRL_SIG_reg[1][15] [9]),
        .I4(p_threshold_reg_542[9]),
        .O(\tmp_20_i_i_reg_622[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_20_i_i_reg_622[0]_i_33 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [7]),
        .I3(\SRL_SIG_reg[1][15] [7]),
        .I4(p_threshold_reg_542[7]),
        .O(\tmp_20_i_i_reg_622[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_20_i_i_reg_622[0]_i_34 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [5]),
        .I3(\SRL_SIG_reg[1][15] [5]),
        .I4(p_threshold_reg_542[5]),
        .O(\tmp_20_i_i_reg_622[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_20_i_i_reg_622[0]_i_35 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [3]),
        .I3(\SRL_SIG_reg[1][15] [3]),
        .I4(p_threshold_reg_542[3]),
        .O(\tmp_20_i_i_reg_622[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \tmp_20_i_i_reg_622[0]_i_36 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0][15] [1]),
        .I3(\SRL_SIG_reg[1][15] [1]),
        .I4(p_threshold_reg_542[1]),
        .O(\tmp_20_i_i_reg_622[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_20_i_i_reg_622[0]_i_4 
       (.I0(p_threshold_reg_542[14]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [14]),
        .I3(\SRL_SIG_reg[1][15] [14]),
        .I4(Vdist_data_stream_0_dout[7]),
        .I5(p_threshold_reg_542[15]),
        .O(\tmp_20_i_i_reg_622[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_20_i_i_reg_622[0]_i_5 
       (.I0(p_threshold_reg_542[12]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [12]),
        .I3(\SRL_SIG_reg[1][15] [12]),
        .I4(Vdist_data_stream_0_dout[6]),
        .I5(p_threshold_reg_542[13]),
        .O(\tmp_20_i_i_reg_622[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_20_i_i_reg_622[0]_i_6 
       (.I0(p_threshold_reg_542[10]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [10]),
        .I3(\SRL_SIG_reg[1][15] [10]),
        .I4(Vdist_data_stream_0_dout[5]),
        .I5(p_threshold_reg_542[11]),
        .O(\tmp_20_i_i_reg_622[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \tmp_20_i_i_reg_622[0]_i_7 
       (.I0(p_threshold_reg_542[8]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0][15] [8]),
        .I3(\SRL_SIG_reg[1][15] [8]),
        .I4(Vdist_data_stream_0_dout[4]),
        .I5(p_threshold_reg_542[9]),
        .O(\tmp_20_i_i_reg_622[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_20_i_i_reg_622[0]_i_8 
       (.I0(p_threshold_reg_542[14]),
        .I1(\SRL_SIG_reg[1][15] [14]),
        .I2(\SRL_SIG_reg[0][15] [14]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_20_i_i_reg_622[0]_i_25_n_0 ),
        .O(\tmp_20_i_i_reg_622[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA5A599A500000000)) 
    \tmp_20_i_i_reg_622[0]_i_9 
       (.I0(p_threshold_reg_542[12]),
        .I1(\SRL_SIG_reg[1][15] [12]),
        .I2(\SRL_SIG_reg[0][15] [12]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\tmp_20_i_i_reg_622[0]_i_26_n_0 ),
        .O(\tmp_20_i_i_reg_622[0]_i_9_n_0 ));
  FDRE \tmp_20_i_i_reg_622_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_20_i_i_reg_622[0]_i_1_n_0 ),
        .Q(ult_reg_627),
        .R(1'b0));
  CARRY4 \tmp_20_i_i_reg_622_reg[0]_i_2 
       (.CI(\tmp_20_i_i_reg_622_reg[0]_i_3_n_0 ),
        .CO({tmp_20_i_i_fu_309_p2,\tmp_20_i_i_reg_622_reg[0]_i_2_n_1 ,\tmp_20_i_i_reg_622_reg[0]_i_2_n_2 ,\tmp_20_i_i_reg_622_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_20_i_i_reg_622[0]_i_4_n_0 ,\tmp_20_i_i_reg_622[0]_i_5_n_0 ,\tmp_20_i_i_reg_622[0]_i_6_n_0 ,\tmp_20_i_i_reg_622[0]_i_7_n_0 }),
        .O(\NLW_tmp_20_i_i_reg_622_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_20_i_i_reg_622[0]_i_8_n_0 ,\tmp_20_i_i_reg_622[0]_i_9_n_0 ,\tmp_20_i_i_reg_622[0]_i_10_n_0 ,\tmp_20_i_i_reg_622[0]_i_11_n_0 }));
  CARRY4 \tmp_20_i_i_reg_622_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_20_i_i_reg_622_reg[0]_i_3_n_0 ,\tmp_20_i_i_reg_622_reg[0]_i_3_n_1 ,\tmp_20_i_i_reg_622_reg[0]_i_3_n_2 ,\tmp_20_i_i_reg_622_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_20_i_i_reg_622[0]_i_12_n_0 ,\tmp_20_i_i_reg_622[0]_i_13_n_0 ,\tmp_20_i_i_reg_622[0]_i_14_n_0 ,\tmp_20_i_i_reg_622[0]_i_15_n_0 }),
        .O(\NLW_tmp_20_i_i_reg_622_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_20_i_i_reg_622[0]_i_16_n_0 ,\tmp_20_i_i_reg_622[0]_i_17_n_0 ,\tmp_20_i_i_reg_622[0]_i_18_n_0 ,\tmp_20_i_i_reg_622[0]_i_19_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_10 
       (.I0(tmp_13_i_i_reg_564[14]),
        .I1(i_i_i_reg_230_reg[14]),
        .I2(i_i_i_reg_230_reg[12]),
        .I3(tmp_13_i_i_reg_564[12]),
        .I4(i_i_i_reg_230_reg[13]),
        .I5(tmp_13_i_i_reg_564[13]),
        .O(\tmp_23_i_i_reg_618[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_11 
       (.I0(tmp_13_i_i_reg_564[11]),
        .I1(i_i_i_reg_230_reg[11]),
        .I2(i_i_i_reg_230_reg[9]),
        .I3(tmp_13_i_i_reg_564[9]),
        .I4(i_i_i_reg_230_reg[10]),
        .I5(tmp_13_i_i_reg_564[10]),
        .O(\tmp_23_i_i_reg_618[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_12 
       (.I0(tmp_13_i_i_reg_564[7]),
        .I1(i_i_i_reg_230_reg[7]),
        .I2(i_i_i_reg_230_reg[8]),
        .I3(tmp_13_i_i_reg_564[8]),
        .I4(i_i_i_reg_230_reg[6]),
        .I5(tmp_13_i_i_reg_564[6]),
        .O(\tmp_23_i_i_reg_618[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_13 
       (.I0(i_i_i_reg_230_reg[5]),
        .I1(tmp_13_i_i_reg_564[5]),
        .I2(i_i_i_reg_230_reg[3]),
        .I3(tmp_13_i_i_reg_564[3]),
        .I4(tmp_13_i_i_reg_564[4]),
        .I5(i_i_i_reg_230_reg[4]),
        .O(\tmp_23_i_i_reg_618[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_14 
       (.I0(tmp_13_i_i_reg_564[2]),
        .I1(i_i_i_reg_230_reg[2]),
        .I2(i_i_i_reg_230_reg[0]),
        .I3(tmp_13_i_i_reg_564[0]),
        .I4(i_i_i_reg_230_reg[1]),
        .I5(tmp_13_i_i_reg_564[1]),
        .O(\tmp_23_i_i_reg_618[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_i_i_reg_618[0]_i_3 
       (.I0(tmp_13_i_i_reg_564[30]),
        .I1(i_i_i_reg_230_reg__0[30]),
        .O(\tmp_23_i_i_reg_618[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_4 
       (.I0(i_i_i_reg_230_reg__0[29]),
        .I1(tmp_13_i_i_reg_564[29]),
        .I2(i_i_i_reg_230_reg__0[27]),
        .I3(tmp_13_i_i_reg_564[27]),
        .I4(tmp_13_i_i_reg_564[28]),
        .I5(i_i_i_reg_230_reg__0[28]),
        .O(\tmp_23_i_i_reg_618[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_5 
       (.I0(i_i_i_reg_230_reg__0[26]),
        .I1(tmp_13_i_i_reg_564[26]),
        .I2(i_i_i_reg_230_reg__0[24]),
        .I3(tmp_13_i_i_reg_564[24]),
        .I4(tmp_13_i_i_reg_564[25]),
        .I5(i_i_i_reg_230_reg__0[25]),
        .O(\tmp_23_i_i_reg_618[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_7 
       (.I0(i_i_i_reg_230_reg__0[23]),
        .I1(tmp_13_i_i_reg_564[23]),
        .I2(i_i_i_reg_230_reg__0[21]),
        .I3(tmp_13_i_i_reg_564[21]),
        .I4(tmp_13_i_i_reg_564[22]),
        .I5(i_i_i_reg_230_reg__0[22]),
        .O(\tmp_23_i_i_reg_618[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_8 
       (.I0(tmp_13_i_i_reg_564[19]),
        .I1(i_i_i_reg_230_reg__0[19]),
        .I2(i_i_i_reg_230_reg__0[20]),
        .I3(tmp_13_i_i_reg_564[20]),
        .I4(i_i_i_reg_230_reg__0[18]),
        .I5(tmp_13_i_i_reg_564[18]),
        .O(\tmp_23_i_i_reg_618[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_23_i_i_reg_618[0]_i_9 
       (.I0(i_i_i_reg_230_reg__0[17]),
        .I1(tmp_13_i_i_reg_564[17]),
        .I2(i_i_i_reg_230_reg[15]),
        .I3(tmp_13_i_i_reg_564[15]),
        .I4(tmp_13_i_i_reg_564[16]),
        .I5(i_i_i_reg_230_reg__0[16]),
        .O(\tmp_23_i_i_reg_618[0]_i_9_n_0 ));
  FDRE \tmp_23_i_i_reg_618_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_612_pp0_iter1_reg0),
        .D(tmp_23_i_i_reg_618),
        .Q(tmp_23_i_i_reg_618_pp0_iter1_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \tmp_23_i_i_reg_618_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_23_i_i_reg_618_pp0_iter1_reg),
        .I1(Vdist_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_594_reg_n_0_[0] ),
        .I4(tmp_23_i_i_reg_618_pp0_iter2_reg),
        .O(\tmp_23_i_i_reg_618_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \tmp_23_i_i_reg_618_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_i_i_reg_618_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(tmp_23_i_i_reg_618_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_23_i_i_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(bound_min_r_1_reg_6120),
        .D(tmp_23_i_i_fu_304_p2),
        .Q(tmp_23_i_i_reg_618),
        .R(1'b0));
  CARRY4 \tmp_23_i_i_reg_618_reg[0]_i_1 
       (.CI(\tmp_23_i_i_reg_618_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_23_i_i_reg_618_reg[0]_i_1_CO_UNCONNECTED [3],tmp_23_i_i_fu_304_p2,\tmp_23_i_i_reg_618_reg[0]_i_1_n_2 ,\tmp_23_i_i_reg_618_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_23_i_i_reg_618_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_23_i_i_reg_618[0]_i_3_n_0 ,\tmp_23_i_i_reg_618[0]_i_4_n_0 ,\tmp_23_i_i_reg_618[0]_i_5_n_0 }));
  CARRY4 \tmp_23_i_i_reg_618_reg[0]_i_2 
       (.CI(\tmp_23_i_i_reg_618_reg[0]_i_6_n_0 ),
        .CO({\tmp_23_i_i_reg_618_reg[0]_i_2_n_0 ,\tmp_23_i_i_reg_618_reg[0]_i_2_n_1 ,\tmp_23_i_i_reg_618_reg[0]_i_2_n_2 ,\tmp_23_i_i_reg_618_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_23_i_i_reg_618_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_23_i_i_reg_618[0]_i_7_n_0 ,\tmp_23_i_i_reg_618[0]_i_8_n_0 ,\tmp_23_i_i_reg_618[0]_i_9_n_0 ,\tmp_23_i_i_reg_618[0]_i_10_n_0 }));
  CARRY4 \tmp_23_i_i_reg_618_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\tmp_23_i_i_reg_618_reg[0]_i_6_n_0 ,\tmp_23_i_i_reg_618_reg[0]_i_6_n_1 ,\tmp_23_i_i_reg_618_reg[0]_i_6_n_2 ,\tmp_23_i_i_reg_618_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_23_i_i_reg_618_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_23_i_i_reg_618[0]_i_11_n_0 ,\tmp_23_i_i_reg_618[0]_i_12_n_0 ,\tmp_23_i_i_reg_618[0]_i_13_n_0 ,\tmp_23_i_i_reg_618[0]_i_14_n_0 }));
  FDRE \tmp_7_reg_548_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[0]),
        .Q(tmp_7_reg_548[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[10] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[10]),
        .Q(tmp_7_reg_548[10]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[11] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[11]),
        .Q(tmp_7_reg_548[11]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[12] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[12]),
        .Q(tmp_7_reg_548[12]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[13] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[13]),
        .Q(tmp_7_reg_548[13]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[14] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[14]),
        .Q(tmp_7_reg_548[14]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[15] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[15]),
        .Q(tmp_7_reg_548[15]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[16] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[16]),
        .Q(tmp_7_reg_548[16]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[17] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[17]),
        .Q(tmp_7_reg_548[17]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[18] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[18]),
        .Q(tmp_7_reg_548[18]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[19] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[19]),
        .Q(tmp_7_reg_548[19]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[1] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[1]),
        .Q(tmp_7_reg_548[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[20] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[20]),
        .Q(tmp_7_reg_548[20]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[21] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[21]),
        .Q(tmp_7_reg_548[21]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[22] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[22]),
        .Q(tmp_7_reg_548[22]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[23] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[23]),
        .Q(tmp_7_reg_548[23]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[24] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[24]),
        .Q(tmp_7_reg_548[24]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[25] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[25]),
        .Q(tmp_7_reg_548[25]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[26] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[26]),
        .Q(tmp_7_reg_548[26]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[27] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[27]),
        .Q(tmp_7_reg_548[27]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[28] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[28]),
        .Q(tmp_7_reg_548[28]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[29] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[29]),
        .Q(tmp_7_reg_548[29]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[2] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[2]),
        .Q(tmp_7_reg_548[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[30] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[30]),
        .Q(tmp_7_reg_548[30]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[3] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[3]),
        .Q(tmp_7_reg_548[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[4] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[4]),
        .Q(tmp_7_reg_548[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[5] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[5]),
        .Q(tmp_7_reg_548[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[6] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[6]),
        .Q(tmp_7_reg_548[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[7] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[7]),
        .Q(tmp_7_reg_548[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[8] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[8]),
        .Q(tmp_7_reg_548[8]),
        .R(1'b0));
  FDRE \tmp_7_reg_548_reg[9] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(out[9]),
        .Q(tmp_7_reg_548[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp_i_i_reg_553[0]_i_1 
       (.I0(ap_done_reg),
        .I1(find_boundary_shrink_1_U0_ap_start),
        .I2(threshold_width_c_empty_n),
        .I3(internal_empty_n_reg),
        .O(find_boundary_shrink_1_U0_shrink_x_max_read));
  FDRE \tmp_i_i_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(find_boundary_shrink_1_U0_shrink_x_max_read),
        .D(tmp_i_i_fu_249_p2),
        .Q(tmp_i_i_reg_553),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_553_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\tmp_i_i_reg_553_reg[0]_i_14_n_0 ,\tmp_i_i_reg_553_reg[0]_i_14_n_1 ,\tmp_i_i_reg_553_reg[0]_i_14_n_2 ,\tmp_i_i_reg_553_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(\NLW_tmp_i_i_reg_553_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S(\int_cols_reg[6] ));
  CARRY4 \tmp_i_i_reg_553_reg[0]_i_2 
       (.CI(\tmp_i_i_reg_553_reg[0]_i_4_n_0 ),
        .CO({tmp_i_i_fu_249_p2,\tmp_i_i_reg_553_reg[0]_i_2_n_1 ,\tmp_i_i_reg_553_reg[0]_i_2_n_2 ,\tmp_i_i_reg_553_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({out[31],1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_i_i_reg_553_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S(S));
  CARRY4 \tmp_i_i_reg_553_reg[0]_i_4 
       (.CI(\tmp_i_i_reg_553_reg[0]_i_9_n_0 ),
        .CO({\tmp_i_i_reg_553_reg[0]_i_4_n_0 ,\tmp_i_i_reg_553_reg[0]_i_4_n_1 ,\tmp_i_i_reg_553_reg[0]_i_4_n_2 ,\tmp_i_i_reg_553_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_i_i_reg_553_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S(\int_cols_reg[22] ));
  CARRY4 \tmp_i_i_reg_553_reg[0]_i_9 
       (.CI(\tmp_i_i_reg_553_reg[0]_i_14_n_0 ),
        .CO({\tmp_i_i_reg_553_reg[0]_i_9_n_0 ,\tmp_i_i_reg_553_reg[0]_i_9_n_1 ,\tmp_i_i_reg_553_reg[0]_i_9_n_2 ,\tmp_i_i_reg_553_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_i_i_reg_553_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S(\int_cols_reg[14] ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_reg_589[0]_i_1 
       (.I0(tmp_7_reg_548[0]),
        .I1(tmp_i_i_reg_553),
        .O(tmp_fu_279_p1));
  FDRE \tmp_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_fu_279_p1),
        .Q(tmp_reg_589),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "m3_for_arty_a7_projection1_hls_0_0,projection1_hls,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "projection1_hls,Vivado 2018.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module m3_for_arty_a7_projection1_hls_0_1
   (bound_y_min_ap_vld,
    bound_y_max_ap_vld,
    bound_x_min_ap_vld,
    bound_x_max_ap_vld,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TDATA,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID,
    input_r_TDEST,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TDATA,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    output_r_TDEST,
    bound_x_min,
    bound_x_max,
    bound_y_min,
    bound_y_max);
  output bound_y_min_ap_vld;
  output bound_y_max_ap_vld;
  output bound_x_min_ap_vld;
  output bound_x_max_ap_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [6:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [6:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_r:output_r, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) input [7:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TKEEP" *) input [0:0]input_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TSTRB" *) input [0:0]input_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TUSER" *) input [0:0]input_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TLAST" *) input [0:0]input_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TID" *) input [0:0]input_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk" *) input [0:0]input_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) output [7:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TKEEP" *) output [0:0]output_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TSTRB" *) output [0:0]output_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TUSER" *) output [0:0]output_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TLAST" *) output [0:0]output_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TID" *) output [0:0]output_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk" *) output [0:0]output_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_x_min DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_x_min, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) output [15:0]bound_x_min;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_x_max DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_x_max, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) output [15:0]bound_x_max;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_y_min DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_y_min, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) output [15:0]bound_y_min;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 bound_y_max DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bound_y_max, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) output [15:0]bound_y_max;

  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]bound_x_max;
  wire bound_x_max_ap_vld;
  wire [15:0]bound_x_min;
  wire bound_x_min_ap_vld;
  wire [15:0]bound_y_max;
  wire bound_y_max_ap_vld;
  wire [15:0]bound_y_min;
  wire bound_y_min_ap_vld;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TDEST;
  wire [0:0]input_r_TID;
  wire [0:0]input_r_TKEEP;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [0:0]input_r_TSTRB;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire interrupt;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TDEST;
  wire [0:0]output_r_TID;
  wire [0:0]output_r_TKEEP;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TSTRB;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  m3_for_arty_a7_projection1_hls_0_1_projection1_hls inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bound_x_max(bound_x_max),
        .bound_x_max_ap_vld(bound_x_max_ap_vld),
        .bound_x_min(bound_x_min),
        .bound_x_min_ap_vld(bound_x_min_ap_vld),
        .bound_y_max(bound_y_max),
        .bound_y_max_ap_vld(bound_y_max_ap_vld),
        .bound_y_min(bound_y_min),
        .bound_y_min_ap_vld(bound_y_min_ap_vld),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TDEST(input_r_TDEST),
        .input_r_TID(input_r_TID),
        .input_r_TKEEP(input_r_TKEEP),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TSTRB(input_r_TSTRB),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TVALID(input_r_TVALID),
        .interrupt(interrupt),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TDEST(output_r_TDEST),
        .output_r_TID(output_r_TID),
        .output_r_TKEEP(output_r_TKEEP),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(output_r_TSTRB),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TVALID(output_r_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module m3_for_arty_a7_projection1_hls_0_1_projection1_hls
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_r_TDATA,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID,
    input_r_TDEST,
    output_r_TDATA,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    output_r_TDEST,
    bound_x_min,
    bound_x_max,
    bound_y_min,
    bound_y_max,
    input_r_TVALID,
    input_r_TREADY,
    bound_y_min_ap_vld,
    bound_y_max_ap_vld,
    bound_x_min_ap_vld,
    bound_x_max_ap_vld,
    output_r_TVALID,
    output_r_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [6:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [6:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [7:0]input_r_TDATA;
  input [0:0]input_r_TKEEP;
  input [0:0]input_r_TSTRB;
  input [0:0]input_r_TUSER;
  input [0:0]input_r_TLAST;
  input [0:0]input_r_TID;
  input [0:0]input_r_TDEST;
  output [7:0]output_r_TDATA;
  output [0:0]output_r_TKEEP;
  output [0:0]output_r_TSTRB;
  output [0:0]output_r_TUSER;
  output [0:0]output_r_TLAST;
  output [0:0]output_r_TID;
  output [0:0]output_r_TDEST;
  output [15:0]bound_x_min;
  output [15:0]bound_x_max;
  output [15:0]bound_y_min;
  output [15:0]bound_y_max;
  input input_r_TVALID;
  output input_r_TREADY;
  output bound_y_min_ap_vld;
  output bound_y_max_ap_vld;
  output bound_x_min_ap_vld;
  output bound_x_max_ap_vld;
  output output_r_TVALID;
  input output_r_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_V_din;
  wire AXIvideo2Mat_U0_n_14;
  wire AXIvideo2Mat_U0_n_15;
  wire AXIvideo2Mat_U0_n_17;
  wire AXIvideo2Mat_U0_n_19;
  wire AXIvideo2Mat_U0_n_2;
  wire AXIvideo2Mat_U0_n_20;
  wire AXIvideo2Mat_U0_n_21;
  wire AXIvideo2Mat_U0_n_4;
  wire Block_Mat_exit2817_p_U0_ap_start;
  wire Block_Mat_exit2817_p_U0_n_1;
  wire Duplicate60_U0_ap_start;
  wire Duplicate60_U0_dst1_data_stream_V_write;
  wire Duplicate60_U0_n_1;
  wire Duplicate60_U0_n_5;
  wire Duplicate60_U0_src_rows_V_read;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_dst1_data_stream_V_write;
  wire Duplicate_U0_n_0;
  wire Duplicate_U0_n_1;
  wire Duplicate_U0_n_2;
  wire Duplicate_U0_n_4;
  wire Duplicate_U0_src_cols_V_read;
  wire Hdist_data_stream_0_U_n_0;
  wire Hdist_data_stream_0_U_n_1;
  wire [15:1]Hdist_data_stream_0_dout;
  wire Hdist_data_stream_0_empty_n;
  wire Hdist_data_stream_0_full_n;
  wire Hdist_rows_V_c_U_n_2;
  wire Hdist_rows_V_c_U_n_3;
  wire Hdist_rows_V_c_U_n_37;
  wire Hdist_rows_V_c_U_n_38;
  wire Hdist_rows_V_c_U_n_39;
  wire Hdist_rows_V_c_U_n_4;
  wire Hdist_rows_V_c_U_n_40;
  wire Hdist_rows_V_c_U_n_41;
  wire Hdist_rows_V_c_U_n_42;
  wire Hdist_rows_V_c_U_n_43;
  wire Hdist_rows_V_c_U_n_44;
  wire Hdist_rows_V_c_U_n_45;
  wire Hdist_rows_V_c_U_n_46;
  wire Hdist_rows_V_c_U_n_47;
  wire Hdist_rows_V_c_U_n_48;
  wire [31:0]Hdist_rows_V_c_dout;
  wire Hdist_rows_V_c_empty_n;
  wire Hdist_rows_V_c_full_n;
  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire Mat2AXIvideo_U0_n_7;
  wire Reduce_U0_ap_ready;
  wire Reduce_U0_ap_start;
  wire [15:0]Reduce_U0_dst_data_stream_V_din;
  wire Reduce_U0_n_18;
  wire Reduce_U0_n_20;
  wire Reduce_U0_n_23;
  wire Reduce_U0_n_25;
  wire Reduce_U0_src_cols_V_read;
  wire [15:0]Reduce_my_U0_Vdst_data_stream_V_din;
  wire Reduce_my_U0_ap_idle;
  wire Reduce_my_U0_ap_ready;
  wire Reduce_my_U0_ap_start;
  wire Reduce_my_U0_n_17;
  wire Reduce_my_U0_n_18;
  wire Reduce_my_U0_n_21;
  wire Reduce_my_U0_n_27;
  wire Reduce_my_U0_src_cols_V_read;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_17 ;
  wire [0:0]\SRL_SIG_reg[0]_21 ;
  wire [0:0]\SRL_SIG_reg[0]_22 ;
  wire [0:0]\SRL_SIG_reg[0]_23 ;
  wire [7:0]\SRL_SIG_reg[0]_25 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire [15:0]\SRL_SIG_reg[1]_18 ;
  wire [7:0]\SRL_SIG_reg[1]_24 ;
  wire U8toBin_U0_ap_start;
  wire [0:0]U8toBin_U0_dst_data_stream_V_din;
  wire U8toBin_U0_n_0;
  wire U8toBin_U0_n_10;
  wire U8toBin_U0_n_12;
  wire U8toBin_U0_n_13;
  wire U8toBin_U0_n_16;
  wire U8toBin_U0_n_17;
  wire U8toBin_U0_n_18;
  wire U8toBin_U0_n_2;
  wire U8toBin_U0_n_5;
  wire U8toBin_U0_n_6;
  wire U8toBin_U0_n_9;
  wire U8toBin_U0_src_cols_V_read;
  wire Vdist_cols_V_c_U_n_2;
  wire Vdist_cols_V_c_U_n_3;
  wire Vdist_cols_V_c_U_n_38;
  wire Vdist_cols_V_c_U_n_39;
  wire Vdist_cols_V_c_U_n_4;
  wire Vdist_cols_V_c_U_n_40;
  wire Vdist_cols_V_c_U_n_41;
  wire Vdist_cols_V_c_U_n_42;
  wire Vdist_cols_V_c_U_n_43;
  wire Vdist_cols_V_c_U_n_44;
  wire Vdist_cols_V_c_U_n_45;
  wire Vdist_cols_V_c_U_n_46;
  wire Vdist_cols_V_c_U_n_47;
  wire Vdist_cols_V_c_U_n_48;
  wire Vdist_cols_V_c_U_n_49;
  wire Vdist_cols_V_c_U_n_5;
  wire Vdist_cols_V_c_U_n_50;
  wire [31:0]Vdist_cols_V_c_dout;
  wire Vdist_cols_V_c_empty_n;
  wire Vdist_cols_V_c_full_n;
  wire Vdist_data_stream_0_U_n_0;
  wire Vdist_data_stream_0_U_n_1;
  wire [15:1]Vdist_data_stream_0_dout;
  wire Vdist_data_stream_0_empty_n;
  wire Vdist_data_stream_0_full_n;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_12;
  wire ap_CS_fsm_state2_13;
  wire ap_CS_fsm_state2_5;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_n_0;
  wire [15:0]bound_x_max;
  wire bound_x_max_ap_vld;
  wire [15:0]bound_x_min;
  wire bound_x_min_ap_vld;
  wire [15:0]bound_y_max;
  wire bound_y_max_ap_vld;
  wire [15:0]bound_y_min;
  wire bound_y_min_ap_vld;
  wire [31:0]cols;
  wire dst_buffer_addr_reg_282_pp0_iter1_reg0;
  wire [0:0]dst_buffer_q0;
  wire exitcond2_i_fu_149_p2;
  wire exitcond3_i_fu_181_p2;
  wire exitcond4_i_fu_203_p2;
  wire exitcond5_i_fu_172_p2;
  wire exitcond5_i_fu_172_p2_4;
  wire exitcond_i_reg_200_pp0_iter1_reg;
  wire find_boundary_shrink_1_U0_ap_done;
  wire find_boundary_shrink_1_U0_ap_idle;
  wire find_boundary_shrink_1_U0_ap_ready;
  wire find_boundary_shrink_1_U0_ap_start;
  wire find_boundary_shrink_1_U0_n_2;
  wire find_boundary_shrink_1_U0_n_39;
  wire find_boundary_shrink_1_U0_n_41;
  wire find_boundary_shrink_1_U0_shrink_x_max_read;
  wire find_boundary_shrink_U0_Hdist_rows_V_read;
  wire find_boundary_shrink_U0_ap_ready;
  wire find_boundary_shrink_U0_ap_start;
  wire find_boundary_shrink_U0_n_21;
  wire find_boundary_shrink_U0_n_38;
  wire find_boundary_shrink_U0_n_40;
  wire \grp_reduce_opr_fu_82/tmp_3_reg_237_pp0_iter1_reg0 ;
  wire i_V_reg_2690;
  wire [31:0]img_0_cols_V_c40_dout;
  wire img_0_cols_V_c40_empty_n;
  wire img_0_cols_V_c40_full_n;
  wire [31:0]img_0_cols_V_c_dout;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire [7:0]img_0_data_stream_0_dout;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire [31:0]img_0_rows_V_c39_dout;
  wire img_0_rows_V_c39_empty_n;
  wire img_0_rows_V_c39_full_n;
  wire img_0_rows_V_c_U_n_0;
  wire img_0_rows_V_c_U_n_1;
  wire img_0_rows_V_c_U_n_10;
  wire img_0_rows_V_c_U_n_11;
  wire img_0_rows_V_c_U_n_12;
  wire img_0_rows_V_c_U_n_13;
  wire img_0_rows_V_c_U_n_14;
  wire img_0_rows_V_c_U_n_15;
  wire img_0_rows_V_c_U_n_16;
  wire img_0_rows_V_c_U_n_17;
  wire img_0_rows_V_c_U_n_2;
  wire img_0_rows_V_c_U_n_3;
  wire img_0_rows_V_c_U_n_4;
  wire img_0_rows_V_c_U_n_5;
  wire img_0_rows_V_c_U_n_6;
  wire img_0_rows_V_c_U_n_7;
  wire img_0_rows_V_c_U_n_8;
  wire img_0_rows_V_c_U_n_9;
  wire [31:0]img_0_rows_V_c_dout;
  wire img_0_rows_V_c_empty_n;
  wire [31:0]img_1_bin_cols_V_c_dout;
  wire img_1_bin_cols_V_c_empty_n;
  wire img_1_bin_cols_V_c_full_n;
  wire img_1_bin_data_strea_U_n_3;
  wire img_1_bin_data_strea_U_n_4;
  wire img_1_bin_data_strea_empty_n;
  wire img_1_bin_data_strea_full_n;
  wire img_1_bin_rows_V_c_U_n_0;
  wire [31:0]img_1_bin_rows_V_c_dout;
  wire img_1_bin_rows_V_c_empty_n;
  wire img_1_cols_V_c_U_n_3;
  wire [31:0]img_1_cols_V_c_dout;
  wire img_1_cols_V_c_empty_n;
  wire img_1_cols_V_c_full_n;
  wire img_1_data_stream_0_U_n_0;
  wire img_1_data_stream_0_U_n_4;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_1_rows_V_c_U_n_0;
  wire [31:0]img_1_rows_V_c_dout;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire [31:0]img_2_cols_V_c_dout;
  wire img_2_cols_V_c_empty_n;
  wire img_2_cols_V_c_full_n;
  wire img_2_data_stream_0_U_n_3;
  wire [0:0]img_2_data_stream_0_dout;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire [31:0]img_2_rows_V_c_dout;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire img_original_0_cols_s_U_n_2;
  wire [31:0]img_original_0_cols_s_dout;
  wire img_original_0_cols_s_empty_n;
  wire img_original_0_cols_s_full_n;
  wire [7:0]img_original_0_data_s_dout;
  wire img_original_0_data_s_empty_n;
  wire img_original_0_data_s_full_n;
  wire [31:0]img_original_0_rows_s_dout;
  wire img_original_0_rows_s_empty_n;
  wire img_original_0_rows_s_full_n;
  wire [31:0]img_original_1_cols_s_dout;
  wire img_original_1_cols_s_empty_n;
  wire img_original_1_cols_s_full_n;
  wire img_original_1_data_s_U_n_0;
  wire img_original_1_data_s_U_n_1;
  wire img_original_1_data_s_U_n_4;
  wire img_original_1_data_s_empty_n;
  wire img_original_1_data_s_full_n;
  wire [31:0]img_original_1_rows_s_dout;
  wire img_original_1_rows_s_empty_n;
  wire img_original_1_rows_s_full_n;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_14;
  wire mOutPtr110_out_15;
  wire mOutPtr110_out_19;
  wire mOutPtr110_out_20;
  wire mOutPtr110_out_6;
  wire mOutPtr110_out_7;
  wire mOutPtr110_out_9;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire projection1_hls_AXILiteS_s_axi_U_n_0;
  wire projection1_hls_AXILiteS_s_axi_U_n_2;
  wire [31:0]rows;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_addr;
  wire shiftReg_addr_16;
  wire shiftReg_addr_26;
  wire shiftReg_ce;
  wire shiftReg_ce_10;
  wire shiftReg_ce_3;
  wire shiftReg_ce_8;
  wire [7:0]shrink_x_max;
  wire [7:0]shrink_x_max_c_dout;
  wire shrink_x_max_c_empty_n;
  wire shrink_x_max_c_full_n;
  wire [7:0]shrink_x_min;
  wire shrink_x_min_c_U_n_0;
  wire shrink_x_min_c_U_n_1;
  wire shrink_x_min_c_U_n_2;
  wire [7:0]shrink_x_min_c_dout;
  wire [7:0]shrink_y_max;
  wire [7:0]shrink_y_max_c_dout;
  wire shrink_y_max_c_empty_n;
  wire shrink_y_max_c_full_n;
  wire [7:0]shrink_y_min;
  wire shrink_y_min_c_U_n_0;
  wire [7:0]shrink_y_min_c_dout;
  wire shrink_y_min_c_full_n;
  wire start_for_Duplicaibs_U_n_2;
  wire start_for_Duplicaibs_U_n_3;
  wire start_for_Duplicaibs_U_n_4;
  wire start_for_Duplicate60_U0_full_n;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Reduce_U0_full_n;
  wire start_for_Reduce_eOg_U_n_2;
  wire start_for_Reduce_eOg_U_n_3;
  wire start_for_Reduce_eOg_U_n_4;
  wire start_for_U8toBin_U0_full_n;
  wire start_for_find_bofYi_U_n_0;
  wire start_for_find_boundary_shrink_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_2;
  wire [15:0]threshold_height;
  wire [15:0]threshold_height_c_dout;
  wire threshold_height_c_empty_n;
  wire threshold_height_c_full_n;
  wire [15:0]threshold_width;
  wire [15:0]threshold_width_c_dout;
  wire threshold_width_c_empty_n;
  wire threshold_width_c_full_n;
  wire [0:0]tmp_6_reg_241;

  assign output_r_TDEST[0] = \<const0> ;
  assign output_r_TID[0] = \<const0> ;
  assign output_r_TKEEP[0] = \<const1> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  m3_for_arty_a7_projection1_hls_0_1_AXIvideo2Mat AXIvideo2Mat_U0
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(AXIvideo2Mat_U0_img_data_stream_V_din),
        .E(shiftReg_ce),
        .Q(AXIvideo2Mat_U0_n_2),
        .\SRL_SIG_reg[1][31] (img_0_cols_V_c_dout),
        .\SRL_SIG_reg[1][31]_0 (img_0_rows_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2Mat_U0_ap_ready(ap_sync_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(AXIvideo2Mat_U0_n_20),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg(AXIvideo2Mat_U0_n_19),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_n_0),
        .\axi_data_V_1_i_reg_266_reg[0]_0 (AXIvideo2Mat_U0_n_4),
        .img_0_cols_V_c40_full_n(img_0_cols_V_c40_full_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_rows_V_c39_full_n(img_0_rows_V_c39_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TVALID(input_r_TVALID),
        .internal_empty_n_reg(AXIvideo2Mat_U0_n_14),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_15),
        .internal_empty_n_reg_1(AXIvideo2Mat_U0_n_21),
        .internal_empty_n_reg_2(start_for_Duplicaibs_U_n_2),
        .internal_full_n_reg(start_for_Duplicaibs_U_n_3),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .\mOutPtr_reg[1] (AXIvideo2Mat_U0_n_17),
        .start_for_Duplicate60_U0_full_n(start_for_Duplicate60_U0_full_n),
        .start_once_reg(start_once_reg));
  m3_for_arty_a7_projection1_hls_0_1_Block_Mat_exit2817_p Block_Mat_exit2817_p_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_n_0),
        .internal_full_n_reg(start_for_find_bofYi_U_n_0),
        .internal_full_n_reg_0(start_for_Reduce_eOg_U_n_2),
        .\mOutPtr_reg[3] (Block_Mat_exit2817_p_U0_n_1),
        .start_for_Reduce_U0_full_n(start_for_Reduce_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .start_once_reg_reg_0(projection1_hls_AXILiteS_s_axi_U_n_2));
  m3_for_arty_a7_projection1_hls_0_1_Duplicate60 Duplicate60_U0
       (.CO(exitcond5_i_fu_172_p2),
        .Duplicate60_U0_ap_start(Duplicate60_U0_ap_start),
        .Duplicate60_U0_src_rows_V_read(Duplicate60_U0_src_rows_V_read),
        .E(Duplicate60_U0_dst1_data_stream_V_write),
        .Q({ap_CS_fsm_state2,Duplicate60_U0_n_5}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c40_empty_n(img_0_cols_V_c40_empty_n),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_rows_V_c39_empty_n(img_0_rows_V_c39_empty_n),
        .img_original_0_data_s_full_n(img_original_0_data_s_full_n),
        .img_original_1_data_s_full_n(img_original_1_data_s_full_n),
        .\mOutPtr_reg[0] (Duplicate60_U0_n_1),
        .shiftReg_ce(shiftReg_ce_3),
        .src_cols_V_dout(img_0_cols_V_c40_dout),
        .src_rows_V_dout(img_0_rows_V_c39_dout));
  m3_for_arty_a7_projection1_hls_0_1_Duplicate Duplicate_U0
       (.CO(exitcond5_i_fu_172_p2_4),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
        .Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2_5,Duplicate_U0_n_4}),
        .\SRL_SIG_reg[0][0] (Duplicate_U0_n_0),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (start_for_Duplicaibs_U_n_4),
        .\ap_CS_fsm_reg[0]_1 (Mat2AXIvideo_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg(projection1_hls_AXILiteS_s_axi_U_n_0),
        .if_dout(img_1_bin_rows_V_c_dout),
        .img_1_bin_cols_V_c_empty_n(img_1_bin_cols_V_c_empty_n),
        .img_1_bin_data_strea_empty_n(img_1_bin_data_strea_empty_n),
        .img_1_bin_rows_V_c_empty_n(img_1_bin_rows_V_c_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .int_ap_idle_reg(Duplicate_U0_n_2),
        .\int_cols_reg[31] (img_1_bin_cols_V_c_dout),
        .\mOutPtr_reg[1] (Duplicate_U0_n_1));
  GND GND
       (.G(\<const0> ));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w16_d2_A Hdist_data_stream_0_U
       (.E(shiftReg_ce_8),
        .Hdist_data_stream_0_dout({Hdist_data_stream_0_dout[15],Hdist_data_stream_0_dout[13],Hdist_data_stream_0_dout[11],Hdist_data_stream_0_dout[9],Hdist_data_stream_0_dout[7],Hdist_data_stream_0_dout[5],Hdist_data_stream_0_dout[3],Hdist_data_stream_0_dout[1]}),
        .Hdist_data_stream_0_empty_n(Hdist_data_stream_0_empty_n),
        .Hdist_data_stream_0_full_n(Hdist_data_stream_0_full_n),
        .Q(\SRL_SIG_reg[1]_1 ),
        .\SRL_SIG_reg[1][15] (\SRL_SIG_reg[0]_0 ),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_V_din(Reduce_U0_dst_data_stream_V_din),
        .internal_empty_n_reg_0(find_boundary_shrink_U0_n_38),
        .internal_empty_n_reg_1(find_boundary_shrink_U0_n_40),
        .mOutPtr110_out(mOutPtr110_out_20),
        .\mOutPtr_reg[1]_0 (Hdist_data_stream_0_U_n_0),
        .\mOutPtr_reg[1]_1 (Hdist_data_stream_0_U_n_1),
        .shiftReg_addr(shiftReg_addr));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A Hdist_rows_V_c_U
       (.Hdist_rows_V_c_empty_n(Hdist_rows_V_c_empty_n),
        .Hdist_rows_V_c_full_n(Hdist_rows_V_c_full_n),
        .Q(rows),
        .S({Hdist_rows_V_c_U_n_2,Hdist_rows_V_c_U_n_3,Hdist_rows_V_c_U_n_4}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_U0_Hdist_rows_V_read(find_boundary_shrink_U0_Hdist_rows_V_read),
        .\icmp_reg_567_reg[0] ({Hdist_rows_V_c_U_n_37,Hdist_rows_V_c_U_n_38,Hdist_rows_V_c_U_n_39,Hdist_rows_V_c_U_n_40}),
        .\icmp_reg_567_reg[0]_0 ({Hdist_rows_V_c_U_n_41,Hdist_rows_V_c_U_n_42,Hdist_rows_V_c_U_n_43,Hdist_rows_V_c_U_n_44}),
        .\icmp_reg_567_reg[0]_1 ({Hdist_rows_V_c_U_n_45,Hdist_rows_V_c_U_n_46,Hdist_rows_V_c_U_n_47,Hdist_rows_V_c_U_n_48}),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_6),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(Hdist_rows_V_c_dout));
  m3_for_arty_a7_projection1_hls_0_1_Mat2AXIvideo Mat2AXIvideo_U0
       (.CO(exitcond4_i_fu_203_p2),
        .D(img_original_0_data_s_dout),
        .Mat2AXIvideo_U0_ap_ready(Mat2AXIvideo_U0_ap_ready),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Mat2AXIvideo_U0_img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
        .Q(find_boundary_shrink_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_done(ap_sync_done),
        .find_boundary_shrink_1_U0_ap_done(find_boundary_shrink_1_U0_ap_done),
        .i_V_reg_2690(i_V_reg_2690),
        .img_original_0_cols_s_empty_n(img_original_0_cols_s_empty_n),
        .img_original_0_data_s_empty_n(img_original_0_data_s_empty_n),
        .img_original_0_rows_s_empty_n(img_original_0_rows_s_empty_n),
        .int_ap_start_reg(start_for_Reduce_eOg_U_n_3),
        .\int_rows_reg[31] (img_original_0_rows_s_dout),
        .mOutPtr110_out(mOutPtr110_out_6),
        .mOutPtr110_out_0(mOutPtr110_out),
        .out(img_original_0_cols_s_dout),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TVALID(output_r_TVALID),
        .shiftReg_ce(shiftReg_ce_3),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .\t_V_reg_166_reg[0]_0 (Mat2AXIvideo_U0_n_7));
  m3_for_arty_a7_projection1_hls_0_1_Reduce Reduce_U0
       (.E(shiftReg_ce_8),
        .Hdist_data_stream_0_full_n(Hdist_data_stream_0_full_n),
        .Q(Reduce_U0_n_18),
        .Reduce_U0_ap_ready(Reduce_U0_ap_ready),
        .Reduce_U0_ap_start(Reduce_U0_ap_start),
        .Reduce_U0_src_cols_V_read(Reduce_U0_src_cols_V_read),
        .\SRL_SIG_reg[1][0] (img_1_data_stream_0_U_n_4),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2] (Duplicate_U0_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_V_din(Reduce_U0_dst_data_stream_V_din),
        .if_dout(img_1_rows_V_c_dout),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .\int_cols_reg[31] (img_1_cols_V_c_dout),
        .mOutPtr110_out(mOutPtr110_out_9),
        .mOutPtr110_out_0(mOutPtr110_out_7),
        .\mOutPtr_reg[0] (Reduce_U0_n_20),
        .\mOutPtr_reg[0]_0 (Reduce_U0_n_23),
        .\mOutPtr_reg[0]_1 (img_1_data_stream_0_U_n_0),
        .\mOutPtr_reg[1] (Reduce_U0_n_25),
        .start_once_reg_reg(Block_Mat_exit2817_p_U0_n_1),
        .tmp_3_reg_237_pp0_iter1_reg0(\grp_reduce_opr_fu_82/tmp_3_reg_237_pp0_iter1_reg0 ),
        .tmp_6_reg_241(tmp_6_reg_241));
  m3_for_arty_a7_projection1_hls_0_1_Reduce_my Reduce_my_U0
       (.CO(exitcond3_i_fu_181_p2),
        .DI(img_2_data_stream_0_dout),
        .DOBDO(dst_buffer_q0),
        .Duplicate_U0_dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
        .E(shiftReg_ce_10),
        .Q(Reduce_my_U0_Vdst_data_stream_V_din),
        .Reduce_my_U0_ap_idle(Reduce_my_U0_ap_idle),
        .Reduce_my_U0_ap_ready(Reduce_my_U0_ap_ready),
        .Reduce_my_U0_ap_start(Reduce_my_U0_ap_start),
        .Reduce_my_U0_src_cols_V_read(Reduce_my_U0_src_cols_V_read),
        .S(img_2_data_stream_0_U_n_3),
        .SS(ap_rst_n_inv),
        .Vdist_data_stream_0_full_n(Vdist_data_stream_0_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_buffer_addr_reg_282_pp0_iter1_reg0(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .\i_V_reg_259_reg[31]_0 ({ap_CS_fsm_state2_12,Reduce_my_U0_n_21}),
        .if_dout(img_2_rows_V_c_dout),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .\int_cols_reg[31] (img_2_cols_V_c_dout),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\mOutPtr_reg[0] (Reduce_my_U0_n_27),
        .ram_reg(Reduce_my_U0_n_17),
        .\tmp_i_56_reg_264_reg[0]_0 (Reduce_my_U0_n_18));
  m3_for_arty_a7_projection1_hls_0_1_U8toBin U8toBin_U0
       (.CO(exitcond2_i_fu_149_p2),
        .Duplicate_U0_dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
        .E(Duplicate60_U0_dst1_data_stream_V_write),
        .Q(Reduce_U0_n_18),
        .Reduce_U0_ap_start(Reduce_U0_ap_start),
        .Reduce_my_U0_ap_idle(Reduce_my_U0_ap_idle),
        .\SRL_SIG_reg[0][0] (U8toBin_U0_n_10),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0]_25 ),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_21 ),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1]_24 ),
        .SS(ap_rst_n_inv),
        .U8toBin_U0_ap_start(U8toBin_U0_ap_start),
        .U8toBin_U0_dst_data_stream_V_din(U8toBin_U0_dst_data_stream_V_din),
        .U8toBin_U0_src_cols_V_read(U8toBin_U0_src_cols_V_read),
        .\ap_CS_fsm_reg[0]_0 (Duplicate_U0_n_2),
        .\ap_CS_fsm_reg[2]_0 (Duplicate60_U0_n_1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(U8toBin_U0_n_2),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_200_pp0_iter1_reg(exitcond_i_reg_200_pp0_iter1_reg),
        .\exitcond_i_reg_200_reg[0]_0 (img_original_1_data_s_U_n_4),
        .find_boundary_shrink_1_U0_ap_idle(find_boundary_shrink_1_U0_ap_idle),
        .\i_V_reg_195_reg[31]_0 (ap_CS_fsm_state2_13),
        .img_1_bin_data_strea_empty_n(img_1_bin_data_strea_empty_n),
        .img_1_bin_data_strea_full_n(img_1_bin_data_strea_full_n),
        .img_original_1_cols_s_empty_n(img_original_1_cols_s_empty_n),
        .img_original_1_data_s_empty_n(img_original_1_data_s_empty_n),
        .img_original_1_data_s_full_n(img_original_1_data_s_full_n),
        .img_original_1_rows_s_empty_n(img_original_1_rows_s_empty_n),
        .\int_rows_reg[31] (img_original_1_rows_s_dout),
        .internal_full_n_reg(U8toBin_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_15),
        .mOutPtr110_out_0(mOutPtr110_out_14),
        .\mOutPtr_reg[0] (U8toBin_U0_n_0),
        .\mOutPtr_reg[0]_0 (U8toBin_U0_n_5),
        .\mOutPtr_reg[0]_1 (U8toBin_U0_n_6),
        .\mOutPtr_reg[0]_2 (U8toBin_U0_n_9),
        .\mOutPtr_reg[0]_3 (img_original_1_data_s_U_n_1),
        .\mOutPtr_reg[1] (U8toBin_U0_n_12),
        .\mOutPtr_reg[1]_0 (img_original_1_data_s_U_n_0),
        .out(img_original_1_cols_s_dout),
        .shiftReg_addr(shiftReg_addr_26),
        .\tmp_i_52_reg_209_reg[0]_0 (U8toBin_U0_n_16),
        .\tmp_i_52_reg_209_reg[0]_1 (U8toBin_U0_n_17),
        .\tmp_i_52_reg_209_reg[0]_2 (U8toBin_U0_n_18));
  VCC VCC
       (.P(\<const1> ));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_0 Vdist_cols_V_c_U
       (.DI(Vdist_cols_V_c_U_n_50),
        .Q(cols),
        .S({Vdist_cols_V_c_U_n_2,Vdist_cols_V_c_U_n_3,Vdist_cols_V_c_U_n_4,Vdist_cols_V_c_U_n_5}),
        .SS(ap_rst_n_inv),
        .Vdist_cols_V_c_empty_n(Vdist_cols_V_c_empty_n),
        .Vdist_cols_V_c_full_n(Vdist_cols_V_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_1_U0_shrink_x_max_read(find_boundary_shrink_1_U0_shrink_x_max_read),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_7),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(Vdist_cols_V_c_dout),
        .\tmp_i_i_reg_553_reg[0] ({Vdist_cols_V_c_U_n_38,Vdist_cols_V_c_U_n_39,Vdist_cols_V_c_U_n_40,Vdist_cols_V_c_U_n_41}),
        .\tmp_i_i_reg_553_reg[0]_0 ({Vdist_cols_V_c_U_n_42,Vdist_cols_V_c_U_n_43,Vdist_cols_V_c_U_n_44,Vdist_cols_V_c_U_n_45}),
        .\tmp_i_i_reg_553_reg[0]_1 ({Vdist_cols_V_c_U_n_46,Vdist_cols_V_c_U_n_47,Vdist_cols_V_c_U_n_48,Vdist_cols_V_c_U_n_49}));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w16_d2_A_1 Vdist_data_stream_0_U
       (.D(Reduce_my_U0_Vdst_data_stream_V_din),
        .E(shiftReg_ce_10),
        .Q(\SRL_SIG_reg[1]_18 ),
        .\SRL_SIG_reg[1][15] (\SRL_SIG_reg[0]_17 ),
        .SS(ap_rst_n_inv),
        .Vdist_data_stream_0_dout({Vdist_data_stream_0_dout[15],Vdist_data_stream_0_dout[13],Vdist_data_stream_0_dout[11],Vdist_data_stream_0_dout[9],Vdist_data_stream_0_dout[7],Vdist_data_stream_0_dout[5],Vdist_data_stream_0_dout[3],Vdist_data_stream_0_dout[1]}),
        .Vdist_data_stream_0_empty_n(Vdist_data_stream_0_empty_n),
        .Vdist_data_stream_0_full_n(Vdist_data_stream_0_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(find_boundary_shrink_1_U0_n_39),
        .internal_empty_n_reg_1(find_boundary_shrink_1_U0_n_41),
        .mOutPtr110_out(mOutPtr110_out_19),
        .\mOutPtr_reg[1]_0 (Vdist_data_stream_0_U_n_0),
        .\mOutPtr_reg[1]_1 (Vdist_data_stream_0_U_n_1),
        .shiftReg_addr(shiftReg_addr_16));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_20),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_19),
        .Q(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_n_0),
        .R(1'b0));
  m3_for_arty_a7_projection1_hls_0_1_find_boundary_shrink_1 find_boundary_shrink_1_U0
       (.DI(Vdist_cols_V_c_U_n_50),
        .Q({find_boundary_shrink_1_U0_ap_ready,find_boundary_shrink_1_U0_n_2}),
        .S({Vdist_cols_V_c_U_n_2,Vdist_cols_V_c_U_n_3,Vdist_cols_V_c_U_n_4,Vdist_cols_V_c_U_n_5}),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0]_17 ),
        .\SRL_SIG_reg[1][15] (\SRL_SIG_reg[1]_18 ),
        .SS(ap_rst_n_inv),
        .Vdist_data_stream_0_dout({Vdist_data_stream_0_dout[15],Vdist_data_stream_0_dout[13],Vdist_data_stream_0_dout[11],Vdist_data_stream_0_dout[9],Vdist_data_stream_0_dout[7],Vdist_data_stream_0_dout[5],Vdist_data_stream_0_dout[3],Vdist_data_stream_0_dout[1]}),
        .Vdist_data_stream_0_empty_n(Vdist_data_stream_0_empty_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_done(ap_sync_done),
        .bound_x_max(bound_x_max),
        .bound_x_max_ap_vld(bound_x_max_ap_vld),
        .bound_x_min(bound_x_min),
        .bound_x_min_ap_vld(bound_x_min_ap_vld),
        .find_boundary_shrink_1_U0_ap_done(find_boundary_shrink_1_U0_ap_done),
        .find_boundary_shrink_1_U0_ap_idle(find_boundary_shrink_1_U0_ap_idle),
        .find_boundary_shrink_1_U0_ap_start(find_boundary_shrink_1_U0_ap_start),
        .find_boundary_shrink_1_U0_shrink_x_max_read(find_boundary_shrink_1_U0_shrink_x_max_read),
        .if_dout(threshold_width_c_dout),
        .\int_cols_reg[14] ({Vdist_cols_V_c_U_n_42,Vdist_cols_V_c_U_n_43,Vdist_cols_V_c_U_n_44,Vdist_cols_V_c_U_n_45}),
        .\int_cols_reg[22] ({Vdist_cols_V_c_U_n_38,Vdist_cols_V_c_U_n_39,Vdist_cols_V_c_U_n_40,Vdist_cols_V_c_U_n_41}),
        .\int_cols_reg[6] ({Vdist_cols_V_c_U_n_46,Vdist_cols_V_c_U_n_47,Vdist_cols_V_c_U_n_48,Vdist_cols_V_c_U_n_49}),
        .\int_shrink_x_max_reg[7] (shrink_x_max_c_dout),
        .\int_shrink_x_min_reg[7] (shrink_x_min_c_dout),
        .internal_empty_n_reg(shrink_x_min_c_U_n_2),
        .mOutPtr110_out(mOutPtr110_out_19),
        .\mOutPtr_reg[0] (find_boundary_shrink_1_U0_n_39),
        .\mOutPtr_reg[0]_0 (Vdist_data_stream_0_U_n_1),
        .\mOutPtr_reg[1] (find_boundary_shrink_1_U0_n_41),
        .\mOutPtr_reg[1]_0 (Vdist_data_stream_0_U_n_0),
        .out(Vdist_cols_V_c_dout),
        .shiftReg_addr(shiftReg_addr_16),
        .threshold_width_c_empty_n(threshold_width_c_empty_n),
        .\tmp_35_i_reg_269_reg[0] (Reduce_my_U0_n_27));
  m3_for_arty_a7_projection1_hls_0_1_find_boundary_shrink find_boundary_shrink_U0
       (.Hdist_data_stream_0_dout({Hdist_data_stream_0_dout[15],Hdist_data_stream_0_dout[13],Hdist_data_stream_0_dout[11],Hdist_data_stream_0_dout[9],Hdist_data_stream_0_dout[7],Hdist_data_stream_0_dout[5],Hdist_data_stream_0_dout[3],Hdist_data_stream_0_dout[1]}),
        .Hdist_data_stream_0_empty_n(Hdist_data_stream_0_empty_n),
        .Q({find_boundary_shrink_U0_ap_ready,find_boundary_shrink_U0_n_21}),
        .S({Hdist_rows_V_c_U_n_2,Hdist_rows_V_c_U_n_3,Hdist_rows_V_c_U_n_4}),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][15] (\SRL_SIG_reg[1]_1 ),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1_reg_0(Reduce_U0_n_23),
        .ap_rst_n(ap_rst_n),
        .ap_sync_done(ap_sync_done),
        .bound_y_max(bound_y_max),
        .bound_y_max_ap_vld(bound_y_max_ap_vld),
        .bound_y_min(bound_y_min),
        .bound_y_min_ap_vld(bound_y_min_ap_vld),
        .find_boundary_shrink_U0_Hdist_rows_V_read(find_boundary_shrink_U0_Hdist_rows_V_read),
        .find_boundary_shrink_U0_ap_start(find_boundary_shrink_U0_ap_start),
        .if_dout(threshold_height_c_dout),
        .\int_rows_reg[15] ({Hdist_rows_V_c_U_n_41,Hdist_rows_V_c_U_n_42,Hdist_rows_V_c_U_n_43,Hdist_rows_V_c_U_n_44}),
        .\int_rows_reg[23] ({Hdist_rows_V_c_U_n_37,Hdist_rows_V_c_U_n_38,Hdist_rows_V_c_U_n_39,Hdist_rows_V_c_U_n_40}),
        .\int_rows_reg[7] ({Hdist_rows_V_c_U_n_45,Hdist_rows_V_c_U_n_46,Hdist_rows_V_c_U_n_47,Hdist_rows_V_c_U_n_48}),
        .\int_shrink_y_max_reg[7] (shrink_y_max_c_dout),
        .\int_shrink_y_min_reg[7] (shrink_y_min_c_dout),
        .internal_empty_n_reg(shrink_y_min_c_U_n_0),
        .mOutPtr110_out(mOutPtr110_out_20),
        .\mOutPtr_reg[0] (find_boundary_shrink_U0_n_38),
        .\mOutPtr_reg[0]_0 (Hdist_data_stream_0_U_n_1),
        .\mOutPtr_reg[1] (find_boundary_shrink_U0_n_40),
        .\mOutPtr_reg[1]_0 (Hdist_data_stream_0_U_n_0),
        .out(Hdist_rows_V_c_dout),
        .shiftReg_addr(shiftReg_addr),
        .threshold_height_c_empty_n(threshold_height_c_empty_n));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A img_0_cols_V_c40_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(img_0_cols_V_c_dout),
        .Duplicate60_U0_src_rows_V_read(Duplicate60_U0_src_rows_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c40_empty_n(img_0_cols_V_c40_empty_n),
        .img_0_cols_V_c40_full_n(img_0_cols_V_c40_full_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_15),
        .src_cols_V_dout(img_0_cols_V_c40_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_2 img_0_cols_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(img_0_cols_V_c_dout),
        .Q(cols),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A img_0_data_stream_0_U
       (.D(img_0_data_stream_0_dout),
        .E(Duplicate60_U0_dst1_data_stream_V_write),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[4] (AXIvideo2Mat_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_1_i_reg_266_reg[7] (AXIvideo2Mat_U0_img_data_stream_V_din),
        .\brmerge_i_reg_441_reg[0] (AXIvideo2Mat_U0_n_21),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .internal_full_n_reg_0(shiftReg_ce));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_3 img_0_rows_V_c39_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(img_0_rows_V_c_dout),
        .Duplicate60_U0_src_rows_V_read(Duplicate60_U0_src_rows_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_rows_V_c39_empty_n(img_0_rows_V_c39_empty_n),
        .img_0_rows_V_c39_full_n(img_0_rows_V_c39_full_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_14),
        .src_rows_V_dout(img_0_rows_V_c39_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d2_A_4 img_0_rows_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(img_0_rows_V_c_dout),
        .Hdist_rows_V_c_full_n(Hdist_rows_V_c_full_n),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .Vdist_cols_V_c_full_n(Vdist_cols_V_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg(projection1_hls_AXILiteS_s_axi_U_n_0),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_n_0),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .img_1_bin_cols_V_c_full_n(img_1_bin_cols_V_c_full_n),
        .img_1_cols_V_c_full_n(img_1_cols_V_c_full_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .img_original_0_cols_s_full_n(img_original_0_cols_s_full_n),
        .img_original_0_rows_s_full_n(img_original_0_rows_s_full_n),
        .img_original_1_cols_s_full_n(img_original_1_cols_s_full_n),
        .img_original_1_rows_s_full_n(img_original_1_rows_s_full_n),
        .\int_isr_reg[1] (img_0_rows_V_c_U_n_17),
        .internal_full_n_reg_0(img_original_0_cols_s_U_n_2),
        .internal_full_n_reg_1(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_2(img_1_cols_V_c_U_n_3),
        .internal_full_n_reg_3(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_4(shrink_x_min_c_U_n_0),
        .\mOutPtr_reg[2] (img_0_rows_V_c_U_n_0),
        .\mOutPtr_reg[2]_0 (img_0_rows_V_c_U_n_1),
        .\mOutPtr_reg[2]_1 (img_0_rows_V_c_U_n_2),
        .\mOutPtr_reg[2]_10 (img_0_rows_V_c_U_n_11),
        .\mOutPtr_reg[2]_11 (img_0_rows_V_c_U_n_12),
        .\mOutPtr_reg[2]_12 (img_0_rows_V_c_U_n_13),
        .\mOutPtr_reg[2]_13 (img_0_rows_V_c_U_n_14),
        .\mOutPtr_reg[2]_14 (img_0_rows_V_c_U_n_15),
        .\mOutPtr_reg[2]_15 (img_0_rows_V_c_U_n_16),
        .\mOutPtr_reg[2]_2 (img_0_rows_V_c_U_n_3),
        .\mOutPtr_reg[2]_3 (img_0_rows_V_c_U_n_4),
        .\mOutPtr_reg[2]_4 (img_0_rows_V_c_U_n_5),
        .\mOutPtr_reg[2]_5 (img_0_rows_V_c_U_n_6),
        .\mOutPtr_reg[2]_6 (img_0_rows_V_c_U_n_7),
        .\mOutPtr_reg[2]_7 (img_0_rows_V_c_U_n_8),
        .\mOutPtr_reg[2]_8 (img_0_rows_V_c_U_n_9),
        .\mOutPtr_reg[2]_9 (img_0_rows_V_c_U_n_10),
        .shrink_x_max_c_full_n(shrink_x_max_c_full_n),
        .shrink_y_max_c_full_n(shrink_y_max_c_full_n),
        .shrink_y_min_c_full_n(shrink_y_min_c_full_n),
        .start_once_reg_reg(start_for_Reduce_eOg_U_n_4),
        .threshold_height_c_full_n(threshold_height_c_full_n),
        .threshold_width_c_full_n(threshold_width_c_full_n));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d5_A img_1_bin_cols_V_c_U
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .Q(cols),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Duplicate_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_1_bin_cols_V_c_empty_n(img_1_bin_cols_V_c_empty_n),
        .img_1_bin_cols_V_c_full_n(img_1_bin_cols_V_c_full_n),
        .img_1_bin_rows_V_c_empty_n(img_1_bin_rows_V_c_empty_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_5),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(img_1_bin_cols_V_c_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_5 img_1_bin_data_strea_U
       (.Duplicate_U0_dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
        .\SRL_SIG_reg[0][0] (img_1_bin_data_strea_U_n_3),
        .\SRL_SIG_reg[0][0]_0 (img_1_bin_data_strea_U_n_4),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_21 ),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_22 ),
        .\SRL_SIG_reg[0]_2 (\SRL_SIG_reg[0]_23 ),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2] (Duplicate_U0_n_0),
        .\ap_CS_fsm_reg[2]_0 (Duplicate_U0_n_1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(U8toBin_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_200_pp0_iter1_reg(exitcond_i_reg_200_pp0_iter1_reg),
        .img_1_bin_data_strea_empty_n(img_1_bin_data_strea_empty_n),
        .img_1_bin_data_strea_full_n(img_1_bin_data_strea_full_n),
        .internal_empty_n_reg_0(U8toBin_U0_n_13),
        .internal_empty_n_reg_1(U8toBin_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out_14),
        .\tmp_i_52_reg_209_reg[0] (U8toBin_U0_n_10));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d5_A_6 img_1_bin_rows_V_c_U
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .Hdist_rows_V_c_full_n(Hdist_rows_V_c_full_n),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Duplicate_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_1_bin_cols_V_c_empty_n(img_1_bin_cols_V_c_empty_n),
        .img_1_bin_cols_V_c_full_n(img_1_bin_cols_V_c_full_n),
        .img_1_bin_rows_V_c_empty_n(img_1_bin_rows_V_c_empty_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_0),
        .internal_full_n_reg_2(img_1_cols_V_c_U_n_3),
        .internal_full_n_reg_3(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_4(img_1_rows_V_c_U_n_0),
        .\mOutPtr_reg[3]_0 (img_1_bin_rows_V_c_U_n_0),
        .out(img_1_bin_rows_V_c_dout),
        .start_once_reg_reg(start_for_Reduce_eOg_U_n_4));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A img_1_cols_V_c_U
       (.Q(Reduce_U0_n_18),
        .Reduce_U0_ap_start(Reduce_U0_ap_start),
        .Reduce_U0_src_cols_V_read(Reduce_U0_src_cols_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_cols_V_c_full_n(img_1_cols_V_c_full_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .\int_cols_reg[31] (cols),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_2),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .\mOutPtr_reg[2]_0 (img_1_cols_V_c_U_n_3),
        .out(img_1_cols_V_c_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_7 img_1_data_stream_0_U
       (.Duplicate_U0_dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_22 ),
        .\SRL_SIG_reg[1][0] (img_1_bin_data_strea_U_n_3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_empty_n_reg_0(Reduce_U0_n_20),
        .internal_empty_n_reg_1(Reduce_U0_n_25),
        .mOutPtr110_out(mOutPtr110_out_9),
        .tmp_3_reg_237_pp0_iter1_reg0(\grp_reduce_opr_fu_82/tmp_3_reg_237_pp0_iter1_reg0 ),
        .tmp_6_reg_241(tmp_6_reg_241),
        .\tmp_6_reg_241_reg[0] (img_1_data_stream_0_U_n_0),
        .\tmp_6_reg_241_reg[0]_0 (img_1_data_stream_0_U_n_4));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_8 img_1_rows_V_c_U
       (.Block_Mat_exit2817_p_U0_ap_start(Block_Mat_exit2817_p_U0_ap_start),
        .Q(rows),
        .Reduce_U0_ap_start(Reduce_U0_ap_start),
        .Reduce_U0_src_cols_V_read(Reduce_U0_src_cols_V_read),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Reduce_U0_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .internal_full_n_reg_0(start_for_find_bofYi_U_n_0),
        .internal_full_n_reg_1(start_for_Reduce_eOg_U_n_2),
        .internal_full_n_reg_2(img_1_cols_V_c_U_n_3),
        .internal_full_n_reg_3(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_4(img_0_rows_V_c_U_n_1),
        .internal_full_n_reg_5(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_6(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_7(img_0_rows_V_c_U_n_0),
        .\mOutPtr_reg[3]_0 (img_1_rows_V_c_U_n_0),
        .out(img_1_rows_V_c_dout),
        .start_once_reg(start_once_reg_2));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_9 img_2_cols_V_c_U
       (.Q(cols),
        .Reduce_my_U0_ap_start(Reduce_my_U0_ap_start),
        .Reduce_my_U0_src_cols_V_read(Reduce_my_U0_src_cols_V_read),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Reduce_my_U0_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_4),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(img_2_cols_V_c_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_10 img_2_data_stream_0_U
       (.DI(img_2_data_stream_0_dout),
        .DOBDO(dst_buffer_q0),
        .Duplicate_U0_dst1_data_stream_V_write(Duplicate_U0_dst1_data_stream_V_write),
        .S(img_2_data_stream_0_U_n_3),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_23 ),
        .\SRL_SIG_reg[1][0] (img_1_bin_data_strea_U_n_4),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2] (Duplicate_U0_n_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(Reduce_my_U0_n_17),
        .ap_rst_n(ap_rst_n),
        .dst_buffer_addr_reg_282_pp0_iter1_reg0(dst_buffer_addr_reg_282_pp0_iter1_reg0),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\tmp_i_56_reg_264_reg[0] (Reduce_my_U0_n_18));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d6_A_11 img_2_rows_V_c_U
       (.Q(rows),
        .Reduce_my_U0_ap_start(Reduce_my_U0_ap_start),
        .Reduce_my_U0_src_cols_V_read(Reduce_my_U0_src_cols_V_read),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Reduce_my_U0_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_3),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(img_2_rows_V_c_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A img_original_0_cols_s_U
       (.Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(cols),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_original_0_cols_s_empty_n(img_original_0_cols_s_empty_n),
        .img_original_0_cols_s_full_n(img_original_0_cols_s_full_n),
        .img_original_0_rows_s_full_n(img_original_0_rows_s_full_n),
        .img_original_1_cols_s_full_n(img_original_1_cols_s_full_n),
        .img_original_1_rows_s_full_n(img_original_1_rows_s_full_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_15),
        .\mOutPtr_reg[2]_0 (img_original_0_cols_s_U_n_2),
        .out(img_original_0_cols_s_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_12 img_original_0_data_s_U
       (.D(img_original_0_data_s_dout),
        .Mat2AXIvideo_U0_img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
        .\SRL_SIG_reg[1][7] (img_0_data_stream_0_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_original_0_data_s_empty_n(img_original_0_data_s_empty_n),
        .img_original_0_data_s_full_n(img_original_0_data_s_full_n),
        .mOutPtr110_out(mOutPtr110_out_6),
        .shiftReg_ce(shiftReg_ce_3));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_13 img_original_0_rows_s_U
       (.Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_original_0_rows_s_empty_n(img_original_0_rows_s_empty_n),
        .img_original_0_rows_s_full_n(img_original_0_rows_s_full_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_14),
        .out(img_original_0_rows_s_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_14 img_original_1_cols_s_U
       (.Q(cols),
        .SS(ap_rst_n_inv),
        .U8toBin_U0_src_cols_V_read(U8toBin_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_original_1_cols_s_empty_n(img_original_1_cols_s_empty_n),
        .img_original_1_cols_s_full_n(img_original_1_cols_s_full_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_16),
        .out(img_original_1_cols_s_dout));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d2_A_15 img_original_1_data_s_U
       (.D(img_0_data_stream_0_dout),
        .E(Duplicate60_U0_dst1_data_stream_V_write),
        .Q(\SRL_SIG_reg[0]_25 ),
        .\SRL_SIG_reg[0][0] (U8toBin_U0_n_17),
        .\SRL_SIG_reg[0][2] (U8toBin_U0_n_18),
        .\SRL_SIG_reg[1][6] (U8toBin_U0_n_16),
        .SS(ap_rst_n_inv),
        .U8toBin_U0_dst_data_stream_V_din(U8toBin_U0_dst_data_stream_V_din),
        .\ap_CS_fsm_reg[2] (U8toBin_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_reg_200_reg[0] (U8toBin_U0_n_0),
        .img_original_1_data_s_empty_n(img_original_1_data_s_empty_n),
        .img_original_1_data_s_full_n(img_original_1_data_s_full_n),
        .internal_empty_n_reg_0(U8toBin_U0_n_5),
        .internal_empty_n_reg_1(U8toBin_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_15),
        .\mOutPtr_reg[1]_0 (img_original_1_data_s_U_n_0),
        .\mOutPtr_reg[1]_1 (img_original_1_data_s_U_n_1),
        .shiftReg_addr(shiftReg_addr_26),
        .\tmp_i_52_reg_209_reg[0] (img_original_1_data_s_U_n_4),
        .\tmp_i_52_reg_209_reg[0]_0 (\SRL_SIG_reg[1]_24 ));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d4_A_16 img_original_1_rows_s_U
       (.Q(rows),
        .SS(ap_rst_n_inv),
        .U8toBin_U0_src_cols_V_read(U8toBin_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_original_1_rows_s_empty_n(img_original_1_rows_s_empty_n),
        .img_original_1_rows_s_full_n(img_original_1_rows_s_full_n),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_13),
        .out(img_original_1_rows_s_dout));
  m3_for_arty_a7_projection1_hls_0_1_projection1_hls_AXILiteS_s_axi projection1_hls_AXILiteS_s_axi_U
       (.Block_Mat_exit2817_p_U0_ap_start(Block_Mat_exit2817_p_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2Mat_U0_ap_ready(ap_sync_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_done(ap_sync_done),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_n_0),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0(img_0_rows_V_c_U_n_17),
        .cols(cols),
        .internal_full_n_reg(start_for_find_bofYi_U_n_0),
        .internal_full_n_reg_0(start_for_Reduce_eOg_U_n_2),
        .internal_full_n_reg_1(shrink_x_min_c_U_n_0),
        .interrupt(interrupt),
        .out({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .rows(rows),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .shrink_x_max(shrink_x_max),
        .shrink_x_min(shrink_x_min),
        .shrink_y_max(shrink_y_max),
        .shrink_y_min(shrink_y_min),
        .start_once_reg(start_once_reg_2),
        .start_once_reg_reg(projection1_hls_AXILiteS_s_axi_U_n_0),
        .start_once_reg_reg_0(projection1_hls_AXILiteS_s_axi_U_n_2),
        .threshold_height(threshold_height),
        .threshold_width(threshold_width));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A shrink_x_max_c_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_1_U0_shrink_x_max_read(find_boundary_shrink_1_U0_shrink_x_max_read),
        .in(shrink_x_max),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_10),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(shrink_x_max_c_dout),
        .shrink_x_max_c_empty_n(shrink_x_max_c_empty_n),
        .shrink_x_max_c_full_n(shrink_x_max_c_full_n));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_17 shrink_x_min_c_U
       (.Q(find_boundary_shrink_1_U0_n_2),
        .SS(ap_rst_n_inv),
        .Vdist_cols_V_c_empty_n(Vdist_cols_V_c_empty_n),
        .Vdist_cols_V_c_full_n(Vdist_cols_V_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg(projection1_hls_AXILiteS_s_axi_U_n_0),
        .find_boundary_shrink_1_U0_shrink_x_max_read(find_boundary_shrink_1_U0_shrink_x_max_read),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .in(shrink_x_min),
        .internal_full_n_reg_0(img_1_cols_V_c_U_n_3),
        .internal_full_n_reg_1(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_2(img_0_rows_V_c_U_n_0),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .\mOutPtr_reg[0]_0 (shrink_x_min_c_U_n_0),
        .\mOutPtr_reg[3]_0 (shrink_x_min_c_U_n_1),
        .out(shrink_x_min_c_dout),
        .shrink_x_max_c_empty_n(shrink_x_max_c_empty_n),
        .shrink_x_max_c_full_n(shrink_x_max_c_full_n),
        .\shrink_x_min_read_reg_530_reg[0] (shrink_x_min_c_U_n_2),
        .start_once_reg_reg(start_for_Reduce_eOg_U_n_4),
        .threshold_height_c_full_n(threshold_height_c_full_n),
        .threshold_width_c_full_n(threshold_width_c_full_n));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_18 shrink_y_max_c_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_U0_Hdist_rows_V_read(find_boundary_shrink_U0_Hdist_rows_V_read),
        .in(shrink_y_max),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_12),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(shrink_y_max_c_dout),
        .shrink_y_max_c_empty_n(shrink_y_max_c_empty_n),
        .shrink_y_max_c_full_n(shrink_y_max_c_full_n));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w8_d7_A_19 shrink_y_min_c_U
       (.Hdist_rows_V_c_empty_n(Hdist_rows_V_c_empty_n),
        .Q(find_boundary_shrink_U0_n_21),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_U0_Hdist_rows_V_read(find_boundary_shrink_U0_Hdist_rows_V_read),
        .in(shrink_y_min),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_11),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(shrink_y_min_c_dout),
        .shrink_y_max_c_empty_n(shrink_y_max_c_empty_n),
        .shrink_y_min_c_full_n(shrink_y_min_c_full_n),
        .\shrink_y_min_read_reg_544_reg[0] (shrink_y_min_c_U_n_0));
  m3_for_arty_a7_projection1_hls_0_1_start_for_DuplicadEe start_for_DuplicadEe_U
       (.CO(exitcond5_i_fu_172_p2_4),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Q(ap_CS_fsm_state2_5),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_start_reg(start_for_Reduce_eOg_U_n_3),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n));
  m3_for_arty_a7_projection1_hls_0_1_start_for_Duplicaibs start_for_Duplicaibs_U
       (.CO(exitcond5_i_fu_172_p2),
        .Duplicate60_U0_ap_start(Duplicate60_U0_ap_start),
        .Q(find_boundary_shrink_U0_n_21),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (start_for_Duplicaibs_U_n_2),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_U0_n_2),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state2,Duplicate60_U0_n_5}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .\cols_V_reg_398_reg[0] (start_for_Duplicaibs_U_n_3),
        .find_boundary_shrink_U0_ap_start(find_boundary_shrink_U0_ap_start),
        .img_0_cols_V_c40_full_n(img_0_cols_V_c40_full_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_rows_V_c39_full_n(img_0_rows_V_c39_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .int_ap_idle_reg(start_for_Duplicaibs_U_n_4),
        .start_for_Duplicate60_U0_full_n(start_for_Duplicate60_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(AXIvideo2Mat_U0_n_17));
  m3_for_arty_a7_projection1_hls_0_1_start_for_Mat2AXIhbi start_for_Mat2AXIhbi_U
       (.CO(exitcond4_i_fu_203_p2),
        .Mat2AXIvideo_U0_ap_ready(Mat2AXIvideo_U0_ap_ready),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .i_V_reg_2690(i_V_reg_2690),
        .int_ap_start_reg(start_for_Reduce_eOg_U_n_3),
        .mOutPtr110_out(mOutPtr110_out),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n));
  m3_for_arty_a7_projection1_hls_0_1_start_for_Reduce_U0 start_for_Reduce_U0_U
       (.Reduce_U0_ap_ready(Reduce_U0_ap_ready),
        .Reduce_U0_ap_start(Reduce_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_start_reg(start_for_Reduce_eOg_U_n_3),
        .mOutPtr110_out(mOutPtr110_out_7),
        .start_for_Reduce_U0_full_n(start_for_Reduce_U0_full_n));
  m3_for_arty_a7_projection1_hls_0_1_start_for_Reduce_eOg start_for_Reduce_eOg_U
       (.CO(exitcond3_i_fu_181_p2),
        .Reduce_my_U0_ap_ready(Reduce_my_U0_ap_ready),
        .Reduce_my_U0_ap_start(Reduce_my_U0_ap_start),
        .Reduce_my_U0_src_cols_V_read(Reduce_my_U0_src_cols_V_read),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state2_12,Reduce_my_U0_n_21}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_n_0),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .internal_full_n_reg_0(start_for_find_bofYi_U_n_0),
        .\mOutPtr_reg[0]_0 (start_for_Reduce_eOg_U_n_2),
        .\mOutPtr_reg[0]_1 (start_for_Reduce_eOg_U_n_3),
        .\mOutPtr_reg[2]_0 (start_for_Reduce_eOg_U_n_4),
        .start_for_Reduce_U0_full_n(start_for_Reduce_U0_full_n),
        .start_for_U8toBin_U0_full_n(start_for_U8toBin_U0_full_n),
        .start_for_find_boundary_shrink_1_U0_full_n(start_for_find_boundary_shrink_1_U0_full_n),
        .start_once_reg(start_once_reg_2));
  m3_for_arty_a7_projection1_hls_0_1_start_for_U8toBincud start_for_U8toBincud_U
       (.CO(exitcond2_i_fu_149_p2),
        .SS(ap_rst_n_inv),
        .U8toBin_U0_ap_start(U8toBin_U0_ap_start),
        .\ap_CS_fsm_reg[1] (ap_CS_fsm_state2_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_start_reg(start_for_Reduce_eOg_U_n_3),
        .start_for_U8toBin_U0_full_n(start_for_U8toBin_U0_full_n));
  m3_for_arty_a7_projection1_hls_0_1_start_for_find_bofYi start_for_find_bofYi_U
       (.Q(find_boundary_shrink_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_U0_ap_start(find_boundary_shrink_U0_ap_start),
        .int_ap_start_reg(start_for_Reduce_eOg_U_n_3),
        .\mOutPtr_reg[0]_0 (start_for_find_bofYi_U_n_0),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n));
  m3_for_arty_a7_projection1_hls_0_1_start_for_find_bog8j start_for_find_bog8j_U
       (.Q(find_boundary_shrink_1_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_1_U0_ap_start(find_boundary_shrink_1_U0_ap_start),
        .int_ap_start_reg(start_for_Reduce_eOg_U_n_3),
        .start_for_find_boundary_shrink_1_U0_full_n(start_for_find_boundary_shrink_1_U0_full_n));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_20 threshold_height_c_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_U0_Hdist_rows_V_read(find_boundary_shrink_U0_Hdist_rows_V_read),
        .in(threshold_height),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_9),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(threshold_height_c_dout),
        .threshold_height_c_empty_n(threshold_height_c_empty_n),
        .threshold_height_c_full_n(threshold_height_c_full_n));
  m3_for_arty_a7_projection1_hls_0_1_fifo_w32_d7_A_21 threshold_width_c_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .find_boundary_shrink_1_U0_shrink_x_max_read(find_boundary_shrink_1_U0_shrink_x_max_read),
        .in(threshold_width),
        .internal_full_n_reg_0(shrink_x_min_c_U_n_0),
        .internal_full_n_reg_1(img_0_rows_V_c_U_n_8),
        .internal_full_n_reg_2(shrink_x_min_c_U_n_1),
        .internal_full_n_reg_3(img_1_rows_V_c_U_n_0),
        .internal_full_n_reg_4(img_1_bin_rows_V_c_U_n_0),
        .internal_full_n_reg_5(img_0_rows_V_c_U_n_0),
        .out(threshold_width_c_dout),
        .threshold_width_c_empty_n(threshold_width_c_empty_n),
        .threshold_width_c_full_n(threshold_width_c_full_n));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_projection1_hls_AXILiteS_s_axi
   (start_once_reg_reg,
    ap_start,
    start_once_reg_reg_0,
    Block_Mat_exit2817_p_U0_ap_start,
    SS,
    out,
    s_axi_AXILiteS_BVALID,
    rows,
    cols,
    threshold_width,
    threshold_height,
    shrink_x_min,
    shrink_x_max,
    shrink_y_min,
    shrink_y_max,
    s_axi_AXILiteS_RDATA,
    interrupt,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg,
    start_once_reg,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_rst_n,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    ap_sync_AXIvideo2Mat_U0_ap_ready,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    ap_sync_done,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    ap_idle,
    ap_sync_ready);
  output start_once_reg_reg;
  output ap_start;
  output start_once_reg_reg_0;
  output Block_Mat_exit2817_p_U0_ap_start;
  output [0:0]SS;
  output [1:0]out;
  output [2:0]s_axi_AXILiteS_BVALID;
  output [31:0]rows;
  output [31:0]cols;
  output [15:0]threshold_width;
  output [15:0]threshold_height;
  output [7:0]shrink_x_min;
  output [7:0]shrink_x_max;
  output [7:0]shrink_y_min;
  output [7:0]shrink_y_max;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  input start_once_reg;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input ap_rst_n;
  input s_axi_AXILiteS_ARVALID;
  input [6:0]s_axi_AXILiteS_ARADDR;
  input ap_clk;
  input [6:0]s_axi_AXILiteS_AWADDR;
  input ap_sync_AXIvideo2Mat_U0_ap_ready;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input ap_sync_done;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input ap_idle;
  input ap_sync_ready;

  wire Block_Mat_exit2817_p_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_0_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0;
  wire ar_hs;
  wire [31:0]cols;
  wire [7:7]data0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_9_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_4_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_3_n_0 ;
  wire [7:0]int_shrink_x_max0;
  wire \int_shrink_x_max[7]_i_1_n_0 ;
  wire [7:0]int_shrink_x_min0;
  wire \int_shrink_x_min[7]_i_1_n_0 ;
  wire [7:0]int_shrink_y_max0;
  wire \int_shrink_y_max[7]_i_1_n_0 ;
  wire [7:0]int_shrink_y_min0;
  wire \int_shrink_y_min[7]_i_1_n_0 ;
  wire [31:0]int_threshold_height0;
  wire \int_threshold_height[31]_i_1_n_0 ;
  wire \int_threshold_height_reg_n_0_[16] ;
  wire \int_threshold_height_reg_n_0_[17] ;
  wire \int_threshold_height_reg_n_0_[18] ;
  wire \int_threshold_height_reg_n_0_[19] ;
  wire \int_threshold_height_reg_n_0_[20] ;
  wire \int_threshold_height_reg_n_0_[21] ;
  wire \int_threshold_height_reg_n_0_[22] ;
  wire \int_threshold_height_reg_n_0_[23] ;
  wire \int_threshold_height_reg_n_0_[24] ;
  wire \int_threshold_height_reg_n_0_[25] ;
  wire \int_threshold_height_reg_n_0_[26] ;
  wire \int_threshold_height_reg_n_0_[27] ;
  wire \int_threshold_height_reg_n_0_[28] ;
  wire \int_threshold_height_reg_n_0_[29] ;
  wire \int_threshold_height_reg_n_0_[30] ;
  wire \int_threshold_height_reg_n_0_[31] ;
  wire [31:0]int_threshold_width0;
  wire \int_threshold_width[31]_i_1_n_0 ;
  wire \int_threshold_width_reg_n_0_[16] ;
  wire \int_threshold_width_reg_n_0_[17] ;
  wire \int_threshold_width_reg_n_0_[18] ;
  wire \int_threshold_width_reg_n_0_[19] ;
  wire \int_threshold_width_reg_n_0_[20] ;
  wire \int_threshold_width_reg_n_0_[21] ;
  wire \int_threshold_width_reg_n_0_[22] ;
  wire \int_threshold_width_reg_n_0_[23] ;
  wire \int_threshold_width_reg_n_0_[24] ;
  wire \int_threshold_width_reg_n_0_[25] ;
  wire \int_threshold_width_reg_n_0_[26] ;
  wire \int_threshold_width_reg_n_0_[27] ;
  wire \int_threshold_width_reg_n_0_[28] ;
  wire \int_threshold_width_reg_n_0_[29] ;
  wire \int_threshold_width_reg_n_0_[30] ;
  wire \int_threshold_width_reg_n_0_[31] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in;
  wire p_0_in0;
  wire p_1_in;
  wire [1:1]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[2]_i_1_n_0 ;
  wire \rdata_reg[3]_i_1_n_0 ;
  wire \rdata_reg[4]_i_1_n_0 ;
  wire \rdata_reg[5]_i_1_n_0 ;
  wire \rdata_reg[6]_i_1_n_0 ;
  wire \rdata_reg[7]_i_2_n_0 ;
  wire [31:0]rows;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  (* RTL_KEEP = "yes" *) wire [2:0]s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [7:0]shrink_x_max;
  wire [7:0]shrink_x_min;
  wire [7:0]shrink_y_max;
  wire [7:0]shrink_y_min;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire [15:0]threshold_height;
  wire [15:0]threshold_width;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID[2]),
        .I2(s_axi_AXILiteS_BVALID[1]),
        .I3(s_axi_AXILiteS_BVALID[0]),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[1]),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    int_ap_done_i_1
       (.I0(ap_sync_done),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_ap_done_i_2_n_0),
        .I4(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(SS));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(int_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFBFBBFFFF8088)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_sync_AXIvideo2Mat_U0_ap_ready),
        .I2(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .I3(internal_full_n_reg_1),
        .I4(int_ap_start3_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_ap_start_i_4
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(int_ap_start_i_9_n_0),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ap_start3_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    int_ap_start_i_9
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(int_ap_start_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(cols[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(cols[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(cols[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(cols[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(cols[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(cols[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(cols[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(cols[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(cols[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(cols[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(cols[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(cols[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(cols[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(cols[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(cols[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(cols[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(cols[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(cols[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(cols[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(cols[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(cols[30]),
        .O(int_cols0[30]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\int_rows[31]_i_3_n_0 ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(cols[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SS));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_sync_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_isr[0]_i_4_n_0 ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_isr[0]_i_4 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BVALID[1]),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_isr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg_0),
        .I4(ap_sync_AXIvideo2Mat_U0_ap_ready),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(rows[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(rows[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(rows[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(rows[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(rows[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(rows[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(rows[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(rows[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(rows[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(rows[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(rows[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(rows[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(rows[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(rows[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(rows[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(rows[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(rows[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(rows[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(rows[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(rows[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(rows[30]),
        .O(int_rows0[30]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(rows[31]),
        .O(int_rows0[31]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(rows[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_max[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_max[0]),
        .O(int_shrink_x_max0[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_max[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_max[1]),
        .O(int_shrink_x_max0[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_max[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_max[2]),
        .O(int_shrink_x_max0[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_max[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_max[3]),
        .O(int_shrink_x_max0[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_max[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_max[4]),
        .O(int_shrink_x_max0[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_max[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_max[5]),
        .O(int_shrink_x_max0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_max[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_max[6]),
        .O(int_shrink_x_max0[6]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_shrink_x_max[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_shrink_x_max[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_max[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_max[7]),
        .O(int_shrink_x_max0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_max_reg[0] 
       (.C(ap_clk),
        .CE(\int_shrink_x_max[7]_i_1_n_0 ),
        .D(int_shrink_x_max0[0]),
        .Q(shrink_x_max[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_max_reg[1] 
       (.C(ap_clk),
        .CE(\int_shrink_x_max[7]_i_1_n_0 ),
        .D(int_shrink_x_max0[1]),
        .Q(shrink_x_max[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_max_reg[2] 
       (.C(ap_clk),
        .CE(\int_shrink_x_max[7]_i_1_n_0 ),
        .D(int_shrink_x_max0[2]),
        .Q(shrink_x_max[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_max_reg[3] 
       (.C(ap_clk),
        .CE(\int_shrink_x_max[7]_i_1_n_0 ),
        .D(int_shrink_x_max0[3]),
        .Q(shrink_x_max[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_max_reg[4] 
       (.C(ap_clk),
        .CE(\int_shrink_x_max[7]_i_1_n_0 ),
        .D(int_shrink_x_max0[4]),
        .Q(shrink_x_max[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_max_reg[5] 
       (.C(ap_clk),
        .CE(\int_shrink_x_max[7]_i_1_n_0 ),
        .D(int_shrink_x_max0[5]),
        .Q(shrink_x_max[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_max_reg[6] 
       (.C(ap_clk),
        .CE(\int_shrink_x_max[7]_i_1_n_0 ),
        .D(int_shrink_x_max0[6]),
        .Q(shrink_x_max[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_max_reg[7] 
       (.C(ap_clk),
        .CE(\int_shrink_x_max[7]_i_1_n_0 ),
        .D(int_shrink_x_max0[7]),
        .Q(shrink_x_max[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_min[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_min[0]),
        .O(int_shrink_x_min0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_min[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_min[1]),
        .O(int_shrink_x_min0[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_min[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_min[2]),
        .O(int_shrink_x_min0[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_min[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_min[3]),
        .O(int_shrink_x_min0[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_min[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_min[4]),
        .O(int_shrink_x_min0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_min[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_min[5]),
        .O(int_shrink_x_min0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_min[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_min[6]),
        .O(int_shrink_x_min0[6]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_shrink_x_min[7]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_shrink_x_min[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_x_min[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_x_min[7]),
        .O(int_shrink_x_min0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_min_reg[0] 
       (.C(ap_clk),
        .CE(\int_shrink_x_min[7]_i_1_n_0 ),
        .D(int_shrink_x_min0[0]),
        .Q(shrink_x_min[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_min_reg[1] 
       (.C(ap_clk),
        .CE(\int_shrink_x_min[7]_i_1_n_0 ),
        .D(int_shrink_x_min0[1]),
        .Q(shrink_x_min[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_min_reg[2] 
       (.C(ap_clk),
        .CE(\int_shrink_x_min[7]_i_1_n_0 ),
        .D(int_shrink_x_min0[2]),
        .Q(shrink_x_min[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_min_reg[3] 
       (.C(ap_clk),
        .CE(\int_shrink_x_min[7]_i_1_n_0 ),
        .D(int_shrink_x_min0[3]),
        .Q(shrink_x_min[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_min_reg[4] 
       (.C(ap_clk),
        .CE(\int_shrink_x_min[7]_i_1_n_0 ),
        .D(int_shrink_x_min0[4]),
        .Q(shrink_x_min[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_min_reg[5] 
       (.C(ap_clk),
        .CE(\int_shrink_x_min[7]_i_1_n_0 ),
        .D(int_shrink_x_min0[5]),
        .Q(shrink_x_min[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_min_reg[6] 
       (.C(ap_clk),
        .CE(\int_shrink_x_min[7]_i_1_n_0 ),
        .D(int_shrink_x_min0[6]),
        .Q(shrink_x_min[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_x_min_reg[7] 
       (.C(ap_clk),
        .CE(\int_shrink_x_min[7]_i_1_n_0 ),
        .D(int_shrink_x_min0[7]),
        .Q(shrink_x_min[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_max[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_max[0]),
        .O(int_shrink_y_max0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_max[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_max[1]),
        .O(int_shrink_y_max0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_max[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_max[2]),
        .O(int_shrink_y_max0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_max[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_max[3]),
        .O(int_shrink_y_max0[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_max[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_max[4]),
        .O(int_shrink_y_max0[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_max[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_max[5]),
        .O(int_shrink_y_max0[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_max[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_max[6]),
        .O(int_shrink_y_max0[6]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_shrink_y_max[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_shrink_y_max[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_max[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_max[7]),
        .O(int_shrink_y_max0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_max_reg[0] 
       (.C(ap_clk),
        .CE(\int_shrink_y_max[7]_i_1_n_0 ),
        .D(int_shrink_y_max0[0]),
        .Q(shrink_y_max[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_max_reg[1] 
       (.C(ap_clk),
        .CE(\int_shrink_y_max[7]_i_1_n_0 ),
        .D(int_shrink_y_max0[1]),
        .Q(shrink_y_max[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_max_reg[2] 
       (.C(ap_clk),
        .CE(\int_shrink_y_max[7]_i_1_n_0 ),
        .D(int_shrink_y_max0[2]),
        .Q(shrink_y_max[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_max_reg[3] 
       (.C(ap_clk),
        .CE(\int_shrink_y_max[7]_i_1_n_0 ),
        .D(int_shrink_y_max0[3]),
        .Q(shrink_y_max[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_max_reg[4] 
       (.C(ap_clk),
        .CE(\int_shrink_y_max[7]_i_1_n_0 ),
        .D(int_shrink_y_max0[4]),
        .Q(shrink_y_max[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_max_reg[5] 
       (.C(ap_clk),
        .CE(\int_shrink_y_max[7]_i_1_n_0 ),
        .D(int_shrink_y_max0[5]),
        .Q(shrink_y_max[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_max_reg[6] 
       (.C(ap_clk),
        .CE(\int_shrink_y_max[7]_i_1_n_0 ),
        .D(int_shrink_y_max0[6]),
        .Q(shrink_y_max[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_max_reg[7] 
       (.C(ap_clk),
        .CE(\int_shrink_y_max[7]_i_1_n_0 ),
        .D(int_shrink_y_max0[7]),
        .Q(shrink_y_max[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_min[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_min[0]),
        .O(int_shrink_y_min0[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_min[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_min[1]),
        .O(int_shrink_y_min0[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_min[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_min[2]),
        .O(int_shrink_y_min0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_min[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_min[3]),
        .O(int_shrink_y_min0[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_min[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_min[4]),
        .O(int_shrink_y_min0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_min[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_min[5]),
        .O(int_shrink_y_min0[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_min[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_min[6]),
        .O(int_shrink_y_min0[6]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_shrink_y_min[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_rows[31]_i_3_n_0 ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_shrink_y_min[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shrink_y_min[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(shrink_y_min[7]),
        .O(int_shrink_y_min0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_min_reg[0] 
       (.C(ap_clk),
        .CE(\int_shrink_y_min[7]_i_1_n_0 ),
        .D(int_shrink_y_min0[0]),
        .Q(shrink_y_min[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_min_reg[1] 
       (.C(ap_clk),
        .CE(\int_shrink_y_min[7]_i_1_n_0 ),
        .D(int_shrink_y_min0[1]),
        .Q(shrink_y_min[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_min_reg[2] 
       (.C(ap_clk),
        .CE(\int_shrink_y_min[7]_i_1_n_0 ),
        .D(int_shrink_y_min0[2]),
        .Q(shrink_y_min[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_min_reg[3] 
       (.C(ap_clk),
        .CE(\int_shrink_y_min[7]_i_1_n_0 ),
        .D(int_shrink_y_min0[3]),
        .Q(shrink_y_min[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_min_reg[4] 
       (.C(ap_clk),
        .CE(\int_shrink_y_min[7]_i_1_n_0 ),
        .D(int_shrink_y_min0[4]),
        .Q(shrink_y_min[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_min_reg[5] 
       (.C(ap_clk),
        .CE(\int_shrink_y_min[7]_i_1_n_0 ),
        .D(int_shrink_y_min0[5]),
        .Q(shrink_y_min[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_min_reg[6] 
       (.C(ap_clk),
        .CE(\int_shrink_y_min[7]_i_1_n_0 ),
        .D(int_shrink_y_min0[6]),
        .Q(shrink_y_min[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shrink_y_min_reg[7] 
       (.C(ap_clk),
        .CE(\int_shrink_y_min[7]_i_1_n_0 ),
        .D(int_shrink_y_min0[7]),
        .Q(shrink_y_min[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_height[0]),
        .O(int_threshold_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_height[10]),
        .O(int_threshold_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_height[11]),
        .O(int_threshold_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_height[12]),
        .O(int_threshold_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_height[13]),
        .O(int_threshold_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_height[14]),
        .O(int_threshold_height0[14]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_height[15]),
        .O(int_threshold_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_height_reg_n_0_[16] ),
        .O(int_threshold_height0[16]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_height_reg_n_0_[17] ),
        .O(int_threshold_height0[17]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_height_reg_n_0_[18] ),
        .O(int_threshold_height0[18]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_height_reg_n_0_[19] ),
        .O(int_threshold_height0[19]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_height[1]),
        .O(int_threshold_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_height_reg_n_0_[20] ),
        .O(int_threshold_height0[20]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_height_reg_n_0_[21] ),
        .O(int_threshold_height0[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_height_reg_n_0_[22] ),
        .O(int_threshold_height0[22]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_height_reg_n_0_[23] ),
        .O(int_threshold_height0[23]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_height_reg_n_0_[24] ),
        .O(int_threshold_height0[24]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_height_reg_n_0_[25] ),
        .O(int_threshold_height0[25]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_height_reg_n_0_[26] ),
        .O(int_threshold_height0[26]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_height_reg_n_0_[27] ),
        .O(int_threshold_height0[27]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_height_reg_n_0_[28] ),
        .O(int_threshold_height0[28]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_height_reg_n_0_[29] ),
        .O(int_threshold_height0[29]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_height[2]),
        .O(int_threshold_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_height_reg_n_0_[30] ),
        .O(int_threshold_height0[30]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_threshold_height[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_rows[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_threshold_height[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_height_reg_n_0_[31] ),
        .O(int_threshold_height0[31]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_height[3]),
        .O(int_threshold_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_height[4]),
        .O(int_threshold_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_height[5]),
        .O(int_threshold_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_height[6]),
        .O(int_threshold_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_height[7]),
        .O(int_threshold_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_height[8]),
        .O(int_threshold_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_height[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_height[9]),
        .O(int_threshold_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[0]),
        .Q(threshold_height[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[10]),
        .Q(threshold_height[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[11]),
        .Q(threshold_height[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[12]),
        .Q(threshold_height[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[13]),
        .Q(threshold_height[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[14]),
        .Q(threshold_height[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[15]),
        .Q(threshold_height[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[16] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[16]),
        .Q(\int_threshold_height_reg_n_0_[16] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[17] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[17]),
        .Q(\int_threshold_height_reg_n_0_[17] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[18] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[18]),
        .Q(\int_threshold_height_reg_n_0_[18] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[19] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[19]),
        .Q(\int_threshold_height_reg_n_0_[19] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[1]),
        .Q(threshold_height[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[20] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[20]),
        .Q(\int_threshold_height_reg_n_0_[20] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[21] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[21]),
        .Q(\int_threshold_height_reg_n_0_[21] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[22] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[22]),
        .Q(\int_threshold_height_reg_n_0_[22] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[23] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[23]),
        .Q(\int_threshold_height_reg_n_0_[23] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[24] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[24]),
        .Q(\int_threshold_height_reg_n_0_[24] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[25] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[25]),
        .Q(\int_threshold_height_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[26] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[26]),
        .Q(\int_threshold_height_reg_n_0_[26] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[27] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[27]),
        .Q(\int_threshold_height_reg_n_0_[27] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[28] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[28]),
        .Q(\int_threshold_height_reg_n_0_[28] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[29] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[29]),
        .Q(\int_threshold_height_reg_n_0_[29] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[2]),
        .Q(threshold_height[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[30] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[30]),
        .Q(\int_threshold_height_reg_n_0_[30] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[31] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[31]),
        .Q(\int_threshold_height_reg_n_0_[31] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[3]),
        .Q(threshold_height[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[4]),
        .Q(threshold_height[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[5]),
        .Q(threshold_height[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[6]),
        .Q(threshold_height[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[7]),
        .Q(threshold_height[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[8]),
        .Q(threshold_height[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_threshold_height[31]_i_1_n_0 ),
        .D(int_threshold_height0[9]),
        .Q(threshold_height[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_width[0]),
        .O(int_threshold_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_width[10]),
        .O(int_threshold_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_width[11]),
        .O(int_threshold_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_width[12]),
        .O(int_threshold_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_width[13]),
        .O(int_threshold_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_width[14]),
        .O(int_threshold_width0[14]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_width[15]),
        .O(int_threshold_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_width_reg_n_0_[16] ),
        .O(int_threshold_width0[16]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_width_reg_n_0_[17] ),
        .O(int_threshold_width0[17]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_width_reg_n_0_[18] ),
        .O(int_threshold_width0[18]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_width_reg_n_0_[19] ),
        .O(int_threshold_width0[19]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_width[1]),
        .O(int_threshold_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_width_reg_n_0_[20] ),
        .O(int_threshold_width0[20]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_width_reg_n_0_[21] ),
        .O(int_threshold_width0[21]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_width_reg_n_0_[22] ),
        .O(int_threshold_width0[22]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_threshold_width_reg_n_0_[23] ),
        .O(int_threshold_width0[23]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_width_reg_n_0_[24] ),
        .O(int_threshold_width0[24]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_width_reg_n_0_[25] ),
        .O(int_threshold_width0[25]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_width_reg_n_0_[26] ),
        .O(int_threshold_width0[26]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_width_reg_n_0_[27] ),
        .O(int_threshold_width0[27]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_width_reg_n_0_[28] ),
        .O(int_threshold_width0[28]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_width_reg_n_0_[29] ),
        .O(int_threshold_width0[29]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_width[2]),
        .O(int_threshold_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_width_reg_n_0_[30] ),
        .O(int_threshold_width0[30]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_threshold_width[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_threshold_width[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_threshold_width_reg_n_0_[31] ),
        .O(int_threshold_width0[31]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_width[3]),
        .O(int_threshold_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_width[4]),
        .O(int_threshold_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_width[5]),
        .O(int_threshold_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_width[6]),
        .O(int_threshold_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(threshold_width[7]),
        .O(int_threshold_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_width[8]),
        .O(int_threshold_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold_width[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(threshold_width[9]),
        .O(int_threshold_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[0]),
        .Q(threshold_width[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[10]),
        .Q(threshold_width[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[11]),
        .Q(threshold_width[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[12]),
        .Q(threshold_width[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[13]),
        .Q(threshold_width[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[14]),
        .Q(threshold_width[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[15]),
        .Q(threshold_width[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[16] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[16]),
        .Q(\int_threshold_width_reg_n_0_[16] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[17] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[17]),
        .Q(\int_threshold_width_reg_n_0_[17] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[18] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[18]),
        .Q(\int_threshold_width_reg_n_0_[18] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[19] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[19]),
        .Q(\int_threshold_width_reg_n_0_[19] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[1]),
        .Q(threshold_width[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[20] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[20]),
        .Q(\int_threshold_width_reg_n_0_[20] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[21] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[21]),
        .Q(\int_threshold_width_reg_n_0_[21] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[22] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[22]),
        .Q(\int_threshold_width_reg_n_0_[22] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[23] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[23]),
        .Q(\int_threshold_width_reg_n_0_[23] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[24] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[24]),
        .Q(\int_threshold_width_reg_n_0_[24] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[25] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[25]),
        .Q(\int_threshold_width_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[26] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[26]),
        .Q(\int_threshold_width_reg_n_0_[26] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[27] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[27]),
        .Q(\int_threshold_width_reg_n_0_[27] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[28] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[28]),
        .Q(\int_threshold_width_reg_n_0_[28] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[29] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[29]),
        .Q(\int_threshold_width_reg_n_0_[29] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[2]),
        .Q(threshold_width[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[30] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[30]),
        .Q(\int_threshold_width_reg_n_0_[30] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[31] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[31]),
        .Q(\int_threshold_width_reg_n_0_[31] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[3]),
        .Q(threshold_width[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[4]),
        .Q(threshold_width[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[5]),
        .Q(threshold_width[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[6]),
        .Q(threshold_width[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[7]),
        .Q(threshold_width[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[8]),
        .Q(threshold_width[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_threshold_width[31]_i_1_n_0 ),
        .D(int_threshold_width0[9]),
        .Q(threshold_width[9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[3]_i_5__0 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .O(Block_Mat_exit2817_p_U0_ap_start));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(ar_hs),
        .I5(s_axi_AXILiteS_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[0]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(int_gie_reg_n_0),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[0]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_5 
       (.I0(rows[0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_min[0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[0]_i_7_n_0 ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_6 
       (.I0(cols[0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_max[0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[0]_i_8_n_0 ),
        .O(\rdata[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_7 
       (.I0(threshold_width[0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_y_min[0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(ap_start),
        .O(\rdata[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_8 
       (.I0(threshold_height[0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_y_max[0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(cols[10]),
        .I1(threshold_height[10]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[10]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(threshold_width[10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(cols[11]),
        .I1(threshold_height[11]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[11]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(threshold_width[11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(cols[12]),
        .I1(threshold_height[12]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[12]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(threshold_width[12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(cols[13]),
        .I1(threshold_height[13]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[13]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(threshold_width[13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(cols[14]),
        .I1(threshold_height[14]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[14]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(threshold_width[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1 
       (.I0(cols[15]),
        .I1(threshold_height[15]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[15]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(threshold_width[15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1 
       (.I0(cols[16]),
        .I1(\int_threshold_height_reg_n_0_[16] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[16]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[16] ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1 
       (.I0(cols[17]),
        .I1(\int_threshold_height_reg_n_0_[17] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[17]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[17] ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1 
       (.I0(cols[18]),
        .I1(\int_threshold_height_reg_n_0_[18] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[18]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[18] ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1 
       (.I0(cols[19]),
        .I1(\int_threshold_height_reg_n_0_[19] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[19]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[19] ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[1]_i_1 
       (.I0(rdata),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(s_axi_AXILiteS_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5055505550555044)) 
    \rdata[1]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\rdata[1]_i_5_n_0 ),
        .I5(\rdata[1]_i_6_n_0 ),
        .O(rdata));
  LUT4 #(
    .INIT(16'h00CA)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_7_n_0 ),
        .I1(\rdata[1]_i_8_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(p_1_in),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0800080808000000)) 
    \rdata[1]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_x_max[1]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(cols[1]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \rdata[1]_i_6 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_x_min[1]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(rows[1]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_7 
       (.I0(threshold_width[1]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_y_min[1]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(int_ap_done),
        .O(\rdata[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_8 
       (.I0(threshold_height[1]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_y_max[1]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(p_0_in),
        .O(\rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1 
       (.I0(cols[20]),
        .I1(\int_threshold_height_reg_n_0_[20] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[20]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[20] ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1 
       (.I0(cols[21]),
        .I1(\int_threshold_height_reg_n_0_[21] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[21]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[21] ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1 
       (.I0(cols[22]),
        .I1(\int_threshold_height_reg_n_0_[22] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[22]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[22] ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1 
       (.I0(cols[23]),
        .I1(\int_threshold_height_reg_n_0_[23] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[23]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[23] ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(cols[24]),
        .I1(\int_threshold_height_reg_n_0_[24] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[24]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[24] ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(cols[25]),
        .I1(\int_threshold_height_reg_n_0_[25] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[25]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[25] ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(cols[26]),
        .I1(\int_threshold_height_reg_n_0_[26] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[26]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[26] ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(cols[27]),
        .I1(\int_threshold_height_reg_n_0_[27] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[27]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[27] ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(cols[28]),
        .I1(\int_threshold_height_reg_n_0_[28] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[28]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[28] ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(cols[29]),
        .I1(\int_threshold_height_reg_n_0_[29] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[29]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[29] ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[2]_i_2 
       (.I0(rows[2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_min[2]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[2]_i_4_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[2]_i_3 
       (.I0(cols[2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_max[2]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[2]_i_5_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_4 
       (.I0(threshold_width[2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_y_min[2]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(int_ap_idle),
        .O(\rdata[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_5 
       (.I0(threshold_height[2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_max[2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(cols[30]),
        .I1(\int_threshold_height_reg_n_0_[30] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[30]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[30] ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .I2(\rdata[31]_i_4_n_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(cols[31]),
        .I1(\int_threshold_height_reg_n_0_[31] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[31]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_threshold_width_reg_n_0_[31] ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000006)) 
    \rdata[31]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[3]_i_2 
       (.I0(rows[3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_min[3]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[3]_i_4_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[3]_i_3 
       (.I0(cols[3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_max[3]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[3]_i_5_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_4 
       (.I0(threshold_width[3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_y_min[3]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(int_ap_ready),
        .O(\rdata[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_5 
       (.I0(threshold_height[3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_max[3]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[4]_i_2 
       (.I0(rows[4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_min[4]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[4]_i_4_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[4]_i_3 
       (.I0(cols[4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_max[4]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[4]_i_5_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[4]_i_4 
       (.I0(threshold_width[4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_min[4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[4]_i_5 
       (.I0(threshold_height[4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_max[4]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[5]_i_2 
       (.I0(rows[5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_min[5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[5]_i_4_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[5]_i_3 
       (.I0(cols[5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_max[5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[5]_i_5_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[5]_i_4 
       (.I0(threshold_width[5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_min[5]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[5]_i_5 
       (.I0(threshold_height[5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_max[5]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[6]_i_2 
       (.I0(rows[6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_min[6]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[6]_i_4_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[6]_i_3 
       (.I0(cols[6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_max[6]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[6]_i_5_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[6]_i_4 
       (.I0(threshold_width[6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_min[6]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[6]_i_5 
       (.I0(threshold_height[6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_max[6]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[7]_i_3 
       (.I0(rows[7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_min[7]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[7]_i_5_n_0 ),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[7]_i_4 
       (.I0(cols[7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_x_max[7]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[7]_i_6_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_5 
       (.I0(threshold_width[7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(shrink_y_min[7]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(data0),
        .O(\rdata[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_6 
       (.I0(threshold_height[7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(shrink_y_max[7]),
        .O(\rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(cols[8]),
        .I1(threshold_height[8]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[8]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(threshold_width[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1 
       (.I0(cols[9]),
        .I1(threshold_height[9]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(rows[9]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(threshold_width[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(\rdata[0]_i_6_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[2]_i_3_n_0 ),
        .O(\rdata_reg[2]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[3]_i_3_n_0 ),
        .O(\rdata_reg[3]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .O(\rdata_reg[4]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata[5]_i_3_n_0 ),
        .O(\rdata_reg[5]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[6]_i_3_n_0 ),
        .O(\rdata_reg[6]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[7]_i_2_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[7]_i_2 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(\rdata[7]_i_4_n_0 ),
        .O(\rdata_reg[7]_i_2_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    start_once_reg_i_1
       (.I0(start_once_reg_reg),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h40404044)) 
    start_once_reg_i_2
       (.I0(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(internal_full_n_reg),
        .I4(internal_full_n_reg_0),
        .O(start_once_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_reduce_opr
   (DI,
    dst_data_stream_V_din,
    tmp_3_reg_237_pp0_iter1_reg0,
    D,
    Reduce_U0_ap_ready,
    grp_reduce_opr_fu_82_ap_start_reg_reg,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    E,
    \mOutPtr_reg[0]_0 ,
    mOutPtr110_out_0,
    \mOutPtr_reg[1] ,
    ap_clk,
    Q,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n,
    grp_reduce_opr_fu_82_ap_start_reg,
    img_1_data_stream_0_empty_n,
    Hdist_data_stream_0_full_n,
    img_1_cols_V_c_empty_n,
    img_1_rows_V_c_empty_n,
    Reduce_U0_ap_start,
    \ap_CS_fsm_reg[1]_0 ,
    \src_rows_V_read_reg_94_reg[31] ,
    Reduce_U0_src_cols_V_read,
    \ap_CS_fsm_reg[2]_0 ,
    \mOutPtr_reg[0]_1 ,
    start_once_reg_reg,
    SS);
  output [0:0]DI;
  output [15:0]dst_data_stream_V_din;
  output tmp_3_reg_237_pp0_iter1_reg0;
  output [1:0]D;
  output Reduce_U0_ap_ready;
  output grp_reduce_opr_fu_82_ap_start_reg_reg;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output [0:0]E;
  output \mOutPtr_reg[0]_0 ;
  output mOutPtr110_out_0;
  output \mOutPtr_reg[1] ;
  input ap_clk;
  input [31:0]Q;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n;
  input grp_reduce_opr_fu_82_ap_start_reg;
  input img_1_data_stream_0_empty_n;
  input Hdist_data_stream_0_full_n;
  input img_1_cols_V_c_empty_n;
  input img_1_rows_V_c_empty_n;
  input Reduce_U0_ap_start;
  input [1:0]\ap_CS_fsm_reg[1]_0 ;
  input [31:0]\src_rows_V_read_reg_94_reg[31] ;
  input Reduce_U0_src_cols_V_read;
  input \ap_CS_fsm_reg[2]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input start_once_reg_reg;
  input [0:0]SS;

  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire Hdist_data_stream_0_full_n;
  wire [31:0]Q;
  wire Reduce_U0_ap_ready;
  wire Reduce_U0_ap_start;
  wire Reduce_U0_src_cols_V_read;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG_reg[0][11]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][11]_i_1_n_1 ;
  wire \SRL_SIG_reg[0][11]_i_1_n_2 ;
  wire \SRL_SIG_reg[0][11]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][15]_i_2_n_1 ;
  wire \SRL_SIG_reg[0][15]_i_2_n_2 ;
  wire \SRL_SIG_reg[0][15]_i_2_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_1 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_3 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire [15:0]dst_data_stream_V_din;
  wire exitcond1_fu_148_p2;
  wire exitcond1_fu_148_p2_carry__0_i_1_n_0;
  wire exitcond1_fu_148_p2_carry__0_i_2_n_0;
  wire exitcond1_fu_148_p2_carry__0_i_3_n_0;
  wire exitcond1_fu_148_p2_carry__0_i_4_n_0;
  wire exitcond1_fu_148_p2_carry__0_n_0;
  wire exitcond1_fu_148_p2_carry__0_n_1;
  wire exitcond1_fu_148_p2_carry__0_n_2;
  wire exitcond1_fu_148_p2_carry__0_n_3;
  wire exitcond1_fu_148_p2_carry__1_i_1_n_0;
  wire exitcond1_fu_148_p2_carry__1_i_2_n_0;
  wire exitcond1_fu_148_p2_carry__1_i_3_n_0;
  wire exitcond1_fu_148_p2_carry__1_n_2;
  wire exitcond1_fu_148_p2_carry__1_n_3;
  wire exitcond1_fu_148_p2_carry_i_1_n_0;
  wire exitcond1_fu_148_p2_carry_i_2_n_0;
  wire exitcond1_fu_148_p2_carry_i_3_n_0;
  wire exitcond1_fu_148_p2_carry_i_4_n_0;
  wire exitcond1_fu_148_p2_carry_n_0;
  wire exitcond1_fu_148_p2_carry_n_1;
  wire exitcond1_fu_148_p2_carry_n_2;
  wire exitcond1_fu_148_p2_carry_n_3;
  wire exitcond_fu_159_p2_carry__0_i_1_n_0;
  wire exitcond_fu_159_p2_carry__0_i_2_n_0;
  wire exitcond_fu_159_p2_carry__0_i_3_n_0;
  wire exitcond_fu_159_p2_carry__0_i_4_n_0;
  wire exitcond_fu_159_p2_carry__0_n_0;
  wire exitcond_fu_159_p2_carry__0_n_1;
  wire exitcond_fu_159_p2_carry__0_n_2;
  wire exitcond_fu_159_p2_carry__0_n_3;
  wire exitcond_fu_159_p2_carry__1_i_1_n_0;
  wire exitcond_fu_159_p2_carry__1_i_2_n_0;
  wire exitcond_fu_159_p2_carry__1_i_3_n_0;
  wire exitcond_fu_159_p2_carry__1_n_2;
  wire exitcond_fu_159_p2_carry__1_n_3;
  wire exitcond_fu_159_p2_carry_i_1_n_0;
  wire exitcond_fu_159_p2_carry_i_2_n_0;
  wire exitcond_fu_159_p2_carry_i_3_n_0;
  wire exitcond_fu_159_p2_carry_i_4_n_0;
  wire exitcond_fu_159_p2_carry_n_0;
  wire exitcond_fu_159_p2_carry_n_1;
  wire exitcond_fu_159_p2_carry_n_2;
  wire exitcond_fu_159_p2_carry_n_3;
  wire grp_reduce_opr_fu_82_ap_start_reg;
  wire grp_reduce_opr_fu_82_ap_start_reg_reg;
  wire [31:0]i_V_fu_153_p2;
  wire i_V_fu_153_p2_carry__0_n_0;
  wire i_V_fu_153_p2_carry__0_n_1;
  wire i_V_fu_153_p2_carry__0_n_2;
  wire i_V_fu_153_p2_carry__0_n_3;
  wire i_V_fu_153_p2_carry__1_n_0;
  wire i_V_fu_153_p2_carry__1_n_1;
  wire i_V_fu_153_p2_carry__1_n_2;
  wire i_V_fu_153_p2_carry__1_n_3;
  wire i_V_fu_153_p2_carry__2_n_0;
  wire i_V_fu_153_p2_carry__2_n_1;
  wire i_V_fu_153_p2_carry__2_n_2;
  wire i_V_fu_153_p2_carry__2_n_3;
  wire i_V_fu_153_p2_carry__3_n_0;
  wire i_V_fu_153_p2_carry__3_n_1;
  wire i_V_fu_153_p2_carry__3_n_2;
  wire i_V_fu_153_p2_carry__3_n_3;
  wire i_V_fu_153_p2_carry__4_n_0;
  wire i_V_fu_153_p2_carry__4_n_1;
  wire i_V_fu_153_p2_carry__4_n_2;
  wire i_V_fu_153_p2_carry__4_n_3;
  wire i_V_fu_153_p2_carry__5_n_0;
  wire i_V_fu_153_p2_carry__5_n_1;
  wire i_V_fu_153_p2_carry__5_n_2;
  wire i_V_fu_153_p2_carry__5_n_3;
  wire i_V_fu_153_p2_carry__6_n_2;
  wire i_V_fu_153_p2_carry__6_n_3;
  wire i_V_fu_153_p2_carry_n_0;
  wire i_V_fu_153_p2_carry_n_1;
  wire i_V_fu_153_p2_carry_n_2;
  wire i_V_fu_153_p2_carry_n_3;
  wire [31:0]i_V_reg_223;
  wire img_1_cols_V_c_empty_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_rows_V_c_empty_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[3]_i_4__0_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1] ;
  wire [32:0]r_V_fu_142_p2;
  wire r_V_fu_142_p2_carry__0_i_1_n_0;
  wire r_V_fu_142_p2_carry__0_i_2_n_0;
  wire r_V_fu_142_p2_carry__0_i_3_n_0;
  wire r_V_fu_142_p2_carry__0_i_4_n_0;
  wire r_V_fu_142_p2_carry__0_n_0;
  wire r_V_fu_142_p2_carry__0_n_1;
  wire r_V_fu_142_p2_carry__0_n_2;
  wire r_V_fu_142_p2_carry__0_n_3;
  wire r_V_fu_142_p2_carry__1_i_1_n_0;
  wire r_V_fu_142_p2_carry__1_i_2_n_0;
  wire r_V_fu_142_p2_carry__1_i_3_n_0;
  wire r_V_fu_142_p2_carry__1_i_4_n_0;
  wire r_V_fu_142_p2_carry__1_n_0;
  wire r_V_fu_142_p2_carry__1_n_1;
  wire r_V_fu_142_p2_carry__1_n_2;
  wire r_V_fu_142_p2_carry__1_n_3;
  wire r_V_fu_142_p2_carry__2_i_1_n_0;
  wire r_V_fu_142_p2_carry__2_i_2_n_0;
  wire r_V_fu_142_p2_carry__2_i_3_n_0;
  wire r_V_fu_142_p2_carry__2_i_4_n_0;
  wire r_V_fu_142_p2_carry__2_n_0;
  wire r_V_fu_142_p2_carry__2_n_1;
  wire r_V_fu_142_p2_carry__2_n_2;
  wire r_V_fu_142_p2_carry__2_n_3;
  wire r_V_fu_142_p2_carry__3_i_1_n_0;
  wire r_V_fu_142_p2_carry__3_i_2_n_0;
  wire r_V_fu_142_p2_carry__3_i_3_n_0;
  wire r_V_fu_142_p2_carry__3_i_4_n_0;
  wire r_V_fu_142_p2_carry__3_n_0;
  wire r_V_fu_142_p2_carry__3_n_1;
  wire r_V_fu_142_p2_carry__3_n_2;
  wire r_V_fu_142_p2_carry__3_n_3;
  wire r_V_fu_142_p2_carry__4_i_1_n_0;
  wire r_V_fu_142_p2_carry__4_i_2_n_0;
  wire r_V_fu_142_p2_carry__4_i_3_n_0;
  wire r_V_fu_142_p2_carry__4_i_4_n_0;
  wire r_V_fu_142_p2_carry__4_n_0;
  wire r_V_fu_142_p2_carry__4_n_1;
  wire r_V_fu_142_p2_carry__4_n_2;
  wire r_V_fu_142_p2_carry__4_n_3;
  wire r_V_fu_142_p2_carry__5_i_1_n_0;
  wire r_V_fu_142_p2_carry__5_i_2_n_0;
  wire r_V_fu_142_p2_carry__5_i_3_n_0;
  wire r_V_fu_142_p2_carry__5_i_4_n_0;
  wire r_V_fu_142_p2_carry__5_n_0;
  wire r_V_fu_142_p2_carry__5_n_1;
  wire r_V_fu_142_p2_carry__5_n_2;
  wire r_V_fu_142_p2_carry__5_n_3;
  wire r_V_fu_142_p2_carry__6_i_1_n_0;
  wire r_V_fu_142_p2_carry__6_i_2_n_0;
  wire r_V_fu_142_p2_carry__6_i_3_n_0;
  wire r_V_fu_142_p2_carry__6_n_1;
  wire r_V_fu_142_p2_carry__6_n_2;
  wire r_V_fu_142_p2_carry__6_n_3;
  wire r_V_fu_142_p2_carry_i_1_n_0;
  wire r_V_fu_142_p2_carry_i_2_n_0;
  wire r_V_fu_142_p2_carry_i_3_n_0;
  wire r_V_fu_142_p2_carry_i_4_n_0;
  wire r_V_fu_142_p2_carry_n_0;
  wire r_V_fu_142_p2_carry_n_1;
  wire r_V_fu_142_p2_carry_n_2;
  wire r_V_fu_142_p2_carry_n_3;
  wire [32:0]r_V_reg_214;
  wire [31:0]\src_rows_V_read_reg_94_reg[31] ;
  wire start_once_reg_reg;
  wire t_V_1_reg_122;
  wire t_V_1_reg_1220;
  wire \t_V_1_reg_122[0]_i_4_n_0 ;
  wire [31:0]t_V_1_reg_122_reg;
  wire \t_V_1_reg_122_reg[0]_i_3_n_0 ;
  wire \t_V_1_reg_122_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_122_reg[0]_i_3_n_2 ;
  wire \t_V_1_reg_122_reg[0]_i_3_n_3 ;
  wire \t_V_1_reg_122_reg[0]_i_3_n_4 ;
  wire \t_V_1_reg_122_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_122_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_122_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_122_reg[12]_i_1_n_0 ;
  wire \t_V_1_reg_122_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_122_reg[12]_i_1_n_2 ;
  wire \t_V_1_reg_122_reg[12]_i_1_n_3 ;
  wire \t_V_1_reg_122_reg[12]_i_1_n_4 ;
  wire \t_V_1_reg_122_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_122_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_122_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_122_reg[16]_i_1_n_0 ;
  wire \t_V_1_reg_122_reg[16]_i_1_n_1 ;
  wire \t_V_1_reg_122_reg[16]_i_1_n_2 ;
  wire \t_V_1_reg_122_reg[16]_i_1_n_3 ;
  wire \t_V_1_reg_122_reg[16]_i_1_n_4 ;
  wire \t_V_1_reg_122_reg[16]_i_1_n_5 ;
  wire \t_V_1_reg_122_reg[16]_i_1_n_6 ;
  wire \t_V_1_reg_122_reg[16]_i_1_n_7 ;
  wire \t_V_1_reg_122_reg[20]_i_1_n_0 ;
  wire \t_V_1_reg_122_reg[20]_i_1_n_1 ;
  wire \t_V_1_reg_122_reg[20]_i_1_n_2 ;
  wire \t_V_1_reg_122_reg[20]_i_1_n_3 ;
  wire \t_V_1_reg_122_reg[20]_i_1_n_4 ;
  wire \t_V_1_reg_122_reg[20]_i_1_n_5 ;
  wire \t_V_1_reg_122_reg[20]_i_1_n_6 ;
  wire \t_V_1_reg_122_reg[20]_i_1_n_7 ;
  wire \t_V_1_reg_122_reg[24]_i_1_n_0 ;
  wire \t_V_1_reg_122_reg[24]_i_1_n_1 ;
  wire \t_V_1_reg_122_reg[24]_i_1_n_2 ;
  wire \t_V_1_reg_122_reg[24]_i_1_n_3 ;
  wire \t_V_1_reg_122_reg[24]_i_1_n_4 ;
  wire \t_V_1_reg_122_reg[24]_i_1_n_5 ;
  wire \t_V_1_reg_122_reg[24]_i_1_n_6 ;
  wire \t_V_1_reg_122_reg[24]_i_1_n_7 ;
  wire \t_V_1_reg_122_reg[28]_i_1_n_1 ;
  wire \t_V_1_reg_122_reg[28]_i_1_n_2 ;
  wire \t_V_1_reg_122_reg[28]_i_1_n_3 ;
  wire \t_V_1_reg_122_reg[28]_i_1_n_4 ;
  wire \t_V_1_reg_122_reg[28]_i_1_n_5 ;
  wire \t_V_1_reg_122_reg[28]_i_1_n_6 ;
  wire \t_V_1_reg_122_reg[28]_i_1_n_7 ;
  wire \t_V_1_reg_122_reg[4]_i_1_n_0 ;
  wire \t_V_1_reg_122_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_122_reg[4]_i_1_n_2 ;
  wire \t_V_1_reg_122_reg[4]_i_1_n_3 ;
  wire \t_V_1_reg_122_reg[4]_i_1_n_4 ;
  wire \t_V_1_reg_122_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_122_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_122_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_122_reg[8]_i_1_n_0 ;
  wire \t_V_1_reg_122_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_122_reg[8]_i_1_n_2 ;
  wire \t_V_1_reg_122_reg[8]_i_1_n_3 ;
  wire \t_V_1_reg_122_reg[8]_i_1_n_4 ;
  wire \t_V_1_reg_122_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_122_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_122_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_111;
  wire t_V_reg_111_0;
  wire tmp_1_fu_82;
  wire tmp_1_fu_820;
  wire \tmp_1_fu_82[0]_i_4_n_0 ;
  wire [15:0]tmp_1_fu_82_reg;
  wire \tmp_1_fu_82_reg[0]_i_3_n_0 ;
  wire \tmp_1_fu_82_reg[0]_i_3_n_1 ;
  wire \tmp_1_fu_82_reg[0]_i_3_n_2 ;
  wire \tmp_1_fu_82_reg[0]_i_3_n_3 ;
  wire \tmp_1_fu_82_reg[0]_i_3_n_4 ;
  wire \tmp_1_fu_82_reg[0]_i_3_n_5 ;
  wire \tmp_1_fu_82_reg[0]_i_3_n_6 ;
  wire \tmp_1_fu_82_reg[0]_i_3_n_7 ;
  wire \tmp_1_fu_82_reg[12]_i_1_n_1 ;
  wire \tmp_1_fu_82_reg[12]_i_1_n_2 ;
  wire \tmp_1_fu_82_reg[12]_i_1_n_3 ;
  wire \tmp_1_fu_82_reg[12]_i_1_n_4 ;
  wire \tmp_1_fu_82_reg[12]_i_1_n_5 ;
  wire \tmp_1_fu_82_reg[12]_i_1_n_6 ;
  wire \tmp_1_fu_82_reg[12]_i_1_n_7 ;
  wire \tmp_1_fu_82_reg[4]_i_1_n_0 ;
  wire \tmp_1_fu_82_reg[4]_i_1_n_1 ;
  wire \tmp_1_fu_82_reg[4]_i_1_n_2 ;
  wire \tmp_1_fu_82_reg[4]_i_1_n_3 ;
  wire \tmp_1_fu_82_reg[4]_i_1_n_4 ;
  wire \tmp_1_fu_82_reg[4]_i_1_n_5 ;
  wire \tmp_1_fu_82_reg[4]_i_1_n_6 ;
  wire \tmp_1_fu_82_reg[4]_i_1_n_7 ;
  wire \tmp_1_fu_82_reg[8]_i_1_n_0 ;
  wire \tmp_1_fu_82_reg[8]_i_1_n_1 ;
  wire \tmp_1_fu_82_reg[8]_i_1_n_2 ;
  wire \tmp_1_fu_82_reg[8]_i_1_n_3 ;
  wire \tmp_1_fu_82_reg[8]_i_1_n_4 ;
  wire \tmp_1_fu_82_reg[8]_i_1_n_5 ;
  wire \tmp_1_fu_82_reg[8]_i_1_n_6 ;
  wire \tmp_1_fu_82_reg[8]_i_1_n_7 ;
  wire tmp_3_fu_174_p2;
  wire tmp_3_fu_174_p2_carry__0_i_1_n_0;
  wire tmp_3_fu_174_p2_carry__0_i_2_n_0;
  wire tmp_3_fu_174_p2_carry__0_i_3_n_0;
  wire tmp_3_fu_174_p2_carry__0_i_4_n_0;
  wire tmp_3_fu_174_p2_carry__0_n_0;
  wire tmp_3_fu_174_p2_carry__0_n_1;
  wire tmp_3_fu_174_p2_carry__0_n_2;
  wire tmp_3_fu_174_p2_carry__0_n_3;
  wire tmp_3_fu_174_p2_carry__1_i_1_n_0;
  wire tmp_3_fu_174_p2_carry__1_i_2_n_0;
  wire tmp_3_fu_174_p2_carry__1_i_3_n_0;
  wire tmp_3_fu_174_p2_carry__1_n_2;
  wire tmp_3_fu_174_p2_carry__1_n_3;
  wire tmp_3_fu_174_p2_carry_i_1_n_0;
  wire tmp_3_fu_174_p2_carry_i_2_n_0;
  wire tmp_3_fu_174_p2_carry_i_3_n_0;
  wire tmp_3_fu_174_p2_carry_i_4_n_0;
  wire tmp_3_fu_174_p2_carry_n_0;
  wire tmp_3_fu_174_p2_carry_n_1;
  wire tmp_3_fu_174_p2_carry_n_2;
  wire tmp_3_fu_174_p2_carry_n_3;
  wire tmp_3_reg_237;
  wire \tmp_3_reg_237[0]_i_1_n_0 ;
  wire tmp_3_reg_237_pp0_iter1_reg;
  wire tmp_3_reg_237_pp0_iter1_reg0;
  wire \tmp_3_reg_237_pp0_iter1_reg[0]_i_1_n_0 ;
  wire [3:3]\NLW_SRL_SIG_reg[0][15]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_exitcond1_fu_148_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond1_fu_148_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond1_fu_148_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond1_fu_148_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_159_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_159_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_fu_159_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_159_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_i_V_fu_153_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_153_p2_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_r_V_fu_142_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_t_V_1_reg_122_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_fu_82_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_tmp_3_fu_174_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_3_fu_174_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_3_fu_174_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_3_fu_174_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(Hdist_data_stream_0_full_n),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(tmp_3_reg_237_pp0_iter1_reg),
        .I4(img_1_data_stream_0_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(tmp_1_fu_82_reg[0]),
        .I1(DI),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  CARRY4 \SRL_SIG_reg[0][11]_i_1 
       (.CI(\SRL_SIG_reg[0][7]_i_1_n_0 ),
        .CO({\SRL_SIG_reg[0][11]_i_1_n_0 ,\SRL_SIG_reg[0][11]_i_1_n_1 ,\SRL_SIG_reg[0][11]_i_1_n_2 ,\SRL_SIG_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_data_stream_V_din[11:8]),
        .S(tmp_1_fu_82_reg[11:8]));
  CARRY4 \SRL_SIG_reg[0][15]_i_2 
       (.CI(\SRL_SIG_reg[0][11]_i_1_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][15]_i_2_CO_UNCONNECTED [3],\SRL_SIG_reg[0][15]_i_2_n_1 ,\SRL_SIG_reg[0][15]_i_2_n_2 ,\SRL_SIG_reg[0][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_data_stream_V_din[15:12]),
        .S(tmp_1_fu_82_reg[15:12]));
  CARRY4 \SRL_SIG_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_1_n_0 ,\SRL_SIG_reg[0][3]_i_1_n_1 ,\SRL_SIG_reg[0][3]_i_1_n_2 ,\SRL_SIG_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_82_reg[3:0]),
        .O(dst_data_stream_V_din[3:0]),
        .S({tmp_1_fu_82_reg[3:1],\SRL_SIG[0][3]_i_2_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_1 
       (.CI(\SRL_SIG_reg[0][3]_i_1_n_0 ),
        .CO({\SRL_SIG_reg[0][7]_i_1_n_0 ,\SRL_SIG_reg[0][7]_i_1_n_1 ,\SRL_SIG_reg[0][7]_i_1_n_2 ,\SRL_SIG_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_82_reg[7:4]),
        .O(dst_data_stream_V_din[7:4]),
        .S(tmp_1_fu_82_reg[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_reduce_opr_fu_82_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond1_fu_148_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(img_1_cols_V_c_empty_n),
        .I1(img_1_rows_V_c_empty_n),
        .I2(Reduce_U0_ap_start),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(Reduce_U0_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_reduce_opr_fu_82_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h800080FF)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(img_1_cols_V_c_empty_n),
        .I1(img_1_rows_V_c_empty_n),
        .I2(Reduce_U0_ap_start),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(Reduce_U0_ap_ready),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hF0202020)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_reduce_opr_fu_82_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(exitcond1_fu_148_p2),
        .I4(ap_CS_fsm_state2),
        .O(Reduce_U0_ap_ready));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(exitcond1_fu_148_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm[2]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000544400000000)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(Hdist_data_stream_0_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(tmp_3_reg_237_pp0_iter1_reg),
        .I3(img_1_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_block_pp0_stage0_subdone));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond1_fu_148_p2),
        .I3(ap_rst_n),
        .I4(tmp_3_reg_237_pp0_iter1_reg0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hA2A2A2A200A2A2A2)) 
    ap_enable_reg_pp0_iter0_i_2__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(img_1_data_stream_0_empty_n),
        .I3(tmp_3_reg_237_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(Hdist_data_stream_0_full_n),
        .O(tmp_3_reg_237_pp0_iter1_reg0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(exitcond1_fu_148_p2),
        .I5(ap_CS_fsm_state2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  CARRY4 exitcond1_fu_148_p2_carry
       (.CI(1'b0),
        .CO({exitcond1_fu_148_p2_carry_n_0,exitcond1_fu_148_p2_carry_n_1,exitcond1_fu_148_p2_carry_n_2,exitcond1_fu_148_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_fu_148_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond1_fu_148_p2_carry_i_1_n_0,exitcond1_fu_148_p2_carry_i_2_n_0,exitcond1_fu_148_p2_carry_i_3_n_0,exitcond1_fu_148_p2_carry_i_4_n_0}));
  CARRY4 exitcond1_fu_148_p2_carry__0
       (.CI(exitcond1_fu_148_p2_carry_n_0),
        .CO({exitcond1_fu_148_p2_carry__0_n_0,exitcond1_fu_148_p2_carry__0_n_1,exitcond1_fu_148_p2_carry__0_n_2,exitcond1_fu_148_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_fu_148_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond1_fu_148_p2_carry__0_i_1_n_0,exitcond1_fu_148_p2_carry__0_i_2_n_0,exitcond1_fu_148_p2_carry__0_i_3_n_0,exitcond1_fu_148_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry__0_i_1
       (.I0(t_V_reg_111[21]),
        .I1(\src_rows_V_read_reg_94_reg[31] [21]),
        .I2(\src_rows_V_read_reg_94_reg[31] [22]),
        .I3(t_V_reg_111[22]),
        .I4(\src_rows_V_read_reg_94_reg[31] [23]),
        .I5(t_V_reg_111[23]),
        .O(exitcond1_fu_148_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry__0_i_2
       (.I0(t_V_reg_111[18]),
        .I1(\src_rows_V_read_reg_94_reg[31] [18]),
        .I2(\src_rows_V_read_reg_94_reg[31] [19]),
        .I3(t_V_reg_111[19]),
        .I4(\src_rows_V_read_reg_94_reg[31] [20]),
        .I5(t_V_reg_111[20]),
        .O(exitcond1_fu_148_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry__0_i_3
       (.I0(t_V_reg_111[15]),
        .I1(\src_rows_V_read_reg_94_reg[31] [15]),
        .I2(\src_rows_V_read_reg_94_reg[31] [16]),
        .I3(t_V_reg_111[16]),
        .I4(\src_rows_V_read_reg_94_reg[31] [17]),
        .I5(t_V_reg_111[17]),
        .O(exitcond1_fu_148_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry__0_i_4
       (.I0(t_V_reg_111[12]),
        .I1(\src_rows_V_read_reg_94_reg[31] [12]),
        .I2(\src_rows_V_read_reg_94_reg[31] [13]),
        .I3(t_V_reg_111[13]),
        .I4(\src_rows_V_read_reg_94_reg[31] [14]),
        .I5(t_V_reg_111[14]),
        .O(exitcond1_fu_148_p2_carry__0_i_4_n_0));
  CARRY4 exitcond1_fu_148_p2_carry__1
       (.CI(exitcond1_fu_148_p2_carry__0_n_0),
        .CO({NLW_exitcond1_fu_148_p2_carry__1_CO_UNCONNECTED[3],exitcond1_fu_148_p2,exitcond1_fu_148_p2_carry__1_n_2,exitcond1_fu_148_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_fu_148_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond1_fu_148_p2_carry__1_i_1_n_0,exitcond1_fu_148_p2_carry__1_i_2_n_0,exitcond1_fu_148_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond1_fu_148_p2_carry__1_i_1
       (.I0(t_V_reg_111[30]),
        .I1(\src_rows_V_read_reg_94_reg[31] [30]),
        .I2(\src_rows_V_read_reg_94_reg[31] [31]),
        .I3(t_V_reg_111[31]),
        .O(exitcond1_fu_148_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry__1_i_2
       (.I0(t_V_reg_111[27]),
        .I1(\src_rows_V_read_reg_94_reg[31] [27]),
        .I2(\src_rows_V_read_reg_94_reg[31] [28]),
        .I3(t_V_reg_111[28]),
        .I4(\src_rows_V_read_reg_94_reg[31] [29]),
        .I5(t_V_reg_111[29]),
        .O(exitcond1_fu_148_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry__1_i_3
       (.I0(t_V_reg_111[24]),
        .I1(\src_rows_V_read_reg_94_reg[31] [24]),
        .I2(\src_rows_V_read_reg_94_reg[31] [25]),
        .I3(t_V_reg_111[25]),
        .I4(\src_rows_V_read_reg_94_reg[31] [26]),
        .I5(t_V_reg_111[26]),
        .O(exitcond1_fu_148_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry_i_1
       (.I0(t_V_reg_111[9]),
        .I1(\src_rows_V_read_reg_94_reg[31] [9]),
        .I2(\src_rows_V_read_reg_94_reg[31] [10]),
        .I3(t_V_reg_111[10]),
        .I4(\src_rows_V_read_reg_94_reg[31] [11]),
        .I5(t_V_reg_111[11]),
        .O(exitcond1_fu_148_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry_i_2
       (.I0(t_V_reg_111[6]),
        .I1(\src_rows_V_read_reg_94_reg[31] [6]),
        .I2(\src_rows_V_read_reg_94_reg[31] [7]),
        .I3(t_V_reg_111[7]),
        .I4(\src_rows_V_read_reg_94_reg[31] [8]),
        .I5(t_V_reg_111[8]),
        .O(exitcond1_fu_148_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry_i_3
       (.I0(t_V_reg_111[3]),
        .I1(\src_rows_V_read_reg_94_reg[31] [3]),
        .I2(\src_rows_V_read_reg_94_reg[31] [4]),
        .I3(t_V_reg_111[4]),
        .I4(\src_rows_V_read_reg_94_reg[31] [5]),
        .I5(t_V_reg_111[5]),
        .O(exitcond1_fu_148_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_fu_148_p2_carry_i_4
       (.I0(t_V_reg_111[0]),
        .I1(\src_rows_V_read_reg_94_reg[31] [0]),
        .I2(\src_rows_V_read_reg_94_reg[31] [1]),
        .I3(t_V_reg_111[1]),
        .I4(\src_rows_V_read_reg_94_reg[31] [2]),
        .I5(t_V_reg_111[2]),
        .O(exitcond1_fu_148_p2_carry_i_4_n_0));
  CARRY4 exitcond_fu_159_p2_carry
       (.CI(1'b0),
        .CO({exitcond_fu_159_p2_carry_n_0,exitcond_fu_159_p2_carry_n_1,exitcond_fu_159_p2_carry_n_2,exitcond_fu_159_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_159_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_159_p2_carry_i_1_n_0,exitcond_fu_159_p2_carry_i_2_n_0,exitcond_fu_159_p2_carry_i_3_n_0,exitcond_fu_159_p2_carry_i_4_n_0}));
  CARRY4 exitcond_fu_159_p2_carry__0
       (.CI(exitcond_fu_159_p2_carry_n_0),
        .CO({exitcond_fu_159_p2_carry__0_n_0,exitcond_fu_159_p2_carry__0_n_1,exitcond_fu_159_p2_carry__0_n_2,exitcond_fu_159_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_159_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_159_p2_carry__0_i_1_n_0,exitcond_fu_159_p2_carry__0_i_2_n_0,exitcond_fu_159_p2_carry__0_i_3_n_0,exitcond_fu_159_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry__0_i_1
       (.I0(t_V_1_reg_122_reg[21]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(t_V_1_reg_122_reg[22]),
        .I4(Q[23]),
        .I5(t_V_1_reg_122_reg[23]),
        .O(exitcond_fu_159_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry__0_i_2
       (.I0(t_V_1_reg_122_reg[18]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(t_V_1_reg_122_reg[19]),
        .I4(Q[20]),
        .I5(t_V_1_reg_122_reg[20]),
        .O(exitcond_fu_159_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry__0_i_3
       (.I0(t_V_1_reg_122_reg[15]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(t_V_1_reg_122_reg[16]),
        .I4(Q[17]),
        .I5(t_V_1_reg_122_reg[17]),
        .O(exitcond_fu_159_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry__0_i_4
       (.I0(t_V_1_reg_122_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(t_V_1_reg_122_reg[13]),
        .I4(Q[14]),
        .I5(t_V_1_reg_122_reg[14]),
        .O(exitcond_fu_159_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_fu_159_p2_carry__1
       (.CI(exitcond_fu_159_p2_carry__0_n_0),
        .CO({NLW_exitcond_fu_159_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,exitcond_fu_159_p2_carry__1_n_2,exitcond_fu_159_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_159_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_fu_159_p2_carry__1_i_1_n_0,exitcond_fu_159_p2_carry__1_i_2_n_0,exitcond_fu_159_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_fu_159_p2_carry__1_i_1
       (.I0(t_V_1_reg_122_reg[30]),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(t_V_1_reg_122_reg[31]),
        .O(exitcond_fu_159_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry__1_i_2
       (.I0(t_V_1_reg_122_reg[27]),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(t_V_1_reg_122_reg[28]),
        .I4(Q[29]),
        .I5(t_V_1_reg_122_reg[29]),
        .O(exitcond_fu_159_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry__1_i_3
       (.I0(t_V_1_reg_122_reg[24]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(t_V_1_reg_122_reg[25]),
        .I4(Q[26]),
        .I5(t_V_1_reg_122_reg[26]),
        .O(exitcond_fu_159_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry_i_1
       (.I0(t_V_1_reg_122_reg[9]),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(t_V_1_reg_122_reg[10]),
        .I4(Q[11]),
        .I5(t_V_1_reg_122_reg[11]),
        .O(exitcond_fu_159_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry_i_2
       (.I0(t_V_1_reg_122_reg[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(t_V_1_reg_122_reg[7]),
        .I4(Q[8]),
        .I5(t_V_1_reg_122_reg[8]),
        .O(exitcond_fu_159_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry_i_3
       (.I0(t_V_1_reg_122_reg[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(t_V_1_reg_122_reg[4]),
        .I4(Q[5]),
        .I5(t_V_1_reg_122_reg[5]),
        .O(exitcond_fu_159_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_159_p2_carry_i_4
       (.I0(t_V_1_reg_122_reg[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(t_V_1_reg_122_reg[1]),
        .I4(Q[2]),
        .I5(t_V_1_reg_122_reg[2]),
        .O(exitcond_fu_159_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_reduce_opr_fu_82_ap_start_reg_i_1
       (.I0(Reduce_U0_src_cols_V_read),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond1_fu_148_p2),
        .I3(grp_reduce_opr_fu_82_ap_start_reg),
        .O(grp_reduce_opr_fu_82_ap_start_reg_reg));
  CARRY4 i_V_fu_153_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_153_p2_carry_n_0,i_V_fu_153_p2_carry_n_1,i_V_fu_153_p2_carry_n_2,i_V_fu_153_p2_carry_n_3}),
        .CYINIT(t_V_reg_111[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_153_p2[4:1]),
        .S(t_V_reg_111[4:1]));
  CARRY4 i_V_fu_153_p2_carry__0
       (.CI(i_V_fu_153_p2_carry_n_0),
        .CO({i_V_fu_153_p2_carry__0_n_0,i_V_fu_153_p2_carry__0_n_1,i_V_fu_153_p2_carry__0_n_2,i_V_fu_153_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_153_p2[8:5]),
        .S(t_V_reg_111[8:5]));
  CARRY4 i_V_fu_153_p2_carry__1
       (.CI(i_V_fu_153_p2_carry__0_n_0),
        .CO({i_V_fu_153_p2_carry__1_n_0,i_V_fu_153_p2_carry__1_n_1,i_V_fu_153_p2_carry__1_n_2,i_V_fu_153_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_153_p2[12:9]),
        .S(t_V_reg_111[12:9]));
  CARRY4 i_V_fu_153_p2_carry__2
       (.CI(i_V_fu_153_p2_carry__1_n_0),
        .CO({i_V_fu_153_p2_carry__2_n_0,i_V_fu_153_p2_carry__2_n_1,i_V_fu_153_p2_carry__2_n_2,i_V_fu_153_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_153_p2[16:13]),
        .S(t_V_reg_111[16:13]));
  CARRY4 i_V_fu_153_p2_carry__3
       (.CI(i_V_fu_153_p2_carry__2_n_0),
        .CO({i_V_fu_153_p2_carry__3_n_0,i_V_fu_153_p2_carry__3_n_1,i_V_fu_153_p2_carry__3_n_2,i_V_fu_153_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_153_p2[20:17]),
        .S(t_V_reg_111[20:17]));
  CARRY4 i_V_fu_153_p2_carry__4
       (.CI(i_V_fu_153_p2_carry__3_n_0),
        .CO({i_V_fu_153_p2_carry__4_n_0,i_V_fu_153_p2_carry__4_n_1,i_V_fu_153_p2_carry__4_n_2,i_V_fu_153_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_153_p2[24:21]),
        .S(t_V_reg_111[24:21]));
  CARRY4 i_V_fu_153_p2_carry__5
       (.CI(i_V_fu_153_p2_carry__4_n_0),
        .CO({i_V_fu_153_p2_carry__5_n_0,i_V_fu_153_p2_carry__5_n_1,i_V_fu_153_p2_carry__5_n_2,i_V_fu_153_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_153_p2[28:25]),
        .S(t_V_reg_111[28:25]));
  CARRY4 i_V_fu_153_p2_carry__6
       (.CI(i_V_fu_153_p2_carry__5_n_0),
        .CO({NLW_i_V_fu_153_p2_carry__6_CO_UNCONNECTED[3:2],i_V_fu_153_p2_carry__6_n_2,i_V_fu_153_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_153_p2_carry__6_O_UNCONNECTED[3],i_V_fu_153_p2[31:29]}),
        .S({1'b0,t_V_reg_111[31:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_223[0]_i_1 
       (.I0(t_V_reg_111[0]),
        .O(i_V_fu_153_p2[0]));
  FDRE \i_V_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[0]),
        .Q(i_V_reg_223[0]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[10]),
        .Q(i_V_reg_223[10]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[11]),
        .Q(i_V_reg_223[11]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[12]),
        .Q(i_V_reg_223[12]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[13]),
        .Q(i_V_reg_223[13]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[14]),
        .Q(i_V_reg_223[14]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[15]),
        .Q(i_V_reg_223[15]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[16]),
        .Q(i_V_reg_223[16]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[17]),
        .Q(i_V_reg_223[17]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[18]),
        .Q(i_V_reg_223[18]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[19]),
        .Q(i_V_reg_223[19]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[1]),
        .Q(i_V_reg_223[1]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[20]),
        .Q(i_V_reg_223[20]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[21]),
        .Q(i_V_reg_223[21]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[22]),
        .Q(i_V_reg_223[22]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[23]),
        .Q(i_V_reg_223[23]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[24]),
        .Q(i_V_reg_223[24]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[25]),
        .Q(i_V_reg_223[25]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[26]),
        .Q(i_V_reg_223[26]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[27]),
        .Q(i_V_reg_223[27]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[28]),
        .Q(i_V_reg_223[28]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[29]),
        .Q(i_V_reg_223[29]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[2]),
        .Q(i_V_reg_223[2]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[30]),
        .Q(i_V_reg_223[30]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[31]),
        .Q(i_V_reg_223[31]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[3]),
        .Q(i_V_reg_223[3]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[4]),
        .Q(i_V_reg_223[4]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[5]),
        .Q(i_V_reg_223[5]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[6]),
        .Q(i_V_reg_223[6]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[7]),
        .Q(i_V_reg_223[7]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[8]),
        .Q(i_V_reg_223[8]),
        .R(1'b0));
  FDRE \i_V_reg_223_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_153_p2[9]),
        .Q(i_V_reg_223[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__21 
       (.I0(img_1_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(tmp_3_reg_237_pp0_iter1_reg0),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(img_1_data_stream_0_empty_n),
        .I2(tmp_3_reg_237_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\ap_CS_fsm_reg[1]_0 [1]),
        .I5(Hdist_data_stream_0_full_n),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(img_1_data_stream_0_empty_n),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(img_1_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    \mOutPtr[3]_i_3__13 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_148_p2),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\mOutPtr[3]_i_4__0_n_0 ),
        .I4(Reduce_U0_ap_start),
        .I5(start_once_reg_reg),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[3]_i_4__0 
       (.I0(grp_reduce_opr_fu_82_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .O(\mOutPtr[3]_i_4__0_n_0 ));
  CARRY4 r_V_fu_142_p2_carry
       (.CI(1'b0),
        .CO({r_V_fu_142_p2_carry_n_0,r_V_fu_142_p2_carry_n_1,r_V_fu_142_p2_carry_n_2,r_V_fu_142_p2_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(r_V_fu_142_p2[4:1]),
        .S({r_V_fu_142_p2_carry_i_1_n_0,r_V_fu_142_p2_carry_i_2_n_0,r_V_fu_142_p2_carry_i_3_n_0,r_V_fu_142_p2_carry_i_4_n_0}));
  CARRY4 r_V_fu_142_p2_carry__0
       (.CI(r_V_fu_142_p2_carry_n_0),
        .CO({r_V_fu_142_p2_carry__0_n_0,r_V_fu_142_p2_carry__0_n_1,r_V_fu_142_p2_carry__0_n_2,r_V_fu_142_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(r_V_fu_142_p2[8:5]),
        .S({r_V_fu_142_p2_carry__0_i_1_n_0,r_V_fu_142_p2_carry__0_i_2_n_0,r_V_fu_142_p2_carry__0_i_3_n_0,r_V_fu_142_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__0_i_1
       (.I0(Q[8]),
        .O(r_V_fu_142_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__0_i_2
       (.I0(Q[7]),
        .O(r_V_fu_142_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__0_i_3
       (.I0(Q[6]),
        .O(r_V_fu_142_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__0_i_4
       (.I0(Q[5]),
        .O(r_V_fu_142_p2_carry__0_i_4_n_0));
  CARRY4 r_V_fu_142_p2_carry__1
       (.CI(r_V_fu_142_p2_carry__0_n_0),
        .CO({r_V_fu_142_p2_carry__1_n_0,r_V_fu_142_p2_carry__1_n_1,r_V_fu_142_p2_carry__1_n_2,r_V_fu_142_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(r_V_fu_142_p2[12:9]),
        .S({r_V_fu_142_p2_carry__1_i_1_n_0,r_V_fu_142_p2_carry__1_i_2_n_0,r_V_fu_142_p2_carry__1_i_3_n_0,r_V_fu_142_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__1_i_1
       (.I0(Q[12]),
        .O(r_V_fu_142_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__1_i_2
       (.I0(Q[11]),
        .O(r_V_fu_142_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__1_i_3
       (.I0(Q[10]),
        .O(r_V_fu_142_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__1_i_4
       (.I0(Q[9]),
        .O(r_V_fu_142_p2_carry__1_i_4_n_0));
  CARRY4 r_V_fu_142_p2_carry__2
       (.CI(r_V_fu_142_p2_carry__1_n_0),
        .CO({r_V_fu_142_p2_carry__2_n_0,r_V_fu_142_p2_carry__2_n_1,r_V_fu_142_p2_carry__2_n_2,r_V_fu_142_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(r_V_fu_142_p2[16:13]),
        .S({r_V_fu_142_p2_carry__2_i_1_n_0,r_V_fu_142_p2_carry__2_i_2_n_0,r_V_fu_142_p2_carry__2_i_3_n_0,r_V_fu_142_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__2_i_1
       (.I0(Q[16]),
        .O(r_V_fu_142_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__2_i_2
       (.I0(Q[15]),
        .O(r_V_fu_142_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__2_i_3
       (.I0(Q[14]),
        .O(r_V_fu_142_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__2_i_4
       (.I0(Q[13]),
        .O(r_V_fu_142_p2_carry__2_i_4_n_0));
  CARRY4 r_V_fu_142_p2_carry__3
       (.CI(r_V_fu_142_p2_carry__2_n_0),
        .CO({r_V_fu_142_p2_carry__3_n_0,r_V_fu_142_p2_carry__3_n_1,r_V_fu_142_p2_carry__3_n_2,r_V_fu_142_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(r_V_fu_142_p2[20:17]),
        .S({r_V_fu_142_p2_carry__3_i_1_n_0,r_V_fu_142_p2_carry__3_i_2_n_0,r_V_fu_142_p2_carry__3_i_3_n_0,r_V_fu_142_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__3_i_1
       (.I0(Q[20]),
        .O(r_V_fu_142_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__3_i_2
       (.I0(Q[19]),
        .O(r_V_fu_142_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__3_i_3
       (.I0(Q[18]),
        .O(r_V_fu_142_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__3_i_4
       (.I0(Q[17]),
        .O(r_V_fu_142_p2_carry__3_i_4_n_0));
  CARRY4 r_V_fu_142_p2_carry__4
       (.CI(r_V_fu_142_p2_carry__3_n_0),
        .CO({r_V_fu_142_p2_carry__4_n_0,r_V_fu_142_p2_carry__4_n_1,r_V_fu_142_p2_carry__4_n_2,r_V_fu_142_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(r_V_fu_142_p2[24:21]),
        .S({r_V_fu_142_p2_carry__4_i_1_n_0,r_V_fu_142_p2_carry__4_i_2_n_0,r_V_fu_142_p2_carry__4_i_3_n_0,r_V_fu_142_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__4_i_1
       (.I0(Q[24]),
        .O(r_V_fu_142_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__4_i_2
       (.I0(Q[23]),
        .O(r_V_fu_142_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__4_i_3
       (.I0(Q[22]),
        .O(r_V_fu_142_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__4_i_4
       (.I0(Q[21]),
        .O(r_V_fu_142_p2_carry__4_i_4_n_0));
  CARRY4 r_V_fu_142_p2_carry__5
       (.CI(r_V_fu_142_p2_carry__4_n_0),
        .CO({r_V_fu_142_p2_carry__5_n_0,r_V_fu_142_p2_carry__5_n_1,r_V_fu_142_p2_carry__5_n_2,r_V_fu_142_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(r_V_fu_142_p2[28:25]),
        .S({r_V_fu_142_p2_carry__5_i_1_n_0,r_V_fu_142_p2_carry__5_i_2_n_0,r_V_fu_142_p2_carry__5_i_3_n_0,r_V_fu_142_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__5_i_1
       (.I0(Q[28]),
        .O(r_V_fu_142_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__5_i_2
       (.I0(Q[27]),
        .O(r_V_fu_142_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__5_i_3
       (.I0(Q[26]),
        .O(r_V_fu_142_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__5_i_4
       (.I0(Q[25]),
        .O(r_V_fu_142_p2_carry__5_i_4_n_0));
  CARRY4 r_V_fu_142_p2_carry__6
       (.CI(r_V_fu_142_p2_carry__5_n_0),
        .CO({NLW_r_V_fu_142_p2_carry__6_CO_UNCONNECTED[3],r_V_fu_142_p2_carry__6_n_1,r_V_fu_142_p2_carry__6_n_2,r_V_fu_142_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[31:29]}),
        .O(r_V_fu_142_p2[32:29]),
        .S({1'b1,r_V_fu_142_p2_carry__6_i_1_n_0,r_V_fu_142_p2_carry__6_i_2_n_0,r_V_fu_142_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__6_i_1
       (.I0(Q[31]),
        .O(r_V_fu_142_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__6_i_2
       (.I0(Q[30]),
        .O(r_V_fu_142_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry__6_i_3
       (.I0(Q[29]),
        .O(r_V_fu_142_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry_i_1
       (.I0(Q[4]),
        .O(r_V_fu_142_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry_i_2
       (.I0(Q[3]),
        .O(r_V_fu_142_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry_i_3
       (.I0(Q[2]),
        .O(r_V_fu_142_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_142_p2_carry_i_4
       (.I0(Q[1]),
        .O(r_V_fu_142_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_214[0]_i_1 
       (.I0(Q[0]),
        .O(r_V_fu_142_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \r_V_reg_214[32]_i_1 
       (.I0(grp_reduce_opr_fu_82_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  FDRE \r_V_reg_214_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[0]),
        .Q(r_V_reg_214[0]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[10]),
        .Q(r_V_reg_214[10]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[11]),
        .Q(r_V_reg_214[11]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[12]),
        .Q(r_V_reg_214[12]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[13]),
        .Q(r_V_reg_214[13]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[14]),
        .Q(r_V_reg_214[14]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[15]),
        .Q(r_V_reg_214[15]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[16]),
        .Q(r_V_reg_214[16]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[17]),
        .Q(r_V_reg_214[17]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[18]),
        .Q(r_V_reg_214[18]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[19]),
        .Q(r_V_reg_214[19]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[1]),
        .Q(r_V_reg_214[1]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[20]),
        .Q(r_V_reg_214[20]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[21]),
        .Q(r_V_reg_214[21]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[22]),
        .Q(r_V_reg_214[22]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[23]),
        .Q(r_V_reg_214[23]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[24]),
        .Q(r_V_reg_214[24]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[25]),
        .Q(r_V_reg_214[25]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[26]),
        .Q(r_V_reg_214[26]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[27]),
        .Q(r_V_reg_214[27]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[28]),
        .Q(r_V_reg_214[28]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[29]),
        .Q(r_V_reg_214[29]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[2]),
        .Q(r_V_reg_214[2]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[30]),
        .Q(r_V_reg_214[30]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[31]),
        .Q(r_V_reg_214[31]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[32]),
        .Q(r_V_reg_214[32]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[3]),
        .Q(r_V_reg_214[3]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[4]),
        .Q(r_V_reg_214[4]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[5]),
        .Q(r_V_reg_214[5]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[6]),
        .Q(r_V_reg_214[6]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[7]),
        .Q(r_V_reg_214[7]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[8]),
        .Q(r_V_reg_214[8]),
        .R(1'b0));
  FDRE \r_V_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(r_V_fu_142_p2[9]),
        .Q(r_V_reg_214[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    \t_V_1_reg_122[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(exitcond1_fu_148_p2),
        .I5(ap_CS_fsm_state2),
        .O(t_V_1_reg_122));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_1_reg_122[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_1_reg_1220));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_122[0]_i_4 
       (.I0(t_V_1_reg_122_reg[0]),
        .O(\t_V_1_reg_122[0]_i_4_n_0 ));
  FDRE \t_V_1_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_122_reg[0]),
        .R(t_V_1_reg_122));
  CARRY4 \t_V_1_reg_122_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_122_reg[0]_i_3_n_0 ,\t_V_1_reg_122_reg[0]_i_3_n_1 ,\t_V_1_reg_122_reg[0]_i_3_n_2 ,\t_V_1_reg_122_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_122_reg[0]_i_3_n_4 ,\t_V_1_reg_122_reg[0]_i_3_n_5 ,\t_V_1_reg_122_reg[0]_i_3_n_6 ,\t_V_1_reg_122_reg[0]_i_3_n_7 }),
        .S({t_V_1_reg_122_reg[3:1],\t_V_1_reg_122[0]_i_4_n_0 }));
  FDRE \t_V_1_reg_122_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_122_reg[10]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[8]_i_1_n_4 ),
        .Q(t_V_1_reg_122_reg[11]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_122_reg[12]),
        .R(t_V_1_reg_122));
  CARRY4 \t_V_1_reg_122_reg[12]_i_1 
       (.CI(\t_V_1_reg_122_reg[8]_i_1_n_0 ),
        .CO({\t_V_1_reg_122_reg[12]_i_1_n_0 ,\t_V_1_reg_122_reg[12]_i_1_n_1 ,\t_V_1_reg_122_reg[12]_i_1_n_2 ,\t_V_1_reg_122_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_122_reg[12]_i_1_n_4 ,\t_V_1_reg_122_reg[12]_i_1_n_5 ,\t_V_1_reg_122_reg[12]_i_1_n_6 ,\t_V_1_reg_122_reg[12]_i_1_n_7 }),
        .S(t_V_1_reg_122_reg[15:12]));
  FDRE \t_V_1_reg_122_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_122_reg[13]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_122_reg[14]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[12]_i_1_n_4 ),
        .Q(t_V_1_reg_122_reg[15]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[16]_i_1_n_7 ),
        .Q(t_V_1_reg_122_reg[16]),
        .R(t_V_1_reg_122));
  CARRY4 \t_V_1_reg_122_reg[16]_i_1 
       (.CI(\t_V_1_reg_122_reg[12]_i_1_n_0 ),
        .CO({\t_V_1_reg_122_reg[16]_i_1_n_0 ,\t_V_1_reg_122_reg[16]_i_1_n_1 ,\t_V_1_reg_122_reg[16]_i_1_n_2 ,\t_V_1_reg_122_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_122_reg[16]_i_1_n_4 ,\t_V_1_reg_122_reg[16]_i_1_n_5 ,\t_V_1_reg_122_reg[16]_i_1_n_6 ,\t_V_1_reg_122_reg[16]_i_1_n_7 }),
        .S(t_V_1_reg_122_reg[19:16]));
  FDRE \t_V_1_reg_122_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[16]_i_1_n_6 ),
        .Q(t_V_1_reg_122_reg[17]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[16]_i_1_n_5 ),
        .Q(t_V_1_reg_122_reg[18]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[16]_i_1_n_4 ),
        .Q(t_V_1_reg_122_reg[19]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_122_reg[1]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[20]_i_1_n_7 ),
        .Q(t_V_1_reg_122_reg[20]),
        .R(t_V_1_reg_122));
  CARRY4 \t_V_1_reg_122_reg[20]_i_1 
       (.CI(\t_V_1_reg_122_reg[16]_i_1_n_0 ),
        .CO({\t_V_1_reg_122_reg[20]_i_1_n_0 ,\t_V_1_reg_122_reg[20]_i_1_n_1 ,\t_V_1_reg_122_reg[20]_i_1_n_2 ,\t_V_1_reg_122_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_122_reg[20]_i_1_n_4 ,\t_V_1_reg_122_reg[20]_i_1_n_5 ,\t_V_1_reg_122_reg[20]_i_1_n_6 ,\t_V_1_reg_122_reg[20]_i_1_n_7 }),
        .S(t_V_1_reg_122_reg[23:20]));
  FDRE \t_V_1_reg_122_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[20]_i_1_n_6 ),
        .Q(t_V_1_reg_122_reg[21]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[20]_i_1_n_5 ),
        .Q(t_V_1_reg_122_reg[22]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[20]_i_1_n_4 ),
        .Q(t_V_1_reg_122_reg[23]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[24]_i_1_n_7 ),
        .Q(t_V_1_reg_122_reg[24]),
        .R(t_V_1_reg_122));
  CARRY4 \t_V_1_reg_122_reg[24]_i_1 
       (.CI(\t_V_1_reg_122_reg[20]_i_1_n_0 ),
        .CO({\t_V_1_reg_122_reg[24]_i_1_n_0 ,\t_V_1_reg_122_reg[24]_i_1_n_1 ,\t_V_1_reg_122_reg[24]_i_1_n_2 ,\t_V_1_reg_122_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_122_reg[24]_i_1_n_4 ,\t_V_1_reg_122_reg[24]_i_1_n_5 ,\t_V_1_reg_122_reg[24]_i_1_n_6 ,\t_V_1_reg_122_reg[24]_i_1_n_7 }),
        .S(t_V_1_reg_122_reg[27:24]));
  FDRE \t_V_1_reg_122_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[24]_i_1_n_6 ),
        .Q(t_V_1_reg_122_reg[25]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[24]_i_1_n_5 ),
        .Q(t_V_1_reg_122_reg[26]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[24]_i_1_n_4 ),
        .Q(t_V_1_reg_122_reg[27]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[28]_i_1_n_7 ),
        .Q(t_V_1_reg_122_reg[28]),
        .R(t_V_1_reg_122));
  CARRY4 \t_V_1_reg_122_reg[28]_i_1 
       (.CI(\t_V_1_reg_122_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_1_reg_122_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_1_reg_122_reg[28]_i_1_n_1 ,\t_V_1_reg_122_reg[28]_i_1_n_2 ,\t_V_1_reg_122_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_122_reg[28]_i_1_n_4 ,\t_V_1_reg_122_reg[28]_i_1_n_5 ,\t_V_1_reg_122_reg[28]_i_1_n_6 ,\t_V_1_reg_122_reg[28]_i_1_n_7 }),
        .S(t_V_1_reg_122_reg[31:28]));
  FDRE \t_V_1_reg_122_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[28]_i_1_n_6 ),
        .Q(t_V_1_reg_122_reg[29]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_122_reg[2]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[28]_i_1_n_5 ),
        .Q(t_V_1_reg_122_reg[30]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[28]_i_1_n_4 ),
        .Q(t_V_1_reg_122_reg[31]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[0]_i_3_n_4 ),
        .Q(t_V_1_reg_122_reg[3]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_122_reg[4]),
        .R(t_V_1_reg_122));
  CARRY4 \t_V_1_reg_122_reg[4]_i_1 
       (.CI(\t_V_1_reg_122_reg[0]_i_3_n_0 ),
        .CO({\t_V_1_reg_122_reg[4]_i_1_n_0 ,\t_V_1_reg_122_reg[4]_i_1_n_1 ,\t_V_1_reg_122_reg[4]_i_1_n_2 ,\t_V_1_reg_122_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_122_reg[4]_i_1_n_4 ,\t_V_1_reg_122_reg[4]_i_1_n_5 ,\t_V_1_reg_122_reg[4]_i_1_n_6 ,\t_V_1_reg_122_reg[4]_i_1_n_7 }),
        .S(t_V_1_reg_122_reg[7:4]));
  FDRE \t_V_1_reg_122_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_122_reg[5]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_122_reg[6]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[4]_i_1_n_4 ),
        .Q(t_V_1_reg_122_reg[7]),
        .R(t_V_1_reg_122));
  FDRE \t_V_1_reg_122_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_122_reg[8]),
        .R(t_V_1_reg_122));
  CARRY4 \t_V_1_reg_122_reg[8]_i_1 
       (.CI(\t_V_1_reg_122_reg[4]_i_1_n_0 ),
        .CO({\t_V_1_reg_122_reg[8]_i_1_n_0 ,\t_V_1_reg_122_reg[8]_i_1_n_1 ,\t_V_1_reg_122_reg[8]_i_1_n_2 ,\t_V_1_reg_122_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_122_reg[8]_i_1_n_4 ,\t_V_1_reg_122_reg[8]_i_1_n_5 ,\t_V_1_reg_122_reg[8]_i_1_n_6 ,\t_V_1_reg_122_reg[8]_i_1_n_7 }),
        .S(t_V_1_reg_122_reg[11:8]));
  FDRE \t_V_1_reg_122_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1220),
        .D(\t_V_1_reg_122_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_122_reg[9]),
        .R(t_V_1_reg_122));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_111[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_reduce_opr_fu_82_ap_start_reg),
        .I2(ap_CS_fsm_state6),
        .O(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[0]),
        .Q(t_V_reg_111[0]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[10]),
        .Q(t_V_reg_111[10]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[11]),
        .Q(t_V_reg_111[11]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[12]),
        .Q(t_V_reg_111[12]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[13]),
        .Q(t_V_reg_111[13]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[14]),
        .Q(t_V_reg_111[14]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[15]),
        .Q(t_V_reg_111[15]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[16]),
        .Q(t_V_reg_111[16]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[17]),
        .Q(t_V_reg_111[17]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[18]),
        .Q(t_V_reg_111[18]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[19]),
        .Q(t_V_reg_111[19]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[1]),
        .Q(t_V_reg_111[1]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[20]),
        .Q(t_V_reg_111[20]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[21]),
        .Q(t_V_reg_111[21]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[22]),
        .Q(t_V_reg_111[22]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[23]),
        .Q(t_V_reg_111[23]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[24]),
        .Q(t_V_reg_111[24]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[25]),
        .Q(t_V_reg_111[25]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[26]),
        .Q(t_V_reg_111[26]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[27]),
        .Q(t_V_reg_111[27]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[28]),
        .Q(t_V_reg_111[28]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[29]),
        .Q(t_V_reg_111[29]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[2]),
        .Q(t_V_reg_111[2]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[30]),
        .Q(t_V_reg_111[30]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[31]),
        .Q(t_V_reg_111[31]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[3]),
        .Q(t_V_reg_111[3]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[4]),
        .Q(t_V_reg_111[4]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[5]),
        .Q(t_V_reg_111[5]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[6]),
        .Q(t_V_reg_111[6]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[7]),
        .Q(t_V_reg_111[7]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[8]),
        .Q(t_V_reg_111[8]),
        .R(t_V_reg_111_0));
  FDRE \t_V_reg_111_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_223[9]),
        .Q(t_V_reg_111[9]),
        .R(t_V_reg_111_0));
  LUT6 #(
    .INIT(64'hFB08AAAAAA08AAAA)) 
    \tmp_1_fu_82[0]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(img_1_data_stream_0_empty_n),
        .I3(tmp_3_reg_237_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(Hdist_data_stream_0_full_n),
        .O(tmp_1_fu_82));
  LUT4 #(
    .INIT(16'h0D00)) 
    \tmp_1_fu_82[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(img_1_data_stream_0_empty_n),
        .I2(tmp_3_reg_237_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(tmp_1_fu_820));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_fu_82[0]_i_4 
       (.I0(DI),
        .I1(tmp_1_fu_82_reg[0]),
        .O(\tmp_1_fu_82[0]_i_4_n_0 ));
  FDRE \tmp_1_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[0]_i_3_n_7 ),
        .Q(tmp_1_fu_82_reg[0]),
        .R(tmp_1_fu_82));
  CARRY4 \tmp_1_fu_82_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_1_fu_82_reg[0]_i_3_n_0 ,\tmp_1_fu_82_reg[0]_i_3_n_1 ,\tmp_1_fu_82_reg[0]_i_3_n_2 ,\tmp_1_fu_82_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\tmp_1_fu_82_reg[0]_i_3_n_4 ,\tmp_1_fu_82_reg[0]_i_3_n_5 ,\tmp_1_fu_82_reg[0]_i_3_n_6 ,\tmp_1_fu_82_reg[0]_i_3_n_7 }),
        .S({tmp_1_fu_82_reg[3:1],\tmp_1_fu_82[0]_i_4_n_0 }));
  FDRE \tmp_1_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[8]_i_1_n_5 ),
        .Q(tmp_1_fu_82_reg[10]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[11] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[8]_i_1_n_4 ),
        .Q(tmp_1_fu_82_reg[11]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[12] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[12]_i_1_n_7 ),
        .Q(tmp_1_fu_82_reg[12]),
        .R(tmp_1_fu_82));
  CARRY4 \tmp_1_fu_82_reg[12]_i_1 
       (.CI(\tmp_1_fu_82_reg[8]_i_1_n_0 ),
        .CO({\NLW_tmp_1_fu_82_reg[12]_i_1_CO_UNCONNECTED [3],\tmp_1_fu_82_reg[12]_i_1_n_1 ,\tmp_1_fu_82_reg[12]_i_1_n_2 ,\tmp_1_fu_82_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_1_fu_82_reg[12]_i_1_n_4 ,\tmp_1_fu_82_reg[12]_i_1_n_5 ,\tmp_1_fu_82_reg[12]_i_1_n_6 ,\tmp_1_fu_82_reg[12]_i_1_n_7 }),
        .S(tmp_1_fu_82_reg[15:12]));
  FDRE \tmp_1_fu_82_reg[13] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[12]_i_1_n_6 ),
        .Q(tmp_1_fu_82_reg[13]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[14] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[12]_i_1_n_5 ),
        .Q(tmp_1_fu_82_reg[14]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[15] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[12]_i_1_n_4 ),
        .Q(tmp_1_fu_82_reg[15]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[0]_i_3_n_6 ),
        .Q(tmp_1_fu_82_reg[1]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[0]_i_3_n_5 ),
        .Q(tmp_1_fu_82_reg[2]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[0]_i_3_n_4 ),
        .Q(tmp_1_fu_82_reg[3]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[4]_i_1_n_7 ),
        .Q(tmp_1_fu_82_reg[4]),
        .R(tmp_1_fu_82));
  CARRY4 \tmp_1_fu_82_reg[4]_i_1 
       (.CI(\tmp_1_fu_82_reg[0]_i_3_n_0 ),
        .CO({\tmp_1_fu_82_reg[4]_i_1_n_0 ,\tmp_1_fu_82_reg[4]_i_1_n_1 ,\tmp_1_fu_82_reg[4]_i_1_n_2 ,\tmp_1_fu_82_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_1_fu_82_reg[4]_i_1_n_4 ,\tmp_1_fu_82_reg[4]_i_1_n_5 ,\tmp_1_fu_82_reg[4]_i_1_n_6 ,\tmp_1_fu_82_reg[4]_i_1_n_7 }),
        .S(tmp_1_fu_82_reg[7:4]));
  FDRE \tmp_1_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[4]_i_1_n_6 ),
        .Q(tmp_1_fu_82_reg[5]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[4]_i_1_n_5 ),
        .Q(tmp_1_fu_82_reg[6]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[4]_i_1_n_4 ),
        .Q(tmp_1_fu_82_reg[7]),
        .R(tmp_1_fu_82));
  FDRE \tmp_1_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[8]_i_1_n_7 ),
        .Q(tmp_1_fu_82_reg[8]),
        .R(tmp_1_fu_82));
  CARRY4 \tmp_1_fu_82_reg[8]_i_1 
       (.CI(\tmp_1_fu_82_reg[4]_i_1_n_0 ),
        .CO({\tmp_1_fu_82_reg[8]_i_1_n_0 ,\tmp_1_fu_82_reg[8]_i_1_n_1 ,\tmp_1_fu_82_reg[8]_i_1_n_2 ,\tmp_1_fu_82_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_1_fu_82_reg[8]_i_1_n_4 ,\tmp_1_fu_82_reg[8]_i_1_n_5 ,\tmp_1_fu_82_reg[8]_i_1_n_6 ,\tmp_1_fu_82_reg[8]_i_1_n_7 }),
        .S(tmp_1_fu_82_reg[11:8]));
  FDRE \tmp_1_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(tmp_1_fu_820),
        .D(\tmp_1_fu_82_reg[8]_i_1_n_6 ),
        .Q(tmp_1_fu_82_reg[9]),
        .R(tmp_1_fu_82));
  CARRY4 tmp_3_fu_174_p2_carry
       (.CI(1'b0),
        .CO({tmp_3_fu_174_p2_carry_n_0,tmp_3_fu_174_p2_carry_n_1,tmp_3_fu_174_p2_carry_n_2,tmp_3_fu_174_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_3_fu_174_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_3_fu_174_p2_carry_i_1_n_0,tmp_3_fu_174_p2_carry_i_2_n_0,tmp_3_fu_174_p2_carry_i_3_n_0,tmp_3_fu_174_p2_carry_i_4_n_0}));
  CARRY4 tmp_3_fu_174_p2_carry__0
       (.CI(tmp_3_fu_174_p2_carry_n_0),
        .CO({tmp_3_fu_174_p2_carry__0_n_0,tmp_3_fu_174_p2_carry__0_n_1,tmp_3_fu_174_p2_carry__0_n_2,tmp_3_fu_174_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_3_fu_174_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_3_fu_174_p2_carry__0_i_1_n_0,tmp_3_fu_174_p2_carry__0_i_2_n_0,tmp_3_fu_174_p2_carry__0_i_3_n_0,tmp_3_fu_174_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry__0_i_1
       (.I0(t_V_1_reg_122_reg[21]),
        .I1(r_V_reg_214[21]),
        .I2(r_V_reg_214[22]),
        .I3(t_V_1_reg_122_reg[22]),
        .I4(r_V_reg_214[23]),
        .I5(t_V_1_reg_122_reg[23]),
        .O(tmp_3_fu_174_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry__0_i_2
       (.I0(t_V_1_reg_122_reg[18]),
        .I1(r_V_reg_214[18]),
        .I2(r_V_reg_214[19]),
        .I3(t_V_1_reg_122_reg[19]),
        .I4(r_V_reg_214[20]),
        .I5(t_V_1_reg_122_reg[20]),
        .O(tmp_3_fu_174_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry__0_i_3
       (.I0(t_V_1_reg_122_reg[15]),
        .I1(r_V_reg_214[15]),
        .I2(r_V_reg_214[16]),
        .I3(t_V_1_reg_122_reg[16]),
        .I4(r_V_reg_214[17]),
        .I5(t_V_1_reg_122_reg[17]),
        .O(tmp_3_fu_174_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry__0_i_4
       (.I0(t_V_1_reg_122_reg[12]),
        .I1(r_V_reg_214[12]),
        .I2(r_V_reg_214[13]),
        .I3(t_V_1_reg_122_reg[13]),
        .I4(r_V_reg_214[14]),
        .I5(t_V_1_reg_122_reg[14]),
        .O(tmp_3_fu_174_p2_carry__0_i_4_n_0));
  CARRY4 tmp_3_fu_174_p2_carry__1
       (.CI(tmp_3_fu_174_p2_carry__0_n_0),
        .CO({NLW_tmp_3_fu_174_p2_carry__1_CO_UNCONNECTED[3],tmp_3_fu_174_p2,tmp_3_fu_174_p2_carry__1_n_2,tmp_3_fu_174_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_3_fu_174_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,tmp_3_fu_174_p2_carry__1_i_1_n_0,tmp_3_fu_174_p2_carry__1_i_2_n_0,tmp_3_fu_174_p2_carry__1_i_3_n_0}));
  LUT5 #(
    .INIT(32'h21000021)) 
    tmp_3_fu_174_p2_carry__1_i_1
       (.I0(r_V_reg_214[30]),
        .I1(r_V_reg_214[32]),
        .I2(t_V_1_reg_122_reg[30]),
        .I3(r_V_reg_214[31]),
        .I4(t_V_1_reg_122_reg[31]),
        .O(tmp_3_fu_174_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry__1_i_2
       (.I0(t_V_1_reg_122_reg[27]),
        .I1(r_V_reg_214[27]),
        .I2(r_V_reg_214[28]),
        .I3(t_V_1_reg_122_reg[28]),
        .I4(r_V_reg_214[29]),
        .I5(t_V_1_reg_122_reg[29]),
        .O(tmp_3_fu_174_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry__1_i_3
       (.I0(t_V_1_reg_122_reg[24]),
        .I1(r_V_reg_214[24]),
        .I2(r_V_reg_214[25]),
        .I3(t_V_1_reg_122_reg[25]),
        .I4(r_V_reg_214[26]),
        .I5(t_V_1_reg_122_reg[26]),
        .O(tmp_3_fu_174_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry_i_1
       (.I0(t_V_1_reg_122_reg[9]),
        .I1(r_V_reg_214[9]),
        .I2(r_V_reg_214[10]),
        .I3(t_V_1_reg_122_reg[10]),
        .I4(r_V_reg_214[11]),
        .I5(t_V_1_reg_122_reg[11]),
        .O(tmp_3_fu_174_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry_i_2
       (.I0(t_V_1_reg_122_reg[6]),
        .I1(r_V_reg_214[6]),
        .I2(r_V_reg_214[7]),
        .I3(t_V_1_reg_122_reg[7]),
        .I4(r_V_reg_214[8]),
        .I5(t_V_1_reg_122_reg[8]),
        .O(tmp_3_fu_174_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry_i_3
       (.I0(t_V_1_reg_122_reg[3]),
        .I1(r_V_reg_214[3]),
        .I2(r_V_reg_214[4]),
        .I3(t_V_1_reg_122_reg[4]),
        .I4(r_V_reg_214[5]),
        .I5(t_V_1_reg_122_reg[5]),
        .O(tmp_3_fu_174_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_3_fu_174_p2_carry_i_4
       (.I0(t_V_1_reg_122_reg[0]),
        .I1(r_V_reg_214[0]),
        .I2(r_V_reg_214[1]),
        .I3(t_V_1_reg_122_reg[1]),
        .I4(r_V_reg_214[2]),
        .I5(t_V_1_reg_122_reg[2]),
        .O(tmp_3_fu_174_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \tmp_3_reg_237[0]_i_1 
       (.I0(tmp_3_fu_174_p2),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_3_reg_237),
        .O(\tmp_3_reg_237[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_3_reg_237_pp0_iter1_reg[0]_i_1 
       (.I0(tmp_3_reg_237),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_3_reg_237_pp0_iter1_reg),
        .O(\tmp_3_reg_237_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \tmp_3_reg_237_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_3_reg_237_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(tmp_3_reg_237_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_3_reg_237_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_3_reg_237[0]_i_1_n_0 ),
        .Q(tmp_3_reg_237),
        .R(1'b0));
  FDRE \tmp_6_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[1][0] ),
        .Q(DI),
        .R(1'b0));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_start_for_DuplicadEe
   (Duplicate_U0_ap_start,
    start_for_Duplicate_U0_full_n,
    CO,
    Q,
    int_ap_start_reg,
    SS,
    ap_clk,
    ap_rst_n);
  output Duplicate_U0_ap_start;
  output start_for_Duplicate_U0_full_n;
  input [0:0]CO;
  input [0:0]Q;
  input int_ap_start_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;

  wire [0:0]CO;
  wire Duplicate_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire int_ap_start_reg;
  wire internal_empty_n;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__25_n_0;
  wire internal_full_n_i_2__26_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_2__13_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Duplicate_U0_full_n;

  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__25
       (.I0(Duplicate_U0_ap_start),
        .I1(internal_full_n_i_2__26_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(Duplicate_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_i_2__26_n_0),
        .I1(internal_full_n),
        .I2(start_for_Duplicate_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    internal_full_n_i_2__26
       (.I0(Duplicate_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_Duplicate_U0_full_n),
        .I4(int_ap_start_reg),
        .O(internal_full_n_i_2__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_3__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(start_for_Duplicate_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__13 
       (.I0(int_ap_start_reg),
        .I1(start_for_Duplicate_U0_full_n),
        .I2(Q),
        .I3(CO),
        .I4(Duplicate_U0_ap_start),
        .O(\mOutPtr[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__13 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_4__1 
       (.I0(Q),
        .I1(CO),
        .I2(Duplicate_U0_ap_start),
        .I3(int_ap_start_reg),
        .I4(start_for_Duplicate_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[0]_i_1__25_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[3]_i_2__13_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_start_for_Duplicaibs
   (start_for_Duplicate60_U0_full_n,
    Duplicate60_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    \cols_V_reg_398_reg[0] ,
    int_ap_idle_reg,
    ap_clk,
    img_0_cols_V_c_empty_n,
    img_0_cols_V_c40_full_n,
    img_0_rows_V_c39_full_n,
    img_0_rows_V_c_empty_n,
    start_once_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_start,
    Q,
    find_boundary_shrink_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    CO,
    ap_rst_n,
    start_once_reg_reg,
    SS);
  output start_for_Duplicate60_U0_full_n;
  output Duplicate60_U0_ap_start;
  output \ap_CS_fsm_reg[0] ;
  output \cols_V_reg_398_reg[0] ;
  output int_ap_idle_reg;
  input ap_clk;
  input img_0_cols_V_c_empty_n;
  input img_0_cols_V_c40_full_n;
  input img_0_rows_V_c39_full_n;
  input img_0_rows_V_c_empty_n;
  input start_once_reg;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_start;
  input [0:0]Q;
  input find_boundary_shrink_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input ap_rst_n;
  input start_once_reg_reg;
  input [0:0]SS;

  wire [0:0]CO;
  wire Duplicate60_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire \cols_V_reg_398_reg[0] ;
  wire find_boundary_shrink_U0_ap_start;
  wire img_0_cols_V_c40_full_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_rows_V_c39_full_n;
  wire img_0_rows_V_c_empty_n;
  wire int_ap_idle_reg;
  wire internal_empty_n_i_1__36_n_0;
  wire internal_empty_n_i_2__25_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__36_n_0;
  wire internal_full_n_i_2__29_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3__1_n_0 ;
  wire start_for_Duplicate60_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\cols_V_reg_398_reg[0] ),
        .I1(img_0_cols_V_c_empty_n),
        .I2(img_0_cols_V_c40_full_n),
        .I3(img_0_rows_V_c39_full_n),
        .I4(img_0_rows_V_c_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \cols_V_reg_398[31]_i_3 
       (.I0(start_for_Duplicate60_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_start),
        .O(\cols_V_reg_398_reg[0] ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    int_ap_idle_i_6
       (.I0(Q),
        .I1(find_boundary_shrink_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\cols_V_reg_398_reg[0] ),
        .I4(Duplicate60_U0_ap_start),
        .I5(\ap_CS_fsm_reg[1] [0]),
        .O(int_ap_idle_reg));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__36
       (.I0(internal_empty_n_i_2__25_n_0),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__36_n_0));
  LUT4 #(
    .INIT(16'hFF10)) 
    internal_empty_n_i_2__25
       (.I0(\cols_V_reg_398_reg[0] ),
        .I1(start_once_reg),
        .I2(start_for_Duplicate60_U0_full_n),
        .I3(Duplicate60_U0_ap_start),
        .O(internal_empty_n_i_2__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_0),
        .Q(Duplicate60_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n_i_2__29_n_0),
        .I1(internal_full_n__1),
        .I2(start_for_Duplicate60_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__36_n_0));
  LUT6 #(
    .INIT(64'h0000000000007F00)) 
    internal_full_n_i_2__29
       (.I0(Duplicate60_U0_ap_start),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(start_for_Duplicate60_U0_full_n),
        .I4(start_once_reg),
        .I5(\cols_V_reg_398_reg[0] ),
        .O(internal_full_n_i_2__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_0),
        .Q(start_for_Duplicate60_U0_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[2]_i_3__1_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg_reg),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(CO),
        .I4(Duplicate60_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__1_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    \mOutPtr[2]_i_2__1 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(CO),
        .I2(Duplicate60_U0_ap_start),
        .I3(\cols_V_reg_398_reg[0] ),
        .I4(start_once_reg),
        .I5(start_for_Duplicate60_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hEF10101010101010)) 
    \mOutPtr[2]_i_3__1 
       (.I0(\cols_V_reg_398_reg[0] ),
        .I1(start_once_reg),
        .I2(start_for_Duplicate60_U0_full_n),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(CO),
        .I5(Duplicate60_U0_ap_start),
        .O(\mOutPtr[2]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_start_for_Mat2AXIhbi
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    ap_clk,
    int_ap_start_reg,
    CO,
    i_V_reg_2690,
    ap_rst_n,
    mOutPtr110_out,
    Mat2AXIvideo_U0_ap_ready,
    SS);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  input ap_clk;
  input int_ap_start_reg;
  input [0:0]CO;
  input i_V_reg_2690;
  input ap_rst_n;
  input mOutPtr110_out;
  input Mat2AXIvideo_U0_ap_ready;
  input [0:0]SS;

  wire [0:0]CO;
  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire i_V_reg_2690;
  wire int_ap_start_reg;
  wire internal_empty_n_i_1__31_n_0;
  wire internal_full_n_i_1__31_n_0;
  wire internal_full_n_i_2__28_n_0;
  wire internal_full_n_i_3__6_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3__0_n_0 ;
  wire start_for_Mat2AXIvideo_U0_full_n;

  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__31
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(internal_full_n_i_2__28_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__6_n_0),
        .O(internal_empty_n_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n_i_2__28_n_0),
        .I1(internal_full_n_i_3__6_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    internal_full_n_i_2__28
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(i_V_reg_2690),
        .I2(CO),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(int_ap_start_reg),
        .O(internal_full_n_i_2__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__6
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(i_V_reg_2690),
        .I2(CO),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(int_ap_start_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(int_ap_start_reg),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(Mat2AXIvideo_U0_ap_ready),
        .I4(Mat2AXIvideo_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__0_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_3__0 
       (.I0(int_ap_start_reg),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(CO),
        .I3(i_V_reg_2690),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[2]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_start_for_Reduce_U0
   (start_for_Reduce_U0_full_n,
    Reduce_U0_ap_start,
    ap_clk,
    int_ap_start_reg,
    Reduce_U0_ap_ready,
    ap_rst_n,
    mOutPtr110_out,
    SS);
  output start_for_Reduce_U0_full_n;
  output Reduce_U0_ap_start;
  input ap_clk;
  input int_ap_start_reg;
  input Reduce_U0_ap_ready;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]SS;

  wire Reduce_U0_ap_ready;
  wire Reduce_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire int_ap_start_reg;
  wire internal_empty_n;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__26_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__26_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_2__14_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Reduce_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(start_for_Reduce_U0_full_n),
        .I2(int_ap_start_reg),
        .I3(Reduce_U0_ap_start),
        .I4(Reduce_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(Reduce_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Reduce_U0_ap_ready),
        .I3(Reduce_U0_ap_start),
        .I4(int_ap_start_reg),
        .I5(start_for_Reduce_U0_full_n),
        .O(internal_full_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__18
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(start_for_Reduce_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__14 
       (.I0(int_ap_start_reg),
        .I1(start_for_Reduce_U0_full_n),
        .I2(Reduce_U0_ap_ready),
        .I3(Reduce_U0_ap_start),
        .O(\mOutPtr[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__14 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[0]_i_1__26_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[2]_i_1__14_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[3]_i_2__14_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_start_for_Reduce_eOg
   (Reduce_my_U0_src_cols_V_read,
    Reduce_my_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[2]_0 ,
    \ap_CS_fsm_reg[1] ,
    img_2_cols_V_c_empty_n,
    img_2_rows_V_c_empty_n,
    start_for_Reduce_U0_full_n,
    start_for_find_boundary_shrink_1_U0_full_n,
    start_for_U8toBin_U0_full_n,
    internal_full_n_reg_0,
    ap_start,
    ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg,
    start_once_reg,
    img_1_rows_V_c_full_n,
    SS,
    ap_clk,
    CO,
    ap_rst_n,
    Reduce_my_U0_ap_ready);
  output Reduce_my_U0_src_cols_V_read;
  output Reduce_my_U0_ap_start;
  output \mOutPtr_reg[0]_0 ;
  output \mOutPtr_reg[0]_1 ;
  output \mOutPtr_reg[2]_0 ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input img_2_cols_V_c_empty_n;
  input img_2_rows_V_c_empty_n;
  input start_for_Reduce_U0_full_n;
  input start_for_find_boundary_shrink_1_U0_full_n;
  input start_for_U8toBin_U0_full_n;
  input internal_full_n_reg_0;
  input ap_start;
  input ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  input start_once_reg;
  input img_1_rows_V_c_full_n;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input ap_rst_n;
  input Reduce_my_U0_ap_ready;

  wire [0:0]CO;
  wire Reduce_my_U0_ap_ready;
  wire Reduce_my_U0_ap_start;
  wire Reduce_my_U0_src_cols_V_read;
  wire [0:0]SS;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg;
  wire img_1_rows_V_c_full_n;
  wire img_2_cols_V_c_empty_n;
  wire img_2_rows_V_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__27_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_2__15_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_Reduce_U0_full_n;
  wire start_for_Reduce_my_U0_full_n;
  wire start_for_U8toBin_U0_full_n;
  wire start_for_find_boundary_shrink_1_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFFF0EFFFFFFFFFF)) 
    \int_isr[1]_i_3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(internal_full_n_reg_0),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .I5(img_1_rows_V_c_full_n),
        .O(\mOutPtr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(start_for_Reduce_my_U0_full_n),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(Reduce_my_U0_ap_start),
        .I4(Reduce_my_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__17
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(Reduce_my_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Reduce_my_U0_ap_ready),
        .I3(Reduce_my_U0_ap_start),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(start_for_Reduce_my_U0_full_n),
        .O(internal_full_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__19
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(start_for_Reduce_my_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__27 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__15 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(start_for_Reduce_my_U0_full_n),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(Reduce_my_U0_ap_start),
        .O(\mOutPtr[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__15 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__15_n_0 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__14 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(Reduce_my_U0_ap_start),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(start_for_Reduce_my_U0_full_n),
        .O(mOutPtr110_out));
  LUT5 #(
    .INIT(32'h00000010)) 
    \mOutPtr[3]_i_3__17 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(internal_full_n_reg_0),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_Mat_exit2817_p_U0_ap_ready_reg),
        .I4(start_once_reg),
        .O(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[0]_i_1__27_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[2]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[3]_i_2__15_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  LUT4 #(
    .INIT(16'h8000)) 
    \r_V_reg_250[32]_i_1 
       (.I0(Reduce_my_U0_ap_start),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(img_2_cols_V_c_empty_n),
        .I3(img_2_rows_V_c_empty_n),
        .O(Reduce_my_U0_src_cols_V_read));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_4
       (.I0(start_for_Reduce_my_U0_full_n),
        .I1(start_for_Reduce_U0_full_n),
        .I2(start_for_find_boundary_shrink_1_U0_full_n),
        .I3(start_for_U8toBin_U0_full_n),
        .O(\mOutPtr_reg[0]_0 ));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_start_for_U8toBincud
   (start_for_U8toBin_U0_full_n,
    U8toBin_U0_ap_start,
    ap_clk,
    int_ap_start_reg,
    CO,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    SS);
  output start_for_U8toBin_U0_full_n;
  output U8toBin_U0_ap_start;
  input ap_clk;
  input int_ap_start_reg;
  input [0:0]CO;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]SS;
  wire U8toBin_U0_ap_start;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire int_ap_start_reg;
  wire internal_empty_n_i_1__30_n_0;
  wire internal_full_n_i_1__30_n_0;
  wire internal_full_n_i_2__27_n_0;
  wire internal_full_n_i_3__5_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire start_for_U8toBin_U0_full_n;

  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__30
       (.I0(U8toBin_U0_ap_start),
        .I1(internal_full_n_i_2__27_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__5_n_0),
        .O(internal_empty_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_0),
        .Q(U8toBin_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n_i_2__27_n_0),
        .I1(internal_full_n_i_3__5_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_U8toBin_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__30_n_0));
  LUT5 #(
    .INIT(32'h7F000000)) 
    internal_full_n_i_2__27
       (.I0(U8toBin_U0_ap_start),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(CO),
        .I3(start_for_U8toBin_U0_full_n),
        .I4(int_ap_start_reg),
        .O(internal_full_n_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__5
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_0),
        .Q(start_for_U8toBin_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(U8toBin_U0_ap_start),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(CO),
        .I3(start_for_U8toBin_U0_full_n),
        .I4(int_ap_start_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[2]_i_3_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[2]_i_2 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(U8toBin_U0_ap_start),
        .I3(int_ap_start_reg),
        .I4(start_for_U8toBin_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_3 
       (.I0(int_ap_start_reg),
        .I1(start_for_U8toBin_U0_full_n),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(U8toBin_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_start_for_find_bofYi
   (\mOutPtr_reg[0]_0 ,
    find_boundary_shrink_U0_ap_start,
    start_for_Mat2AXIvideo_U0_full_n,
    start_for_Duplicate_U0_full_n,
    SS,
    ap_clk,
    int_ap_start_reg,
    Q,
    ap_rst_n);
  output \mOutPtr_reg[0]_0 ;
  output find_boundary_shrink_U0_ap_start;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_for_Duplicate_U0_full_n;
  input [0:0]SS;
  input ap_clk;
  input int_ap_start_reg;
  input [0:0]Q;
  input ap_rst_n;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_U0_ap_start;
  wire int_ap_start_reg;
  wire internal_empty_n;
  wire internal_empty_n_i_1__28_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__28_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__28_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr[2]_i_1__16_n_0 ;
  wire \mOutPtr[3]_i_1__16_n_0 ;
  wire \mOutPtr[3]_i_2__16_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_find_boundary_shrink_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(start_for_find_boundary_shrink_U0_full_n),
        .I2(int_ap_start_reg),
        .I3(find_boundary_shrink_U0_ap_start),
        .I4(Q),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__18
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_0),
        .Q(find_boundary_shrink_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Q),
        .I3(find_boundary_shrink_U0_ap_start),
        .I4(int_ap_start_reg),
        .I5(start_for_find_boundary_shrink_U0_full_n),
        .O(internal_full_n_i_1__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__20
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_0),
        .Q(start_for_find_boundary_shrink_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__28 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__16_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__16 
       (.I0(int_ap_start_reg),
        .I1(start_for_find_boundary_shrink_U0_full_n),
        .I2(Q),
        .I3(find_boundary_shrink_U0_ap_start),
        .O(\mOutPtr[3]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__16 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__15 
       (.I0(Q),
        .I1(find_boundary_shrink_U0_ap_start),
        .I2(int_ap_start_reg),
        .I3(start_for_find_boundary_shrink_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[0]_i_1__28_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[2]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[3]_i_2__16_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  LUT3 #(
    .INIT(8'h7F)) 
    start_once_reg_i_3
       (.I0(start_for_find_boundary_shrink_U0_full_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_for_Duplicate_U0_full_n),
        .O(\mOutPtr_reg[0]_0 ));
endmodule

module m3_for_arty_a7_projection1_hls_0_1_start_for_find_bog8j
   (start_for_find_boundary_shrink_1_U0_full_n,
    find_boundary_shrink_1_U0_ap_start,
    SS,
    ap_clk,
    int_ap_start_reg,
    Q,
    ap_rst_n);
  output start_for_find_boundary_shrink_1_U0_full_n;
  output find_boundary_shrink_1_U0_ap_start;
  input [0:0]SS;
  input ap_clk;
  input int_ap_start_reg;
  input [0:0]Q;
  input ap_rst_n;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire find_boundary_shrink_1_U0_ap_start;
  wire int_ap_start_reg;
  wire internal_empty_n;
  wire internal_empty_n_i_1__29_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__29_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__29_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_1__17_n_0 ;
  wire \mOutPtr[3]_i_1__17_n_0 ;
  wire \mOutPtr[3]_i_2__17_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_find_boundary_shrink_1_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(start_for_find_boundary_shrink_1_U0_full_n),
        .I2(int_ap_start_reg),
        .I3(find_boundary_shrink_1_U0_ap_start),
        .I4(Q),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__19
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_0),
        .Q(find_boundary_shrink_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Q),
        .I3(find_boundary_shrink_1_U0_ap_start),
        .I4(int_ap_start_reg),
        .I5(start_for_find_boundary_shrink_1_U0_full_n),
        .O(internal_full_n_i_1__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__21
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_0),
        .Q(start_for_find_boundary_shrink_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__29 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__17_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__17 
       (.I0(int_ap_start_reg),
        .I1(start_for_find_boundary_shrink_1_U0_full_n),
        .I2(Q),
        .I3(find_boundary_shrink_1_U0_ap_start),
        .O(\mOutPtr[3]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__17 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__16 
       (.I0(Q),
        .I1(find_boundary_shrink_1_U0_ap_start),
        .I2(int_ap_start_reg),
        .I3(start_for_find_boundary_shrink_1_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[0]_i_1__29_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[2]_i_1__17_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[3]_i_2__17_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
