
hercules-lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003950  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003a10  08003a10  00013a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a48  08003a48  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003a48  08003a48  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a48  08003a48  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a48  08003a48  00013a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a4c  08003a4c  00013a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003a50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  2000000c  08003a5c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a0  08003a5c  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc04  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f80  00000000  00000000  0002cc38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  0002ebb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000950  00000000  00000000  0002f5d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011b59  00000000  00000000  0002ff20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da78  00000000  00000000  00041a79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068e02  00000000  00000000  0004f4f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b82f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002314  00000000  00000000  000b8344  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080039f8 	.word	0x080039f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080039f8 	.word	0x080039f8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b087      	sub	sp, #28
 8000224:	af02      	add	r7, sp, #8
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800022c:	200f      	movs	r0, #15
 800022e:	183b      	adds	r3, r7, r0
 8000230:	1dfa      	adds	r2, r7, #7
 8000232:	7812      	ldrb	r2, [r2, #0]
 8000234:	210f      	movs	r1, #15
 8000236:	438a      	bics	r2, r1
 8000238:	701a      	strb	r2, [r3, #0]
	data_l = ((cmd<<4)&0xf0);
 800023a:	1dfb      	adds	r3, r7, #7
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	011a      	lsls	r2, r3, #4
 8000240:	240e      	movs	r4, #14
 8000242:	193b      	adds	r3, r7, r4
 8000244:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000246:	183b      	adds	r3, r7, r0
 8000248:	781b      	ldrb	r3, [r3, #0]
 800024a:	220c      	movs	r2, #12
 800024c:	4313      	orrs	r3, r2
 800024e:	b2da      	uxtb	r2, r3
 8000250:	2108      	movs	r1, #8
 8000252:	187b      	adds	r3, r7, r1
 8000254:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000256:	183b      	adds	r3, r7, r0
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	2208      	movs	r2, #8
 800025c:	4313      	orrs	r3, r2
 800025e:	b2da      	uxtb	r2, r3
 8000260:	187b      	adds	r3, r7, r1
 8000262:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000264:	193b      	adds	r3, r7, r4
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	220c      	movs	r2, #12
 800026a:	4313      	orrs	r3, r2
 800026c:	b2da      	uxtb	r2, r3
 800026e:	187b      	adds	r3, r7, r1
 8000270:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000272:	193b      	adds	r3, r7, r4
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	2208      	movs	r2, #8
 8000278:	4313      	orrs	r3, r2
 800027a:	b2da      	uxtb	r2, r3
 800027c:	187b      	adds	r3, r7, r1
 800027e:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000280:	187a      	adds	r2, r7, r1
 8000282:	4805      	ldr	r0, [pc, #20]	; (8000298 <lcd_send_cmd+0x78>)
 8000284:	2364      	movs	r3, #100	; 0x64
 8000286:	9300      	str	r3, [sp, #0]
 8000288:	2304      	movs	r3, #4
 800028a:	214e      	movs	r1, #78	; 0x4e
 800028c:	f001 f9f4 	bl	8001678 <HAL_I2C_Master_Transmit>
}
 8000290:	46c0      	nop			; (mov r8, r8)
 8000292:	46bd      	mov	sp, r7
 8000294:	b005      	add	sp, #20
 8000296:	bd90      	pop	{r4, r7, pc}
 8000298:	20000028 	.word	0x20000028

0800029c <lcd_send_data>:

void lcd_send_data (char data)
{
 800029c:	b590      	push	{r4, r7, lr}
 800029e:	b087      	sub	sp, #28
 80002a0:	af02      	add	r7, sp, #8
 80002a2:	0002      	movs	r2, r0
 80002a4:	1dfb      	adds	r3, r7, #7
 80002a6:	701a      	strb	r2, [r3, #0]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80002a8:	200f      	movs	r0, #15
 80002aa:	183b      	adds	r3, r7, r0
 80002ac:	1dfa      	adds	r2, r7, #7
 80002ae:	7812      	ldrb	r2, [r2, #0]
 80002b0:	210f      	movs	r1, #15
 80002b2:	438a      	bics	r2, r1
 80002b4:	701a      	strb	r2, [r3, #0]
	data_l = ((data<<4)&0xf0);
 80002b6:	1dfb      	adds	r3, r7, #7
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	011a      	lsls	r2, r3, #4
 80002bc:	240e      	movs	r4, #14
 80002be:	193b      	adds	r3, r7, r4
 80002c0:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80002c2:	183b      	adds	r3, r7, r0
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	220d      	movs	r2, #13
 80002c8:	4313      	orrs	r3, r2
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	2108      	movs	r1, #8
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80002d2:	183b      	adds	r3, r7, r0
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	2209      	movs	r2, #9
 80002d8:	4313      	orrs	r3, r2
 80002da:	b2da      	uxtb	r2, r3
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80002e0:	193b      	adds	r3, r7, r4
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	220d      	movs	r2, #13
 80002e6:	4313      	orrs	r3, r2
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80002ee:	193b      	adds	r3, r7, r4
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	2209      	movs	r2, #9
 80002f4:	4313      	orrs	r3, r2
 80002f6:	b2da      	uxtb	r2, r3
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80002fc:	187a      	adds	r2, r7, r1
 80002fe:	4805      	ldr	r0, [pc, #20]	; (8000314 <lcd_send_data+0x78>)
 8000300:	2364      	movs	r3, #100	; 0x64
 8000302:	9300      	str	r3, [sp, #0]
 8000304:	2304      	movs	r3, #4
 8000306:	214e      	movs	r1, #78	; 0x4e
 8000308:	f001 f9b6 	bl	8001678 <HAL_I2C_Master_Transmit>
}
 800030c:	46c0      	nop			; (mov r8, r8)
 800030e:	46bd      	mov	sp, r7
 8000310:	b005      	add	sp, #20
 8000312:	bd90      	pop	{r4, r7, pc}
 8000314:	20000028 	.word	0x20000028

08000318 <lcd_clear>:

void lcd_clear (void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 800031e:	2080      	movs	r0, #128	; 0x80
 8000320:	f7ff ff7e 	bl	8000220 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8000324:	2300      	movs	r3, #0
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	e005      	b.n	8000336 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800032a:	2020      	movs	r0, #32
 800032c:	f7ff ffb6 	bl	800029c <lcd_send_data>
	for (int i=0; i<70; i++)
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	3301      	adds	r3, #1
 8000334:	607b      	str	r3, [r7, #4]
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	2b45      	cmp	r3, #69	; 0x45
 800033a:	ddf6      	ble.n	800032a <lcd_clear+0x12>
	}
}
 800033c:	46c0      	nop			; (mov r8, r8)
 800033e:	46c0      	nop			; (mov r8, r8)
 8000340:	46bd      	mov	sp, r7
 8000342:	b002      	add	sp, #8
 8000344:	bd80      	pop	{r7, pc}

08000346 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000346:	b580      	push	{r7, lr}
 8000348:	b082      	sub	sp, #8
 800034a:	af00      	add	r7, sp, #0
 800034c:	6078      	str	r0, [r7, #4]
 800034e:	6039      	str	r1, [r7, #0]
    switch (row)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d003      	beq.n	800035e <lcd_put_cur+0x18>
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d005      	beq.n	8000368 <lcd_put_cur+0x22>
 800035c:	e009      	b.n	8000372 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800035e:	683b      	ldr	r3, [r7, #0]
 8000360:	2280      	movs	r2, #128	; 0x80
 8000362:	4313      	orrs	r3, r2
 8000364:	603b      	str	r3, [r7, #0]
            break;
 8000366:	e004      	b.n	8000372 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	22c0      	movs	r2, #192	; 0xc0
 800036c:	4313      	orrs	r3, r2
 800036e:	603b      	str	r3, [r7, #0]
            break;
 8000370:	46c0      	nop			; (mov r8, r8)
    }

    lcd_send_cmd (col);
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	b2db      	uxtb	r3, r3
 8000376:	0018      	movs	r0, r3
 8000378:	f7ff ff52 	bl	8000220 <lcd_send_cmd>
}
 800037c:	46c0      	nop			; (mov r8, r8)
 800037e:	46bd      	mov	sp, r7
 8000380:	b002      	add	sp, #8
 8000382:	bd80      	pop	{r7, pc}

08000384 <lcd_init>:


void lcd_init (void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000388:	2032      	movs	r0, #50	; 0x32
 800038a:	f000 fc39 	bl	8000c00 <HAL_Delay>
	lcd_send_cmd (0x30);
 800038e:	2030      	movs	r0, #48	; 0x30
 8000390:	f7ff ff46 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000394:	2005      	movs	r0, #5
 8000396:	f000 fc33 	bl	8000c00 <HAL_Delay>
	lcd_send_cmd (0x30);
 800039a:	2030      	movs	r0, #48	; 0x30
 800039c:	f7ff ff40 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80003a0:	2001      	movs	r0, #1
 80003a2:	f000 fc2d 	bl	8000c00 <HAL_Delay>
	lcd_send_cmd (0x30);
 80003a6:	2030      	movs	r0, #48	; 0x30
 80003a8:	f7ff ff3a 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(10);
 80003ac:	200a      	movs	r0, #10
 80003ae:	f000 fc27 	bl	8000c00 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80003b2:	2020      	movs	r0, #32
 80003b4:	f7ff ff34 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(10);
 80003b8:	200a      	movs	r0, #10
 80003ba:	f000 fc21 	bl	8000c00 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80003be:	2028      	movs	r0, #40	; 0x28
 80003c0:	f7ff ff2e 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(1);
 80003c4:	2001      	movs	r0, #1
 80003c6:	f000 fc1b 	bl	8000c00 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80003ca:	2008      	movs	r0, #8
 80003cc:	f7ff ff28 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(1);
 80003d0:	2001      	movs	r0, #1
 80003d2:	f000 fc15 	bl	8000c00 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80003d6:	2001      	movs	r0, #1
 80003d8:	f7ff ff22 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(1);
 80003dc:	2001      	movs	r0, #1
 80003de:	f000 fc0f 	bl	8000c00 <HAL_Delay>
	HAL_Delay(1);
 80003e2:	2001      	movs	r0, #1
 80003e4:	f000 fc0c 	bl	8000c00 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80003e8:	2006      	movs	r0, #6
 80003ea:	f7ff ff19 	bl	8000220 <lcd_send_cmd>
	HAL_Delay(1);
 80003ee:	2001      	movs	r0, #1
 80003f0:	f000 fc06 	bl	8000c00 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80003f4:	200c      	movs	r0, #12
 80003f6:	f7ff ff13 	bl	8000220 <lcd_send_cmd>
}
 80003fa:	46c0      	nop			; (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}

08000400 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000408:	e006      	b.n	8000418 <lcd_send_string+0x18>
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	1c5a      	adds	r2, r3, #1
 800040e:	607a      	str	r2, [r7, #4]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	0018      	movs	r0, r3
 8000414:	f7ff ff42 	bl	800029c <lcd_send_data>
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	781b      	ldrb	r3, [r3, #0]
 800041c:	2b00      	cmp	r3, #0
 800041e:	d1f4      	bne.n	800040a <lcd_send_string+0xa>
}
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	46bd      	mov	sp, r7
 8000426:	b002      	add	sp, #8
 8000428:	bd80      	pop	{r7, pc}
	...

0800042c <HAL_UARTEx_RxEventCallback>:

    flag=1;
}*/

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)//hat boşa cıktığında olması girecek fonksiyon
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b084      	sub	sp, #16
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	000a      	movs	r2, r1
 8000436:	1cbb      	adds	r3, r7, #2
 8000438:	801a      	strh	r2, [r3, #0]
	if (huart->Instance == USART1)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	4a16      	ldr	r2, [pc, #88]	; (8000498 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d124      	bne.n	800048e <HAL_UARTEx_RxEventCallback+0x62>
	{
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, Rx_data, BUFFSIZE);
 8000444:	4915      	ldr	r1, [pc, #84]	; (800049c <HAL_UARTEx_RxEventCallback+0x70>)
 8000446:	4b16      	ldr	r3, [pc, #88]	; (80004a0 <HAL_UARTEx_RxEventCallback+0x74>)
 8000448:	2214      	movs	r2, #20
 800044a:	0018      	movs	r0, r3
 800044c:	f003 fa39 	bl	80038c2 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT); // trasferin yarısındayken trasferi kesmeemeesi için kullanılan fonksiyondur.
 8000450:	4b14      	ldr	r3, [pc, #80]	; (80004a4 <HAL_UARTEx_RxEventCallback+0x78>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	681a      	ldr	r2, [r3, #0]
 8000456:	4b13      	ldr	r3, [pc, #76]	; (80004a4 <HAL_UARTEx_RxEventCallback+0x78>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	2104      	movs	r1, #4
 800045c:	438a      	bics	r2, r1
 800045e:	601a      	str	r2, [r3, #0]


		sizeval = Size;
 8000460:	1cbb      	adds	r3, r7, #2
 8000462:	881b      	ldrh	r3, [r3, #0]
 8000464:	b2da      	uxtb	r2, r3
 8000466:	4b10      	ldr	r3, [pc, #64]	; (80004a8 <HAL_UARTEx_RxEventCallback+0x7c>)
 8000468:	701a      	strb	r2, [r3, #0]

		for (int i = sizeval; i < BUFFSIZE; i++)
 800046a:	4b0f      	ldr	r3, [pc, #60]	; (80004a8 <HAL_UARTEx_RxEventCallback+0x7c>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	60fb      	str	r3, [r7, #12]
 8000470:	e007      	b.n	8000482 <HAL_UARTEx_RxEventCallback+0x56>
		{
			Rx_data[i] = 0;
 8000472:	4a0a      	ldr	r2, [pc, #40]	; (800049c <HAL_UARTEx_RxEventCallback+0x70>)
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	18d3      	adds	r3, r2, r3
 8000478:	2200      	movs	r2, #0
 800047a:	701a      	strb	r2, [r3, #0]
		for (int i = sizeval; i < BUFFSIZE; i++)
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	3301      	adds	r3, #1
 8000480:	60fb      	str	r3, [r7, #12]
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	2b13      	cmp	r3, #19
 8000486:	ddf4      	ble.n	8000472 <HAL_UARTEx_RxEventCallback+0x46>
		}

		flag = 1;
 8000488:	4b08      	ldr	r3, [pc, #32]	; (80004ac <HAL_UARTEx_RxEventCallback+0x80>)
 800048a:	2201      	movs	r2, #1
 800048c:	701a      	strb	r2, [r3, #0]


	}
}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	46bd      	mov	sp, r7
 8000492:	b004      	add	sp, #16
 8000494:	bd80      	pop	{r7, pc}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	40013800 	.word	0x40013800
 800049c:	20000184 	.word	0x20000184
 80004a0:	20000074 	.word	0x20000074
 80004a4:	200000f8 	.word	0x200000f8
 80004a8:	20000180 	.word	0x20000180
 80004ac:	20000198 	.word	0x20000198

080004b0 <print_lcd>:

void print_lcd(){
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0

	lcd_clear();
 80004b4:	f7ff ff30 	bl	8000318 <lcd_clear>
	lcd_put_cur(0, 0);
 80004b8:	2100      	movs	r1, #0
 80004ba:	2000      	movs	r0, #0
 80004bc:	f7ff ff43 	bl	8000346 <lcd_put_cur>
	lcd_send_string(Rx_data);
 80004c0:	4b05      	ldr	r3, [pc, #20]	; (80004d8 <print_lcd+0x28>)
 80004c2:	0018      	movs	r0, r3
 80004c4:	f7ff ff9c 	bl	8000400 <lcd_send_string>
	HAL_Delay(500);
 80004c8:	23fa      	movs	r3, #250	; 0xfa
 80004ca:	005b      	lsls	r3, r3, #1
 80004cc:	0018      	movs	r0, r3
 80004ce:	f000 fb97 	bl	8000c00 <HAL_Delay>
}
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	20000184 	.word	0x20000184

080004dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e0:	f000 fb2a 	bl	8000b38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e4:	f000 f830 	bl	8000548 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e8:	f000 f924 	bl	8000734 <MX_GPIO_Init>
  MX_DMA_Init();
 80004ec:	f000 f904 	bl	80006f8 <MX_DMA_Init>
  MX_I2C1_Init();
 80004f0:	f000 f892 	bl	8000618 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80004f4:	f000 f8d0 	bl	8000698 <MX_USART1_UART_Init>
  lcd_init();
 80004f8:	f7ff ff44 	bl	8000384 <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, Rx_data, BUFFSIZE);
 80004fc:	490e      	ldr	r1, [pc, #56]	; (8000538 <main+0x5c>)
 80004fe:	4b0f      	ldr	r3, [pc, #60]	; (800053c <main+0x60>)
 8000500:	2214      	movs	r2, #20
 8000502:	0018      	movs	r0, r3
 8000504:	f003 f9dd 	bl	80038c2 <HAL_UARTEx_ReceiveToIdle_DMA>
	   __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT); // trasferin yarısındayken trasferi kesmeemeesi için kullanılan fonksiyondur.
 8000508:	4b0d      	ldr	r3, [pc, #52]	; (8000540 <main+0x64>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	681a      	ldr	r2, [r3, #0]
 800050e:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <main+0x64>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	2104      	movs	r1, #4
 8000514:	438a      	bics	r2, r1
 8000516:	601a      	str	r2, [r3, #0]

	/*  lcd_init();
	  HAL_UART_Receive_IT(&huart1, Rx_data, sizeof(Rx_data));
	  HAL_Delay(250);
	  write_lcd();*/
	  if(flag == 1)
 8000518:	4b0a      	ldr	r3, [pc, #40]	; (8000544 <main+0x68>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b01      	cmp	r3, #1
 800051e:	d104      	bne.n	800052a <main+0x4e>
	  {
		  flag = 0;
 8000520:	4b08      	ldr	r3, [pc, #32]	; (8000544 <main+0x68>)
 8000522:	2200      	movs	r2, #0
 8000524:	701a      	strb	r2, [r3, #0]
		  print_lcd();
 8000526:	f7ff ffc3 	bl	80004b0 <print_lcd>

	  }
	  HAL_Delay(500);
 800052a:	23fa      	movs	r3, #250	; 0xfa
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	0018      	movs	r0, r3
 8000530:	f000 fb66 	bl	8000c00 <HAL_Delay>
	  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, Rx_data, BUFFSIZE);
 8000534:	e7e2      	b.n	80004fc <main+0x20>
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	20000184 	.word	0x20000184
 800053c:	20000074 	.word	0x20000074
 8000540:	200000f8 	.word	0x200000f8
 8000544:	20000198 	.word	0x20000198

08000548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000548:	b590      	push	{r4, r7, lr}
 800054a:	b097      	sub	sp, #92	; 0x5c
 800054c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054e:	2428      	movs	r4, #40	; 0x28
 8000550:	193b      	adds	r3, r7, r4
 8000552:	0018      	movs	r0, r3
 8000554:	2330      	movs	r3, #48	; 0x30
 8000556:	001a      	movs	r2, r3
 8000558:	2100      	movs	r1, #0
 800055a:	f003 fa45 	bl	80039e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800055e:	2318      	movs	r3, #24
 8000560:	18fb      	adds	r3, r7, r3
 8000562:	0018      	movs	r0, r3
 8000564:	2310      	movs	r3, #16
 8000566:	001a      	movs	r2, r3
 8000568:	2100      	movs	r1, #0
 800056a:	f003 fa3d 	bl	80039e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800056e:	1d3b      	adds	r3, r7, #4
 8000570:	0018      	movs	r0, r3
 8000572:	2314      	movs	r3, #20
 8000574:	001a      	movs	r2, r3
 8000576:	2100      	movs	r1, #0
 8000578:	f003 fa36 	bl	80039e8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800057c:	0021      	movs	r1, r4
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2203      	movs	r2, #3
 8000582:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2201      	movs	r2, #1
 8000588:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2201      	movs	r2, #1
 800058e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2210      	movs	r2, #16
 8000594:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000596:	187b      	adds	r3, r7, r1
 8000598:	2202      	movs	r2, #2
 800059a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800059c:	187b      	adds	r3, r7, r1
 800059e:	2280      	movs	r2, #128	; 0x80
 80005a0:	0252      	lsls	r2, r2, #9
 80005a2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	0352      	lsls	r2, r2, #13
 80005aa:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	2200      	movs	r2, #0
 80005b0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	0018      	movs	r0, r3
 80005b6:	f001 fb8b 	bl	8001cd0 <HAL_RCC_OscConfig>
 80005ba:	1e03      	subs	r3, r0, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80005be:	f000 f931 	bl	8000824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c2:	2118      	movs	r1, #24
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2207      	movs	r2, #7
 80005c8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	2202      	movs	r2, #2
 80005ce:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2200      	movs	r2, #0
 80005da:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2101      	movs	r1, #1
 80005e0:	0018      	movs	r0, r3
 80005e2:	f001 fe8f 	bl	8002304 <HAL_RCC_ClockConfig>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80005ea:	f000 f91b 	bl	8000824 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	2221      	movs	r2, #33	; 0x21
 80005f2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80005f4:	1d3b      	adds	r3, r7, #4
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80005fa:	1d3b      	adds	r3, r7, #4
 80005fc:	2200      	movs	r2, #0
 80005fe:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	0018      	movs	r0, r3
 8000604:	f001 ffd0 	bl	80025a8 <HAL_RCCEx_PeriphCLKConfig>
 8000608:	1e03      	subs	r3, r0, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800060c:	f000 f90a 	bl	8000824 <Error_Handler>
  }
}
 8000610:	46c0      	nop			; (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	b017      	add	sp, #92	; 0x5c
 8000616:	bd90      	pop	{r4, r7, pc}

08000618 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800061c:	4b1b      	ldr	r3, [pc, #108]	; (800068c <MX_I2C1_Init+0x74>)
 800061e:	4a1c      	ldr	r2, [pc, #112]	; (8000690 <MX_I2C1_Init+0x78>)
 8000620:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000622:	4b1a      	ldr	r3, [pc, #104]	; (800068c <MX_I2C1_Init+0x74>)
 8000624:	4a1b      	ldr	r2, [pc, #108]	; (8000694 <MX_I2C1_Init+0x7c>)
 8000626:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000628:	4b18      	ldr	r3, [pc, #96]	; (800068c <MX_I2C1_Init+0x74>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800062e:	4b17      	ldr	r3, [pc, #92]	; (800068c <MX_I2C1_Init+0x74>)
 8000630:	2201      	movs	r2, #1
 8000632:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000634:	4b15      	ldr	r3, [pc, #84]	; (800068c <MX_I2C1_Init+0x74>)
 8000636:	2200      	movs	r2, #0
 8000638:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800063a:	4b14      	ldr	r3, [pc, #80]	; (800068c <MX_I2C1_Init+0x74>)
 800063c:	2200      	movs	r2, #0
 800063e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000640:	4b12      	ldr	r3, [pc, #72]	; (800068c <MX_I2C1_Init+0x74>)
 8000642:	2200      	movs	r2, #0
 8000644:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000646:	4b11      	ldr	r3, [pc, #68]	; (800068c <MX_I2C1_Init+0x74>)
 8000648:	2200      	movs	r2, #0
 800064a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800064c:	4b0f      	ldr	r3, [pc, #60]	; (800068c <MX_I2C1_Init+0x74>)
 800064e:	2200      	movs	r2, #0
 8000650:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000652:	4b0e      	ldr	r3, [pc, #56]	; (800068c <MX_I2C1_Init+0x74>)
 8000654:	0018      	movs	r0, r3
 8000656:	f000 ff79 	bl	800154c <HAL_I2C_Init>
 800065a:	1e03      	subs	r3, r0, #0
 800065c:	d001      	beq.n	8000662 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800065e:	f000 f8e1 	bl	8000824 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000662:	4b0a      	ldr	r3, [pc, #40]	; (800068c <MX_I2C1_Init+0x74>)
 8000664:	2100      	movs	r1, #0
 8000666:	0018      	movs	r0, r3
 8000668:	f001 fa9a 	bl	8001ba0 <HAL_I2CEx_ConfigAnalogFilter>
 800066c:	1e03      	subs	r3, r0, #0
 800066e:	d001      	beq.n	8000674 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000670:	f000 f8d8 	bl	8000824 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000674:	4b05      	ldr	r3, [pc, #20]	; (800068c <MX_I2C1_Init+0x74>)
 8000676:	2100      	movs	r1, #0
 8000678:	0018      	movs	r0, r3
 800067a:	f001 fadd 	bl	8001c38 <HAL_I2CEx_ConfigDigitalFilter>
 800067e:	1e03      	subs	r3, r0, #0
 8000680:	d001      	beq.n	8000686 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000682:	f000 f8cf 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	20000028 	.word	0x20000028
 8000690:	40005400 	.word	0x40005400
 8000694:	0000020b 	.word	0x0000020b

08000698 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800069c:	4b14      	ldr	r3, [pc, #80]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 800069e:	4a15      	ldr	r2, [pc, #84]	; (80006f4 <MX_USART1_UART_Init+0x5c>)
 80006a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80006a2:	4b13      	ldr	r3, [pc, #76]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006a4:	2296      	movs	r2, #150	; 0x96
 80006a6:	0212      	lsls	r2, r2, #8
 80006a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006aa:	4b11      	ldr	r3, [pc, #68]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006b0:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006b6:	4b0e      	ldr	r3, [pc, #56]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006bc:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006be:	220c      	movs	r2, #12
 80006c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006c2:	4b0b      	ldr	r3, [pc, #44]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006c8:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ce:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006da:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <MX_USART1_UART_Init+0x58>)
 80006dc:	0018      	movs	r0, r3
 80006de:	f002 f841 	bl	8002764 <HAL_UART_Init>
 80006e2:	1e03      	subs	r3, r0, #0
 80006e4:	d001      	beq.n	80006ea <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006e6:	f000 f89d 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000074 	.word	0x20000074
 80006f4:	40013800 	.word	0x40013800

080006f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006fe:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_DMA_Init+0x38>)
 8000700:	695a      	ldr	r2, [r3, #20]
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <MX_DMA_Init+0x38>)
 8000704:	2101      	movs	r1, #1
 8000706:	430a      	orrs	r2, r1
 8000708:	615a      	str	r2, [r3, #20]
 800070a:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_DMA_Init+0x38>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	2201      	movs	r2, #1
 8000710:	4013      	ands	r3, r2
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000716:	2200      	movs	r2, #0
 8000718:	2100      	movs	r1, #0
 800071a:	200a      	movs	r0, #10
 800071c:	f000 fb40 	bl	8000da0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000720:	200a      	movs	r0, #10
 8000722:	f000 fb52 	bl	8000dca <HAL_NVIC_EnableIRQ>

}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b002      	add	sp, #8
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	40021000 	.word	0x40021000

08000734 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b08b      	sub	sp, #44	; 0x2c
 8000738:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073a:	2414      	movs	r4, #20
 800073c:	193b      	adds	r3, r7, r4
 800073e:	0018      	movs	r0, r3
 8000740:	2314      	movs	r3, #20
 8000742:	001a      	movs	r2, r3
 8000744:	2100      	movs	r1, #0
 8000746:	f003 f94f 	bl	80039e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074a:	4b34      	ldr	r3, [pc, #208]	; (800081c <MX_GPIO_Init+0xe8>)
 800074c:	695a      	ldr	r2, [r3, #20]
 800074e:	4b33      	ldr	r3, [pc, #204]	; (800081c <MX_GPIO_Init+0xe8>)
 8000750:	2180      	movs	r1, #128	; 0x80
 8000752:	03c9      	lsls	r1, r1, #15
 8000754:	430a      	orrs	r2, r1
 8000756:	615a      	str	r2, [r3, #20]
 8000758:	4b30      	ldr	r3, [pc, #192]	; (800081c <MX_GPIO_Init+0xe8>)
 800075a:	695a      	ldr	r2, [r3, #20]
 800075c:	2380      	movs	r3, #128	; 0x80
 800075e:	03db      	lsls	r3, r3, #15
 8000760:	4013      	ands	r3, r2
 8000762:	613b      	str	r3, [r7, #16]
 8000764:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	4b2d      	ldr	r3, [pc, #180]	; (800081c <MX_GPIO_Init+0xe8>)
 8000768:	695a      	ldr	r2, [r3, #20]
 800076a:	4b2c      	ldr	r3, [pc, #176]	; (800081c <MX_GPIO_Init+0xe8>)
 800076c:	2180      	movs	r1, #128	; 0x80
 800076e:	0289      	lsls	r1, r1, #10
 8000770:	430a      	orrs	r2, r1
 8000772:	615a      	str	r2, [r3, #20]
 8000774:	4b29      	ldr	r3, [pc, #164]	; (800081c <MX_GPIO_Init+0xe8>)
 8000776:	695a      	ldr	r2, [r3, #20]
 8000778:	2380      	movs	r3, #128	; 0x80
 800077a:	029b      	lsls	r3, r3, #10
 800077c:	4013      	ands	r3, r2
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000782:	4b26      	ldr	r3, [pc, #152]	; (800081c <MX_GPIO_Init+0xe8>)
 8000784:	695a      	ldr	r2, [r3, #20]
 8000786:	4b25      	ldr	r3, [pc, #148]	; (800081c <MX_GPIO_Init+0xe8>)
 8000788:	2180      	movs	r1, #128	; 0x80
 800078a:	0309      	lsls	r1, r1, #12
 800078c:	430a      	orrs	r2, r1
 800078e:	615a      	str	r2, [r3, #20]
 8000790:	4b22      	ldr	r3, [pc, #136]	; (800081c <MX_GPIO_Init+0xe8>)
 8000792:	695a      	ldr	r2, [r3, #20]
 8000794:	2380      	movs	r3, #128	; 0x80
 8000796:	031b      	lsls	r3, r3, #12
 8000798:	4013      	ands	r3, r2
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	4b1f      	ldr	r3, [pc, #124]	; (800081c <MX_GPIO_Init+0xe8>)
 80007a0:	695a      	ldr	r2, [r3, #20]
 80007a2:	4b1e      	ldr	r3, [pc, #120]	; (800081c <MX_GPIO_Init+0xe8>)
 80007a4:	2180      	movs	r1, #128	; 0x80
 80007a6:	02c9      	lsls	r1, r1, #11
 80007a8:	430a      	orrs	r2, r1
 80007aa:	615a      	str	r2, [r3, #20]
 80007ac:	4b1b      	ldr	r3, [pc, #108]	; (800081c <MX_GPIO_Init+0xe8>)
 80007ae:	695a      	ldr	r2, [r3, #20]
 80007b0:	2380      	movs	r3, #128	; 0x80
 80007b2:	02db      	lsls	r3, r3, #11
 80007b4:	4013      	ands	r3, r2
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80007ba:	23c0      	movs	r3, #192	; 0xc0
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	4818      	ldr	r0, [pc, #96]	; (8000820 <MX_GPIO_Init+0xec>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	0019      	movs	r1, r3
 80007c4:	f000 fea4 	bl	8001510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007c8:	193b      	adds	r3, r7, r4
 80007ca:	2201      	movs	r2, #1
 80007cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	2290      	movs	r2, #144	; 0x90
 80007d2:	0352      	lsls	r2, r2, #13
 80007d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007dc:	193a      	adds	r2, r7, r4
 80007de:	2390      	movs	r3, #144	; 0x90
 80007e0:	05db      	lsls	r3, r3, #23
 80007e2:	0011      	movs	r1, r2
 80007e4:	0018      	movs	r0, r3
 80007e6:	f000 fd23 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80007ea:	0021      	movs	r1, r4
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	22c0      	movs	r2, #192	; 0xc0
 80007f0:	0092      	lsls	r2, r2, #2
 80007f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2201      	movs	r2, #1
 80007f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2200      	movs	r2, #0
 8000804:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000806:	187b      	adds	r3, r7, r1
 8000808:	4a05      	ldr	r2, [pc, #20]	; (8000820 <MX_GPIO_Init+0xec>)
 800080a:	0019      	movs	r1, r3
 800080c:	0010      	movs	r0, r2
 800080e:	f000 fd0f 	bl	8001230 <HAL_GPIO_Init>

}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	46bd      	mov	sp, r7
 8000816:	b00b      	add	sp, #44	; 0x2c
 8000818:	bd90      	pop	{r4, r7, pc}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	40021000 	.word	0x40021000
 8000820:	48000800 	.word	0x48000800

08000824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000828:	b672      	cpsid	i
}
 800082a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800082c:	e7fe      	b.n	800082c <Error_Handler+0x8>
	...

08000830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000836:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <HAL_MspInit+0x44>)
 8000838:	699a      	ldr	r2, [r3, #24]
 800083a:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <HAL_MspInit+0x44>)
 800083c:	2101      	movs	r1, #1
 800083e:	430a      	orrs	r2, r1
 8000840:	619a      	str	r2, [r3, #24]
 8000842:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <HAL_MspInit+0x44>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	2201      	movs	r2, #1
 8000848:	4013      	ands	r3, r2
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800084e:	4b09      	ldr	r3, [pc, #36]	; (8000874 <HAL_MspInit+0x44>)
 8000850:	69da      	ldr	r2, [r3, #28]
 8000852:	4b08      	ldr	r3, [pc, #32]	; (8000874 <HAL_MspInit+0x44>)
 8000854:	2180      	movs	r1, #128	; 0x80
 8000856:	0549      	lsls	r1, r1, #21
 8000858:	430a      	orrs	r2, r1
 800085a:	61da      	str	r2, [r3, #28]
 800085c:	4b05      	ldr	r3, [pc, #20]	; (8000874 <HAL_MspInit+0x44>)
 800085e:	69da      	ldr	r2, [r3, #28]
 8000860:	2380      	movs	r3, #128	; 0x80
 8000862:	055b      	lsls	r3, r3, #21
 8000864:	4013      	ands	r3, r2
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b002      	add	sp, #8
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	40021000 	.word	0x40021000

08000878 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000878:	b590      	push	{r4, r7, lr}
 800087a:	b08b      	sub	sp, #44	; 0x2c
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	2414      	movs	r4, #20
 8000882:	193b      	adds	r3, r7, r4
 8000884:	0018      	movs	r0, r3
 8000886:	2314      	movs	r3, #20
 8000888:	001a      	movs	r2, r3
 800088a:	2100      	movs	r1, #0
 800088c:	f003 f8ac 	bl	80039e8 <memset>
  if(hi2c->Instance==I2C1)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a1c      	ldr	r2, [pc, #112]	; (8000908 <HAL_I2C_MspInit+0x90>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d131      	bne.n	80008fe <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800089a:	4b1c      	ldr	r3, [pc, #112]	; (800090c <HAL_I2C_MspInit+0x94>)
 800089c:	695a      	ldr	r2, [r3, #20]
 800089e:	4b1b      	ldr	r3, [pc, #108]	; (800090c <HAL_I2C_MspInit+0x94>)
 80008a0:	2180      	movs	r1, #128	; 0x80
 80008a2:	02c9      	lsls	r1, r1, #11
 80008a4:	430a      	orrs	r2, r1
 80008a6:	615a      	str	r2, [r3, #20]
 80008a8:	4b18      	ldr	r3, [pc, #96]	; (800090c <HAL_I2C_MspInit+0x94>)
 80008aa:	695a      	ldr	r2, [r3, #20]
 80008ac:	2380      	movs	r3, #128	; 0x80
 80008ae:	02db      	lsls	r3, r3, #11
 80008b0:	4013      	ands	r3, r2
 80008b2:	613b      	str	r3, [r7, #16]
 80008b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008b6:	0021      	movs	r1, r4
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	22c0      	movs	r2, #192	; 0xc0
 80008bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2212      	movs	r2, #18
 80008c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c4:	187b      	adds	r3, r7, r1
 80008c6:	2201      	movs	r2, #1
 80008c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ca:	187b      	adds	r3, r7, r1
 80008cc:	2203      	movs	r2, #3
 80008ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	2201      	movs	r2, #1
 80008d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	4a0d      	ldr	r2, [pc, #52]	; (8000910 <HAL_I2C_MspInit+0x98>)
 80008da:	0019      	movs	r1, r3
 80008dc:	0010      	movs	r0, r2
 80008de:	f000 fca7 	bl	8001230 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008e2:	4b0a      	ldr	r3, [pc, #40]	; (800090c <HAL_I2C_MspInit+0x94>)
 80008e4:	69da      	ldr	r2, [r3, #28]
 80008e6:	4b09      	ldr	r3, [pc, #36]	; (800090c <HAL_I2C_MspInit+0x94>)
 80008e8:	2180      	movs	r1, #128	; 0x80
 80008ea:	0389      	lsls	r1, r1, #14
 80008ec:	430a      	orrs	r2, r1
 80008ee:	61da      	str	r2, [r3, #28]
 80008f0:	4b06      	ldr	r3, [pc, #24]	; (800090c <HAL_I2C_MspInit+0x94>)
 80008f2:	69da      	ldr	r2, [r3, #28]
 80008f4:	2380      	movs	r3, #128	; 0x80
 80008f6:	039b      	lsls	r3, r3, #14
 80008f8:	4013      	ands	r3, r2
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	b00b      	add	sp, #44	; 0x2c
 8000904:	bd90      	pop	{r4, r7, pc}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	40005400 	.word	0x40005400
 800090c:	40021000 	.word	0x40021000
 8000910:	48000400 	.word	0x48000400

08000914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b08b      	sub	sp, #44	; 0x2c
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	2414      	movs	r4, #20
 800091e:	193b      	adds	r3, r7, r4
 8000920:	0018      	movs	r0, r3
 8000922:	2314      	movs	r3, #20
 8000924:	001a      	movs	r2, r3
 8000926:	2100      	movs	r1, #0
 8000928:	f003 f85e 	bl	80039e8 <memset>
  if(huart->Instance==USART1)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a48      	ldr	r2, [pc, #288]	; (8000a54 <HAL_UART_MspInit+0x140>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d000      	beq.n	8000938 <HAL_UART_MspInit+0x24>
 8000936:	e089      	b.n	8000a4c <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000938:	4b47      	ldr	r3, [pc, #284]	; (8000a58 <HAL_UART_MspInit+0x144>)
 800093a:	699a      	ldr	r2, [r3, #24]
 800093c:	4b46      	ldr	r3, [pc, #280]	; (8000a58 <HAL_UART_MspInit+0x144>)
 800093e:	2180      	movs	r1, #128	; 0x80
 8000940:	01c9      	lsls	r1, r1, #7
 8000942:	430a      	orrs	r2, r1
 8000944:	619a      	str	r2, [r3, #24]
 8000946:	4b44      	ldr	r3, [pc, #272]	; (8000a58 <HAL_UART_MspInit+0x144>)
 8000948:	699a      	ldr	r2, [r3, #24]
 800094a:	2380      	movs	r3, #128	; 0x80
 800094c:	01db      	lsls	r3, r3, #7
 800094e:	4013      	ands	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000954:	4b40      	ldr	r3, [pc, #256]	; (8000a58 <HAL_UART_MspInit+0x144>)
 8000956:	695a      	ldr	r2, [r3, #20]
 8000958:	4b3f      	ldr	r3, [pc, #252]	; (8000a58 <HAL_UART_MspInit+0x144>)
 800095a:	2180      	movs	r1, #128	; 0x80
 800095c:	0289      	lsls	r1, r1, #10
 800095e:	430a      	orrs	r2, r1
 8000960:	615a      	str	r2, [r3, #20]
 8000962:	4b3d      	ldr	r3, [pc, #244]	; (8000a58 <HAL_UART_MspInit+0x144>)
 8000964:	695a      	ldr	r2, [r3, #20]
 8000966:	2380      	movs	r3, #128	; 0x80
 8000968:	029b      	lsls	r3, r3, #10
 800096a:	4013      	ands	r3, r2
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000970:	193b      	adds	r3, r7, r4
 8000972:	22c0      	movs	r2, #192	; 0xc0
 8000974:	00d2      	lsls	r2, r2, #3
 8000976:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000978:	0021      	movs	r1, r4
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2202      	movs	r2, #2
 800097e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2203      	movs	r2, #3
 800098a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	2201      	movs	r2, #1
 8000990:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000992:	187a      	adds	r2, r7, r1
 8000994:	2390      	movs	r3, #144	; 0x90
 8000996:	05db      	lsls	r3, r3, #23
 8000998:	0011      	movs	r1, r2
 800099a:	0018      	movs	r0, r3
 800099c:	f000 fc48 	bl	8001230 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80009a0:	4b2e      	ldr	r3, [pc, #184]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009a2:	4a2f      	ldr	r2, [pc, #188]	; (8000a60 <HAL_UART_MspInit+0x14c>)
 80009a4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009a6:	4b2d      	ldr	r3, [pc, #180]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009ac:	4b2b      	ldr	r3, [pc, #172]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009b2:	4b2a      	ldr	r3, [pc, #168]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009b4:	2280      	movs	r2, #128	; 0x80
 80009b6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009b8:	4b28      	ldr	r3, [pc, #160]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009be:	4b27      	ldr	r3, [pc, #156]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80009c4:	4b25      	ldr	r3, [pc, #148]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80009ca:	4b24      	ldr	r3, [pc, #144]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009cc:	2280      	movs	r2, #128	; 0x80
 80009ce:	0152      	lsls	r2, r2, #5
 80009d0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80009d2:	4b22      	ldr	r3, [pc, #136]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009d4:	0018      	movs	r0, r3
 80009d6:	f000 fa15 	bl	8000e04 <HAL_DMA_Init>
 80009da:	1e03      	subs	r3, r0, #0
 80009dc:	d001      	beq.n	80009e2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80009de:	f7ff ff21 	bl	8000824 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a1d      	ldr	r2, [pc, #116]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009e6:	671a      	str	r2, [r3, #112]	; 0x70
 80009e8:	4b1c      	ldr	r3, [pc, #112]	; (8000a5c <HAL_UART_MspInit+0x148>)
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80009ee:	4b1d      	ldr	r3, [pc, #116]	; (8000a64 <HAL_UART_MspInit+0x150>)
 80009f0:	4a1d      	ldr	r2, [pc, #116]	; (8000a68 <HAL_UART_MspInit+0x154>)
 80009f2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80009f4:	4b1b      	ldr	r3, [pc, #108]	; (8000a64 <HAL_UART_MspInit+0x150>)
 80009f6:	2210      	movs	r2, #16
 80009f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009fa:	4b1a      	ldr	r3, [pc, #104]	; (8000a64 <HAL_UART_MspInit+0x150>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a00:	4b18      	ldr	r3, [pc, #96]	; (8000a64 <HAL_UART_MspInit+0x150>)
 8000a02:	2280      	movs	r2, #128	; 0x80
 8000a04:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a06:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <HAL_UART_MspInit+0x150>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a0c:	4b15      	ldr	r3, [pc, #84]	; (8000a64 <HAL_UART_MspInit+0x150>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000a12:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <HAL_UART_MspInit+0x150>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000a18:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <HAL_UART_MspInit+0x150>)
 8000a1a:	2280      	movs	r2, #128	; 0x80
 8000a1c:	0152      	lsls	r2, r2, #5
 8000a1e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000a20:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <HAL_UART_MspInit+0x150>)
 8000a22:	0018      	movs	r0, r3
 8000a24:	f000 f9ee 	bl	8000e04 <HAL_DMA_Init>
 8000a28:	1e03      	subs	r3, r0, #0
 8000a2a:	d001      	beq.n	8000a30 <HAL_UART_MspInit+0x11c>
    {
      Error_Handler();
 8000a2c:	f7ff fefa 	bl	8000824 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	4a0c      	ldr	r2, [pc, #48]	; (8000a64 <HAL_UART_MspInit+0x150>)
 8000a34:	66da      	str	r2, [r3, #108]	; 0x6c
 8000a36:	4b0b      	ldr	r3, [pc, #44]	; (8000a64 <HAL_UART_MspInit+0x150>)
 8000a38:	687a      	ldr	r2, [r7, #4]
 8000a3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2100      	movs	r1, #0
 8000a40:	201b      	movs	r0, #27
 8000a42:	f000 f9ad 	bl	8000da0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a46:	201b      	movs	r0, #27
 8000a48:	f000 f9bf 	bl	8000dca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b00b      	add	sp, #44	; 0x2c
 8000a52:	bd90      	pop	{r4, r7, pc}
 8000a54:	40013800 	.word	0x40013800
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	200000f8 	.word	0x200000f8
 8000a60:	40020030 	.word	0x40020030
 8000a64:	2000013c 	.word	0x2000013c
 8000a68:	4002001c 	.word	0x4002001c

08000a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a70:	e7fe      	b.n	8000a70 <NMI_Handler+0x4>

08000a72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a76:	e7fe      	b.n	8000a76 <HardFault_Handler+0x4>

08000a78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a7c:	46c0      	nop			; (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a90:	f000 f89a 	bl	8000bc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f000 fad9 	bl	800105a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000aa8:	4b04      	ldr	r3, [pc, #16]	; (8000abc <DMA1_Channel2_3_IRQHandler+0x20>)
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f000 fad5 	bl	800105a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	2000013c 	.word	0x2000013c
 8000abc:	200000f8 	.word	0x200000f8

08000ac0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ac4:	4b03      	ldr	r3, [pc, #12]	; (8000ad4 <USART1_IRQHandler+0x14>)
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f001 fea0 	bl	800280c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	20000074 	.word	0x20000074

08000ad8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000adc:	46c0      	nop			; (mov r8, r8)
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
	...

08000ae4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ae4:	480d      	ldr	r0, [pc, #52]	; (8000b1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ae6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ae8:	480d      	ldr	r0, [pc, #52]	; (8000b20 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aea:	490e      	ldr	r1, [pc, #56]	; (8000b24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aec:	4a0e      	ldr	r2, [pc, #56]	; (8000b28 <LoopForever+0xe>)
  movs r3, #0
 8000aee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af0:	e002      	b.n	8000af8 <LoopCopyDataInit>

08000af2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000af2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000af6:	3304      	adds	r3, #4

08000af8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000afa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000afc:	d3f9      	bcc.n	8000af2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000afe:	4a0b      	ldr	r2, [pc, #44]	; (8000b2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b00:	4c0b      	ldr	r4, [pc, #44]	; (8000b30 <LoopForever+0x16>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b04:	e001      	b.n	8000b0a <LoopFillZerobss>

08000b06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b08:	3204      	adds	r2, #4

08000b0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b0c:	d3fb      	bcc.n	8000b06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b0e:	f7ff ffe3 	bl	8000ad8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000b12:	f002 ff45 	bl	80039a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b16:	f7ff fce1 	bl	80004dc <main>

08000b1a <LoopForever>:

LoopForever:
    b LoopForever
 8000b1a:	e7fe      	b.n	8000b1a <LoopForever>
  ldr   r0, =_estack
 8000b1c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b24:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b28:	08003a50 	.word	0x08003a50
  ldr r2, =_sbss
 8000b2c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b30:	200001a0 	.word	0x200001a0

08000b34 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b34:	e7fe      	b.n	8000b34 <ADC1_COMP_IRQHandler>
	...

08000b38 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <HAL_Init+0x24>)
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <HAL_Init+0x24>)
 8000b42:	2110      	movs	r1, #16
 8000b44:	430a      	orrs	r2, r1
 8000b46:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b48:	2000      	movs	r0, #0
 8000b4a:	f000 f809 	bl	8000b60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b4e:	f7ff fe6f 	bl	8000830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b52:	2300      	movs	r3, #0
}
 8000b54:	0018      	movs	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	40022000 	.word	0x40022000

08000b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b68:	4b14      	ldr	r3, [pc, #80]	; (8000bbc <HAL_InitTick+0x5c>)
 8000b6a:	681c      	ldr	r4, [r3, #0]
 8000b6c:	4b14      	ldr	r3, [pc, #80]	; (8000bc0 <HAL_InitTick+0x60>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	0019      	movs	r1, r3
 8000b72:	23fa      	movs	r3, #250	; 0xfa
 8000b74:	0098      	lsls	r0, r3, #2
 8000b76:	f7ff fac7 	bl	8000108 <__udivsi3>
 8000b7a:	0003      	movs	r3, r0
 8000b7c:	0019      	movs	r1, r3
 8000b7e:	0020      	movs	r0, r4
 8000b80:	f7ff fac2 	bl	8000108 <__udivsi3>
 8000b84:	0003      	movs	r3, r0
 8000b86:	0018      	movs	r0, r3
 8000b88:	f000 f92f 	bl	8000dea <HAL_SYSTICK_Config>
 8000b8c:	1e03      	subs	r3, r0, #0
 8000b8e:	d001      	beq.n	8000b94 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b90:	2301      	movs	r3, #1
 8000b92:	e00f      	b.n	8000bb4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2b03      	cmp	r3, #3
 8000b98:	d80b      	bhi.n	8000bb2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b9a:	6879      	ldr	r1, [r7, #4]
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	425b      	negs	r3, r3
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 f8fc 	bl	8000da0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <HAL_InitTick+0x64>)
 8000baa:	687a      	ldr	r2, [r7, #4]
 8000bac:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	e000      	b.n	8000bb4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
}
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b003      	add	sp, #12
 8000bba:	bd90      	pop	{r4, r7, pc}
 8000bbc:	20000000 	.word	0x20000000
 8000bc0:	20000008 	.word	0x20000008
 8000bc4:	20000004 	.word	0x20000004

08000bc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bcc:	4b05      	ldr	r3, [pc, #20]	; (8000be4 <HAL_IncTick+0x1c>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	001a      	movs	r2, r3
 8000bd2:	4b05      	ldr	r3, [pc, #20]	; (8000be8 <HAL_IncTick+0x20>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	18d2      	adds	r2, r2, r3
 8000bd8:	4b03      	ldr	r3, [pc, #12]	; (8000be8 <HAL_IncTick+0x20>)
 8000bda:	601a      	str	r2, [r3, #0]
}
 8000bdc:	46c0      	nop			; (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	20000008 	.word	0x20000008
 8000be8:	2000019c 	.word	0x2000019c

08000bec <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  return uwTick;
 8000bf0:	4b02      	ldr	r3, [pc, #8]	; (8000bfc <HAL_GetTick+0x10>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
}
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	2000019c 	.word	0x2000019c

08000c00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c08:	f7ff fff0 	bl	8000bec <HAL_GetTick>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3301      	adds	r3, #1
 8000c18:	d005      	beq.n	8000c26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <HAL_Delay+0x44>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	001a      	movs	r2, r3
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	189b      	adds	r3, r3, r2
 8000c24:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	f7ff ffe0 	bl	8000bec <HAL_GetTick>
 8000c2c:	0002      	movs	r2, r0
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	68fa      	ldr	r2, [r7, #12]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d8f7      	bhi.n	8000c28 <HAL_Delay+0x28>
  {
  }
}
 8000c38:	46c0      	nop			; (mov r8, r8)
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	b004      	add	sp, #16
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	20000008 	.word	0x20000008

08000c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	0002      	movs	r2, r0
 8000c50:	1dfb      	adds	r3, r7, #7
 8000c52:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c54:	1dfb      	adds	r3, r7, #7
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b7f      	cmp	r3, #127	; 0x7f
 8000c5a:	d809      	bhi.n	8000c70 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c5c:	1dfb      	adds	r3, r7, #7
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	001a      	movs	r2, r3
 8000c62:	231f      	movs	r3, #31
 8000c64:	401a      	ands	r2, r3
 8000c66:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <__NVIC_EnableIRQ+0x30>)
 8000c68:	2101      	movs	r1, #1
 8000c6a:	4091      	lsls	r1, r2
 8000c6c:	000a      	movs	r2, r1
 8000c6e:	601a      	str	r2, [r3, #0]
  }
}
 8000c70:	46c0      	nop			; (mov r8, r8)
 8000c72:	46bd      	mov	sp, r7
 8000c74:	b002      	add	sp, #8
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	e000e100 	.word	0xe000e100

08000c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c7c:	b590      	push	{r4, r7, lr}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	0002      	movs	r2, r0
 8000c84:	6039      	str	r1, [r7, #0]
 8000c86:	1dfb      	adds	r3, r7, #7
 8000c88:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c8a:	1dfb      	adds	r3, r7, #7
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c90:	d828      	bhi.n	8000ce4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c92:	4a2f      	ldr	r2, [pc, #188]	; (8000d50 <__NVIC_SetPriority+0xd4>)
 8000c94:	1dfb      	adds	r3, r7, #7
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b25b      	sxtb	r3, r3
 8000c9a:	089b      	lsrs	r3, r3, #2
 8000c9c:	33c0      	adds	r3, #192	; 0xc0
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	589b      	ldr	r3, [r3, r2]
 8000ca2:	1dfa      	adds	r2, r7, #7
 8000ca4:	7812      	ldrb	r2, [r2, #0]
 8000ca6:	0011      	movs	r1, r2
 8000ca8:	2203      	movs	r2, #3
 8000caa:	400a      	ands	r2, r1
 8000cac:	00d2      	lsls	r2, r2, #3
 8000cae:	21ff      	movs	r1, #255	; 0xff
 8000cb0:	4091      	lsls	r1, r2
 8000cb2:	000a      	movs	r2, r1
 8000cb4:	43d2      	mvns	r2, r2
 8000cb6:	401a      	ands	r2, r3
 8000cb8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	019b      	lsls	r3, r3, #6
 8000cbe:	22ff      	movs	r2, #255	; 0xff
 8000cc0:	401a      	ands	r2, r3
 8000cc2:	1dfb      	adds	r3, r7, #7
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	2303      	movs	r3, #3
 8000cca:	4003      	ands	r3, r0
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd0:	481f      	ldr	r0, [pc, #124]	; (8000d50 <__NVIC_SetPriority+0xd4>)
 8000cd2:	1dfb      	adds	r3, r7, #7
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	b25b      	sxtb	r3, r3
 8000cd8:	089b      	lsrs	r3, r3, #2
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	33c0      	adds	r3, #192	; 0xc0
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ce2:	e031      	b.n	8000d48 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ce4:	4a1b      	ldr	r2, [pc, #108]	; (8000d54 <__NVIC_SetPriority+0xd8>)
 8000ce6:	1dfb      	adds	r3, r7, #7
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	0019      	movs	r1, r3
 8000cec:	230f      	movs	r3, #15
 8000cee:	400b      	ands	r3, r1
 8000cf0:	3b08      	subs	r3, #8
 8000cf2:	089b      	lsrs	r3, r3, #2
 8000cf4:	3306      	adds	r3, #6
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	18d3      	adds	r3, r2, r3
 8000cfa:	3304      	adds	r3, #4
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	1dfa      	adds	r2, r7, #7
 8000d00:	7812      	ldrb	r2, [r2, #0]
 8000d02:	0011      	movs	r1, r2
 8000d04:	2203      	movs	r2, #3
 8000d06:	400a      	ands	r2, r1
 8000d08:	00d2      	lsls	r2, r2, #3
 8000d0a:	21ff      	movs	r1, #255	; 0xff
 8000d0c:	4091      	lsls	r1, r2
 8000d0e:	000a      	movs	r2, r1
 8000d10:	43d2      	mvns	r2, r2
 8000d12:	401a      	ands	r2, r3
 8000d14:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	019b      	lsls	r3, r3, #6
 8000d1a:	22ff      	movs	r2, #255	; 0xff
 8000d1c:	401a      	ands	r2, r3
 8000d1e:	1dfb      	adds	r3, r7, #7
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	0018      	movs	r0, r3
 8000d24:	2303      	movs	r3, #3
 8000d26:	4003      	ands	r3, r0
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d2c:	4809      	ldr	r0, [pc, #36]	; (8000d54 <__NVIC_SetPriority+0xd8>)
 8000d2e:	1dfb      	adds	r3, r7, #7
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	001c      	movs	r4, r3
 8000d34:	230f      	movs	r3, #15
 8000d36:	4023      	ands	r3, r4
 8000d38:	3b08      	subs	r3, #8
 8000d3a:	089b      	lsrs	r3, r3, #2
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	3306      	adds	r3, #6
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	18c3      	adds	r3, r0, r3
 8000d44:	3304      	adds	r3, #4
 8000d46:	601a      	str	r2, [r3, #0]
}
 8000d48:	46c0      	nop			; (mov r8, r8)
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	b003      	add	sp, #12
 8000d4e:	bd90      	pop	{r4, r7, pc}
 8000d50:	e000e100 	.word	0xe000e100
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	1e5a      	subs	r2, r3, #1
 8000d64:	2380      	movs	r3, #128	; 0x80
 8000d66:	045b      	lsls	r3, r3, #17
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d301      	bcc.n	8000d70 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	e010      	b.n	8000d92 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d70:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <SysTick_Config+0x44>)
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	3a01      	subs	r2, #1
 8000d76:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d78:	2301      	movs	r3, #1
 8000d7a:	425b      	negs	r3, r3
 8000d7c:	2103      	movs	r1, #3
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f7ff ff7c 	bl	8000c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d84:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <SysTick_Config+0x44>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d8a:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <SysTick_Config+0x44>)
 8000d8c:	2207      	movs	r2, #7
 8000d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	0018      	movs	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b002      	add	sp, #8
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	e000e010 	.word	0xe000e010

08000da0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60b9      	str	r1, [r7, #8]
 8000da8:	607a      	str	r2, [r7, #4]
 8000daa:	210f      	movs	r1, #15
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	1c02      	adds	r2, r0, #0
 8000db0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	b25b      	sxtb	r3, r3
 8000dba:	0011      	movs	r1, r2
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	f7ff ff5d 	bl	8000c7c <__NVIC_SetPriority>
}
 8000dc2:	46c0      	nop			; (mov r8, r8)
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	b004      	add	sp, #16
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	0002      	movs	r2, r0
 8000dd2:	1dfb      	adds	r3, r7, #7
 8000dd4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dd6:	1dfb      	adds	r3, r7, #7
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	b25b      	sxtb	r3, r3
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f7ff ff33 	bl	8000c48 <__NVIC_EnableIRQ>
}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b002      	add	sp, #8
 8000de8:	bd80      	pop	{r7, pc}

08000dea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	0018      	movs	r0, r3
 8000df6:	f7ff ffaf 	bl	8000d58 <SysTick_Config>
 8000dfa:	0003      	movs	r3, r0
}
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b002      	add	sp, #8
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d101      	bne.n	8000e1a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e036      	b.n	8000e88 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2221      	movs	r2, #33	; 0x21
 8000e1e:	2102      	movs	r1, #2
 8000e20:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	4a18      	ldr	r2, [pc, #96]	; (8000e90 <HAL_DMA_Init+0x8c>)
 8000e2e:	4013      	ands	r3, r2
 8000e30:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	695b      	ldr	r3, [r3, #20]
 8000e4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	69db      	ldr	r3, [r3, #28]
 8000e58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e5a:	68fa      	ldr	r2, [r7, #12]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	68fa      	ldr	r2, [r7, #12]
 8000e66:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f000 f9c4 	bl	80011f8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2200      	movs	r2, #0
 8000e74:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2221      	movs	r2, #33	; 0x21
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2220      	movs	r2, #32
 8000e82:	2100      	movs	r1, #0
 8000e84:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000e86:	2300      	movs	r3, #0
}  
 8000e88:	0018      	movs	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	b004      	add	sp, #16
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	ffffc00f 	.word	0xffffc00f

08000e94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
 8000ea0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000ea2:	2317      	movs	r3, #23
 8000ea4:	18fb      	adds	r3, r7, r3
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	2220      	movs	r2, #32
 8000eae:	5c9b      	ldrb	r3, [r3, r2]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d101      	bne.n	8000eb8 <HAL_DMA_Start_IT+0x24>
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	e04f      	b.n	8000f58 <HAL_DMA_Start_IT+0xc4>
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2220      	movs	r2, #32
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2221      	movs	r2, #33	; 0x21
 8000ec4:	5c9b      	ldrb	r3, [r3, r2]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d13a      	bne.n	8000f42 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	2221      	movs	r2, #33	; 0x21
 8000ed0:	2102      	movs	r1, #2
 8000ed2:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	438a      	bics	r2, r1
 8000ee8:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	68b9      	ldr	r1, [r7, #8]
 8000ef0:	68f8      	ldr	r0, [r7, #12]
 8000ef2:	f000 f954 	bl	800119e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d008      	beq.n	8000f10 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	210e      	movs	r1, #14
 8000f0a:	430a      	orrs	r2, r1
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	e00f      	b.n	8000f30 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	210a      	movs	r1, #10
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	438a      	bics	r2, r1
 8000f2e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	e007      	b.n	8000f52 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2220      	movs	r2, #32
 8000f46:	2100      	movs	r1, #0
 8000f48:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000f4a:	2317      	movs	r3, #23
 8000f4c:	18fb      	adds	r3, r7, r3
 8000f4e:	2202      	movs	r2, #2
 8000f50:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8000f52:	2317      	movs	r3, #23
 8000f54:	18fb      	adds	r3, r7, r3
 8000f56:	781b      	ldrb	r3, [r3, #0]
} 
 8000f58:	0018      	movs	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b006      	add	sp, #24
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2221      	movs	r2, #33	; 0x21
 8000f6c:	5c9b      	ldrb	r3, [r3, r2]
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d008      	beq.n	8000f86 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2204      	movs	r2, #4
 8000f78:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2220      	movs	r2, #32
 8000f7e:	2100      	movs	r1, #0
 8000f80:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e020      	b.n	8000fc8 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	210e      	movs	r1, #14
 8000f92:	438a      	bics	r2, r1
 8000f94:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	438a      	bics	r2, r1
 8000fa4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fae:	2101      	movs	r1, #1
 8000fb0:	4091      	lsls	r1, r2
 8000fb2:	000a      	movs	r2, r1
 8000fb4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2221      	movs	r2, #33	; 0x21
 8000fba:	2101      	movs	r1, #1
 8000fbc:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2220      	movs	r2, #32
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000fc6:	2300      	movs	r3, #0
}
 8000fc8:	0018      	movs	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b002      	add	sp, #8
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fd8:	210f      	movs	r1, #15
 8000fda:	187b      	adds	r3, r7, r1
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2221      	movs	r2, #33	; 0x21
 8000fe4:	5c9b      	ldrb	r3, [r3, r2]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d006      	beq.n	8000ffa <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2204      	movs	r2, #4
 8000ff0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000ff2:	187b      	adds	r3, r7, r1
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
 8000ff8:	e028      	b.n	800104c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	210e      	movs	r1, #14
 8001006:	438a      	bics	r2, r1
 8001008:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2101      	movs	r1, #1
 8001016:	438a      	bics	r2, r1
 8001018:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001022:	2101      	movs	r1, #1
 8001024:	4091      	lsls	r1, r2
 8001026:	000a      	movs	r2, r1
 8001028:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2221      	movs	r2, #33	; 0x21
 800102e:	2101      	movs	r1, #1
 8001030:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2220      	movs	r2, #32
 8001036:	2100      	movs	r1, #0
 8001038:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800103e:	2b00      	cmp	r3, #0
 8001040:	d004      	beq.n	800104c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	0010      	movs	r0, r2
 800104a:	4798      	blx	r3
    } 
  }
  return status;
 800104c:	230f      	movs	r3, #15
 800104e:	18fb      	adds	r3, r7, r3
 8001050:	781b      	ldrb	r3, [r3, #0]
}
 8001052:	0018      	movs	r0, r3
 8001054:	46bd      	mov	sp, r7
 8001056:	b004      	add	sp, #16
 8001058:	bd80      	pop	{r7, pc}

0800105a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b084      	sub	sp, #16
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001076:	2204      	movs	r2, #4
 8001078:	409a      	lsls	r2, r3
 800107a:	0013      	movs	r3, r2
 800107c:	68fa      	ldr	r2, [r7, #12]
 800107e:	4013      	ands	r3, r2
 8001080:	d024      	beq.n	80010cc <HAL_DMA_IRQHandler+0x72>
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	2204      	movs	r2, #4
 8001086:	4013      	ands	r3, r2
 8001088:	d020      	beq.n	80010cc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2220      	movs	r2, #32
 8001092:	4013      	ands	r3, r2
 8001094:	d107      	bne.n	80010a6 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2104      	movs	r1, #4
 80010a2:	438a      	bics	r2, r1
 80010a4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ae:	2104      	movs	r1, #4
 80010b0:	4091      	lsls	r1, r2
 80010b2:	000a      	movs	r2, r1
 80010b4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d100      	bne.n	80010c0 <HAL_DMA_IRQHandler+0x66>
 80010be:	e06a      	b.n	8001196 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	0010      	movs	r0, r2
 80010c8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80010ca:	e064      	b.n	8001196 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d0:	2202      	movs	r2, #2
 80010d2:	409a      	lsls	r2, r3
 80010d4:	0013      	movs	r3, r2
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	4013      	ands	r3, r2
 80010da:	d02b      	beq.n	8001134 <HAL_DMA_IRQHandler+0xda>
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	2202      	movs	r2, #2
 80010e0:	4013      	ands	r3, r2
 80010e2:	d027      	beq.n	8001134 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2220      	movs	r2, #32
 80010ec:	4013      	ands	r3, r2
 80010ee:	d10b      	bne.n	8001108 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	210a      	movs	r1, #10
 80010fc:	438a      	bics	r2, r1
 80010fe:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2221      	movs	r2, #33	; 0x21
 8001104:	2101      	movs	r1, #1
 8001106:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001110:	2102      	movs	r1, #2
 8001112:	4091      	lsls	r1, r2
 8001114:	000a      	movs	r2, r1
 8001116:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2220      	movs	r2, #32
 800111c:	2100      	movs	r1, #0
 800111e:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001124:	2b00      	cmp	r3, #0
 8001126:	d036      	beq.n	8001196 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	0010      	movs	r0, r2
 8001130:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001132:	e030      	b.n	8001196 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001138:	2208      	movs	r2, #8
 800113a:	409a      	lsls	r2, r3
 800113c:	0013      	movs	r3, r2
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	4013      	ands	r3, r2
 8001142:	d028      	beq.n	8001196 <HAL_DMA_IRQHandler+0x13c>
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	2208      	movs	r2, #8
 8001148:	4013      	ands	r3, r2
 800114a:	d024      	beq.n	8001196 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	210e      	movs	r1, #14
 8001158:	438a      	bics	r2, r1
 800115a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001164:	2101      	movs	r1, #1
 8001166:	4091      	lsls	r1, r2
 8001168:	000a      	movs	r2, r1
 800116a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2201      	movs	r2, #1
 8001170:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2221      	movs	r2, #33	; 0x21
 8001176:	2101      	movs	r1, #1
 8001178:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2220      	movs	r2, #32
 800117e:	2100      	movs	r1, #0
 8001180:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	2b00      	cmp	r3, #0
 8001188:	d005      	beq.n	8001196 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	0010      	movs	r0, r2
 8001192:	4798      	blx	r3
    }
   }
}  
 8001194:	e7ff      	b.n	8001196 <HAL_DMA_IRQHandler+0x13c>
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	46bd      	mov	sp, r7
 800119a:	b004      	add	sp, #16
 800119c:	bd80      	pop	{r7, pc}

0800119e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b084      	sub	sp, #16
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	60f8      	str	r0, [r7, #12]
 80011a6:	60b9      	str	r1, [r7, #8]
 80011a8:	607a      	str	r2, [r7, #4]
 80011aa:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011b4:	2101      	movs	r1, #1
 80011b6:	4091      	lsls	r1, r2
 80011b8:	000a      	movs	r2, r1
 80011ba:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2b10      	cmp	r3, #16
 80011ca:	d108      	bne.n	80011de <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80011dc:	e007      	b.n	80011ee <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	68ba      	ldr	r2, [r7, #8]
 80011e4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	60da      	str	r2, [r3, #12]
}
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b004      	add	sp, #16
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a08      	ldr	r2, [pc, #32]	; (8001228 <DMA_CalcBaseAndBitshift+0x30>)
 8001206:	4694      	mov	ip, r2
 8001208:	4463      	add	r3, ip
 800120a:	2114      	movs	r1, #20
 800120c:	0018      	movs	r0, r3
 800120e:	f7fe ff7b 	bl	8000108 <__udivsi3>
 8001212:	0003      	movs	r3, r0
 8001214:	009a      	lsls	r2, r3, #2
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a03      	ldr	r2, [pc, #12]	; (800122c <DMA_CalcBaseAndBitshift+0x34>)
 800121e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001220:	46c0      	nop			; (mov r8, r8)
 8001222:	46bd      	mov	sp, r7
 8001224:	b002      	add	sp, #8
 8001226:	bd80      	pop	{r7, pc}
 8001228:	bffdfff8 	.word	0xbffdfff8
 800122c:	40020000 	.word	0x40020000

08001230 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800123e:	e14f      	b.n	80014e0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2101      	movs	r1, #1
 8001246:	697a      	ldr	r2, [r7, #20]
 8001248:	4091      	lsls	r1, r2
 800124a:	000a      	movs	r2, r1
 800124c:	4013      	ands	r3, r2
 800124e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d100      	bne.n	8001258 <HAL_GPIO_Init+0x28>
 8001256:	e140      	b.n	80014da <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2203      	movs	r2, #3
 800125e:	4013      	ands	r3, r2
 8001260:	2b01      	cmp	r3, #1
 8001262:	d005      	beq.n	8001270 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	2203      	movs	r2, #3
 800126a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800126c:	2b02      	cmp	r3, #2
 800126e:	d130      	bne.n	80012d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	2203      	movs	r2, #3
 800127c:	409a      	lsls	r2, r3
 800127e:	0013      	movs	r3, r2
 8001280:	43da      	mvns	r2, r3
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4013      	ands	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	68da      	ldr	r2, [r3, #12]
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	409a      	lsls	r2, r3
 8001292:	0013      	movs	r3, r2
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	4313      	orrs	r3, r2
 8001298:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012a6:	2201      	movs	r2, #1
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	409a      	lsls	r2, r3
 80012ac:	0013      	movs	r3, r2
 80012ae:	43da      	mvns	r2, r3
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	4013      	ands	r3, r2
 80012b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	091b      	lsrs	r3, r3, #4
 80012bc:	2201      	movs	r2, #1
 80012be:	401a      	ands	r2, r3
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	409a      	lsls	r2, r3
 80012c4:	0013      	movs	r3, r2
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	2203      	movs	r2, #3
 80012d8:	4013      	ands	r3, r2
 80012da:	2b03      	cmp	r3, #3
 80012dc:	d017      	beq.n	800130e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	2203      	movs	r2, #3
 80012ea:	409a      	lsls	r2, r3
 80012ec:	0013      	movs	r3, r2
 80012ee:	43da      	mvns	r2, r3
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4013      	ands	r3, r2
 80012f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	689a      	ldr	r2, [r3, #8]
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	409a      	lsls	r2, r3
 8001300:	0013      	movs	r3, r2
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	4313      	orrs	r3, r2
 8001306:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2203      	movs	r2, #3
 8001314:	4013      	ands	r3, r2
 8001316:	2b02      	cmp	r3, #2
 8001318:	d123      	bne.n	8001362 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	08da      	lsrs	r2, r3, #3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	3208      	adds	r2, #8
 8001322:	0092      	lsls	r2, r2, #2
 8001324:	58d3      	ldr	r3, [r2, r3]
 8001326:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	2207      	movs	r2, #7
 800132c:	4013      	ands	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	220f      	movs	r2, #15
 8001332:	409a      	lsls	r2, r3
 8001334:	0013      	movs	r3, r2
 8001336:	43da      	mvns	r2, r3
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	4013      	ands	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	691a      	ldr	r2, [r3, #16]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	2107      	movs	r1, #7
 8001346:	400b      	ands	r3, r1
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	409a      	lsls	r2, r3
 800134c:	0013      	movs	r3, r2
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	4313      	orrs	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	08da      	lsrs	r2, r3, #3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3208      	adds	r2, #8
 800135c:	0092      	lsls	r2, r2, #2
 800135e:	6939      	ldr	r1, [r7, #16]
 8001360:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	2203      	movs	r2, #3
 800136e:	409a      	lsls	r2, r3
 8001370:	0013      	movs	r3, r2
 8001372:	43da      	mvns	r2, r3
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	4013      	ands	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	2203      	movs	r2, #3
 8001380:	401a      	ands	r2, r3
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	409a      	lsls	r2, r3
 8001388:	0013      	movs	r3, r2
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4313      	orrs	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685a      	ldr	r2, [r3, #4]
 800139a:	23c0      	movs	r3, #192	; 0xc0
 800139c:	029b      	lsls	r3, r3, #10
 800139e:	4013      	ands	r3, r2
 80013a0:	d100      	bne.n	80013a4 <HAL_GPIO_Init+0x174>
 80013a2:	e09a      	b.n	80014da <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a4:	4b54      	ldr	r3, [pc, #336]	; (80014f8 <HAL_GPIO_Init+0x2c8>)
 80013a6:	699a      	ldr	r2, [r3, #24]
 80013a8:	4b53      	ldr	r3, [pc, #332]	; (80014f8 <HAL_GPIO_Init+0x2c8>)
 80013aa:	2101      	movs	r1, #1
 80013ac:	430a      	orrs	r2, r1
 80013ae:	619a      	str	r2, [r3, #24]
 80013b0:	4b51      	ldr	r3, [pc, #324]	; (80014f8 <HAL_GPIO_Init+0x2c8>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	2201      	movs	r2, #1
 80013b6:	4013      	ands	r3, r2
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013bc:	4a4f      	ldr	r2, [pc, #316]	; (80014fc <HAL_GPIO_Init+0x2cc>)
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	089b      	lsrs	r3, r3, #2
 80013c2:	3302      	adds	r3, #2
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	589b      	ldr	r3, [r3, r2]
 80013c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	2203      	movs	r2, #3
 80013ce:	4013      	ands	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	220f      	movs	r2, #15
 80013d4:	409a      	lsls	r2, r3
 80013d6:	0013      	movs	r3, r2
 80013d8:	43da      	mvns	r2, r3
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	4013      	ands	r3, r2
 80013de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	2390      	movs	r3, #144	; 0x90
 80013e4:	05db      	lsls	r3, r3, #23
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d013      	beq.n	8001412 <HAL_GPIO_Init+0x1e2>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a44      	ldr	r2, [pc, #272]	; (8001500 <HAL_GPIO_Init+0x2d0>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d00d      	beq.n	800140e <HAL_GPIO_Init+0x1de>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a43      	ldr	r2, [pc, #268]	; (8001504 <HAL_GPIO_Init+0x2d4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d007      	beq.n	800140a <HAL_GPIO_Init+0x1da>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a42      	ldr	r2, [pc, #264]	; (8001508 <HAL_GPIO_Init+0x2d8>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d101      	bne.n	8001406 <HAL_GPIO_Init+0x1d6>
 8001402:	2303      	movs	r3, #3
 8001404:	e006      	b.n	8001414 <HAL_GPIO_Init+0x1e4>
 8001406:	2305      	movs	r3, #5
 8001408:	e004      	b.n	8001414 <HAL_GPIO_Init+0x1e4>
 800140a:	2302      	movs	r3, #2
 800140c:	e002      	b.n	8001414 <HAL_GPIO_Init+0x1e4>
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <HAL_GPIO_Init+0x1e4>
 8001412:	2300      	movs	r3, #0
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	2103      	movs	r1, #3
 8001418:	400a      	ands	r2, r1
 800141a:	0092      	lsls	r2, r2, #2
 800141c:	4093      	lsls	r3, r2
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	4313      	orrs	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001424:	4935      	ldr	r1, [pc, #212]	; (80014fc <HAL_GPIO_Init+0x2cc>)
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	089b      	lsrs	r3, r3, #2
 800142a:	3302      	adds	r3, #2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001432:	4b36      	ldr	r3, [pc, #216]	; (800150c <HAL_GPIO_Init+0x2dc>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	43da      	mvns	r2, r3
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	4013      	ands	r3, r2
 8001440:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	2380      	movs	r3, #128	; 0x80
 8001448:	025b      	lsls	r3, r3, #9
 800144a:	4013      	ands	r3, r2
 800144c:	d003      	beq.n	8001456 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800144e:	693a      	ldr	r2, [r7, #16]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	4313      	orrs	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001456:	4b2d      	ldr	r3, [pc, #180]	; (800150c <HAL_GPIO_Init+0x2dc>)
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800145c:	4b2b      	ldr	r3, [pc, #172]	; (800150c <HAL_GPIO_Init+0x2dc>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	43da      	mvns	r2, r3
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	4013      	ands	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	2380      	movs	r3, #128	; 0x80
 8001472:	029b      	lsls	r3, r3, #10
 8001474:	4013      	ands	r3, r2
 8001476:	d003      	beq.n	8001480 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	4313      	orrs	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001480:	4b22      	ldr	r3, [pc, #136]	; (800150c <HAL_GPIO_Init+0x2dc>)
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001486:	4b21      	ldr	r3, [pc, #132]	; (800150c <HAL_GPIO_Init+0x2dc>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	43da      	mvns	r2, r3
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	4013      	ands	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685a      	ldr	r2, [r3, #4]
 800149a:	2380      	movs	r3, #128	; 0x80
 800149c:	035b      	lsls	r3, r3, #13
 800149e:	4013      	ands	r3, r2
 80014a0:	d003      	beq.n	80014aa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014aa:	4b18      	ldr	r3, [pc, #96]	; (800150c <HAL_GPIO_Init+0x2dc>)
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014b0:	4b16      	ldr	r3, [pc, #88]	; (800150c <HAL_GPIO_Init+0x2dc>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	43da      	mvns	r2, r3
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685a      	ldr	r2, [r3, #4]
 80014c4:	2380      	movs	r3, #128	; 0x80
 80014c6:	039b      	lsls	r3, r3, #14
 80014c8:	4013      	ands	r3, r2
 80014ca:	d003      	beq.n	80014d4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014d4:	4b0d      	ldr	r3, [pc, #52]	; (800150c <HAL_GPIO_Init+0x2dc>)
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	3301      	adds	r3, #1
 80014de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	40da      	lsrs	r2, r3
 80014e8:	1e13      	subs	r3, r2, #0
 80014ea:	d000      	beq.n	80014ee <HAL_GPIO_Init+0x2be>
 80014ec:	e6a8      	b.n	8001240 <HAL_GPIO_Init+0x10>
  } 
}
 80014ee:	46c0      	nop			; (mov r8, r8)
 80014f0:	46c0      	nop			; (mov r8, r8)
 80014f2:	46bd      	mov	sp, r7
 80014f4:	b006      	add	sp, #24
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40021000 	.word	0x40021000
 80014fc:	40010000 	.word	0x40010000
 8001500:	48000400 	.word	0x48000400
 8001504:	48000800 	.word	0x48000800
 8001508:	48000c00 	.word	0x48000c00
 800150c:	40010400 	.word	0x40010400

08001510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	0008      	movs	r0, r1
 800151a:	0011      	movs	r1, r2
 800151c:	1cbb      	adds	r3, r7, #2
 800151e:	1c02      	adds	r2, r0, #0
 8001520:	801a      	strh	r2, [r3, #0]
 8001522:	1c7b      	adds	r3, r7, #1
 8001524:	1c0a      	adds	r2, r1, #0
 8001526:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001528:	1c7b      	adds	r3, r7, #1
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d004      	beq.n	800153a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001530:	1cbb      	adds	r3, r7, #2
 8001532:	881a      	ldrh	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001538:	e003      	b.n	8001542 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800153a:	1cbb      	adds	r3, r7, #2
 800153c:	881a      	ldrh	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	46bd      	mov	sp, r7
 8001546:	b002      	add	sp, #8
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e082      	b.n	8001664 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2241      	movs	r2, #65	; 0x41
 8001562:	5c9b      	ldrb	r3, [r3, r2]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b00      	cmp	r3, #0
 8001568:	d107      	bne.n	800157a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2240      	movs	r2, #64	; 0x40
 800156e:	2100      	movs	r1, #0
 8001570:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	0018      	movs	r0, r3
 8001576:	f7ff f97f 	bl	8000878 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2241      	movs	r2, #65	; 0x41
 800157e:	2124      	movs	r1, #36	; 0x24
 8001580:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2101      	movs	r1, #1
 800158e:	438a      	bics	r2, r1
 8001590:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685a      	ldr	r2, [r3, #4]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4934      	ldr	r1, [pc, #208]	; (800166c <HAL_I2C_Init+0x120>)
 800159c:	400a      	ands	r2, r1
 800159e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4931      	ldr	r1, [pc, #196]	; (8001670 <HAL_I2C_Init+0x124>)
 80015ac:	400a      	ands	r2, r1
 80015ae:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d108      	bne.n	80015ca <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689a      	ldr	r2, [r3, #8]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2180      	movs	r1, #128	; 0x80
 80015c2:	0209      	lsls	r1, r1, #8
 80015c4:	430a      	orrs	r2, r1
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	e007      	b.n	80015da <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2184      	movs	r1, #132	; 0x84
 80015d4:	0209      	lsls	r1, r1, #8
 80015d6:	430a      	orrs	r2, r1
 80015d8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d104      	bne.n	80015ec <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2280      	movs	r2, #128	; 0x80
 80015e8:	0112      	lsls	r2, r2, #4
 80015ea:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	491f      	ldr	r1, [pc, #124]	; (8001674 <HAL_I2C_Init+0x128>)
 80015f8:	430a      	orrs	r2, r1
 80015fa:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	68da      	ldr	r2, [r3, #12]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	491a      	ldr	r1, [pc, #104]	; (8001670 <HAL_I2C_Init+0x124>)
 8001608:	400a      	ands	r2, r1
 800160a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	691a      	ldr	r2, [r3, #16]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	695b      	ldr	r3, [r3, #20]
 8001614:	431a      	orrs	r2, r3
 8001616:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	430a      	orrs	r2, r1
 8001624:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	69d9      	ldr	r1, [r3, #28]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a1a      	ldr	r2, [r3, #32]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	430a      	orrs	r2, r1
 8001634:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2101      	movs	r1, #1
 8001642:	430a      	orrs	r2, r1
 8001644:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2241      	movs	r2, #65	; 0x41
 8001650:	2120      	movs	r1, #32
 8001652:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2242      	movs	r2, #66	; 0x42
 800165e:	2100      	movs	r1, #0
 8001660:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	0018      	movs	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	b002      	add	sp, #8
 800166a:	bd80      	pop	{r7, pc}
 800166c:	f0ffffff 	.word	0xf0ffffff
 8001670:	ffff7fff 	.word	0xffff7fff
 8001674:	02008000 	.word	0x02008000

08001678 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001678:	b590      	push	{r4, r7, lr}
 800167a:	b089      	sub	sp, #36	; 0x24
 800167c:	af02      	add	r7, sp, #8
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	0008      	movs	r0, r1
 8001682:	607a      	str	r2, [r7, #4]
 8001684:	0019      	movs	r1, r3
 8001686:	230a      	movs	r3, #10
 8001688:	18fb      	adds	r3, r7, r3
 800168a:	1c02      	adds	r2, r0, #0
 800168c:	801a      	strh	r2, [r3, #0]
 800168e:	2308      	movs	r3, #8
 8001690:	18fb      	adds	r3, r7, r3
 8001692:	1c0a      	adds	r2, r1, #0
 8001694:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2241      	movs	r2, #65	; 0x41
 800169a:	5c9b      	ldrb	r3, [r3, r2]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b20      	cmp	r3, #32
 80016a0:	d000      	beq.n	80016a4 <HAL_I2C_Master_Transmit+0x2c>
 80016a2:	e0e7      	b.n	8001874 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2240      	movs	r2, #64	; 0x40
 80016a8:	5c9b      	ldrb	r3, [r3, r2]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d101      	bne.n	80016b2 <HAL_I2C_Master_Transmit+0x3a>
 80016ae:	2302      	movs	r3, #2
 80016b0:	e0e1      	b.n	8001876 <HAL_I2C_Master_Transmit+0x1fe>
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2240      	movs	r2, #64	; 0x40
 80016b6:	2101      	movs	r1, #1
 80016b8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80016ba:	f7ff fa97 	bl	8000bec <HAL_GetTick>
 80016be:	0003      	movs	r3, r0
 80016c0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016c2:	2380      	movs	r3, #128	; 0x80
 80016c4:	0219      	lsls	r1, r3, #8
 80016c6:	68f8      	ldr	r0, [r7, #12]
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	2319      	movs	r3, #25
 80016ce:	2201      	movs	r2, #1
 80016d0:	f000 f8fc 	bl	80018cc <I2C_WaitOnFlagUntilTimeout>
 80016d4:	1e03      	subs	r3, r0, #0
 80016d6:	d001      	beq.n	80016dc <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e0cc      	b.n	8001876 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2241      	movs	r2, #65	; 0x41
 80016e0:	2121      	movs	r1, #33	; 0x21
 80016e2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2242      	movs	r2, #66	; 0x42
 80016e8:	2110      	movs	r1, #16
 80016ea:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2200      	movs	r2, #0
 80016f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2208      	movs	r2, #8
 80016fc:	18ba      	adds	r2, r7, r2
 80016fe:	8812      	ldrh	r2, [r2, #0]
 8001700:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2200      	movs	r2, #0
 8001706:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800170c:	b29b      	uxth	r3, r3
 800170e:	2bff      	cmp	r3, #255	; 0xff
 8001710:	d911      	bls.n	8001736 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	22ff      	movs	r2, #255	; 0xff
 8001716:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800171c:	b2da      	uxtb	r2, r3
 800171e:	2380      	movs	r3, #128	; 0x80
 8001720:	045c      	lsls	r4, r3, #17
 8001722:	230a      	movs	r3, #10
 8001724:	18fb      	adds	r3, r7, r3
 8001726:	8819      	ldrh	r1, [r3, #0]
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	4b55      	ldr	r3, [pc, #340]	; (8001880 <HAL_I2C_Master_Transmit+0x208>)
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	0023      	movs	r3, r4
 8001730:	f000 fa00 	bl	8001b34 <I2C_TransferConfig>
 8001734:	e075      	b.n	8001822 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800173a:	b29a      	uxth	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001744:	b2da      	uxtb	r2, r3
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	049c      	lsls	r4, r3, #18
 800174a:	230a      	movs	r3, #10
 800174c:	18fb      	adds	r3, r7, r3
 800174e:	8819      	ldrh	r1, [r3, #0]
 8001750:	68f8      	ldr	r0, [r7, #12]
 8001752:	4b4b      	ldr	r3, [pc, #300]	; (8001880 <HAL_I2C_Master_Transmit+0x208>)
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	0023      	movs	r3, r4
 8001758:	f000 f9ec 	bl	8001b34 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800175c:	e061      	b.n	8001822 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	0018      	movs	r0, r3
 8001766:	f000 f8f0 	bl	800194a <I2C_WaitOnTXISFlagUntilTimeout>
 800176a:	1e03      	subs	r3, r0, #0
 800176c:	d001      	beq.n	8001772 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e081      	b.n	8001876 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001782:	1c5a      	adds	r2, r3, #1
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800178c:	b29b      	uxth	r3, r3
 800178e:	3b01      	subs	r3, #1
 8001790:	b29a      	uxth	r2, r3
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800179a:	3b01      	subs	r3, #1
 800179c:	b29a      	uxth	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d03a      	beq.n	8001822 <HAL_I2C_Master_Transmit+0x1aa>
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d136      	bne.n	8001822 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80017b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	0013      	movs	r3, r2
 80017be:	2200      	movs	r2, #0
 80017c0:	2180      	movs	r1, #128	; 0x80
 80017c2:	f000 f883 	bl	80018cc <I2C_WaitOnFlagUntilTimeout>
 80017c6:	1e03      	subs	r3, r0, #0
 80017c8:	d001      	beq.n	80017ce <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e053      	b.n	8001876 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	2bff      	cmp	r3, #255	; 0xff
 80017d6:	d911      	bls.n	80017fc <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	22ff      	movs	r2, #255	; 0xff
 80017dc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	2380      	movs	r3, #128	; 0x80
 80017e6:	045c      	lsls	r4, r3, #17
 80017e8:	230a      	movs	r3, #10
 80017ea:	18fb      	adds	r3, r7, r3
 80017ec:	8819      	ldrh	r1, [r3, #0]
 80017ee:	68f8      	ldr	r0, [r7, #12]
 80017f0:	2300      	movs	r3, #0
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	0023      	movs	r3, r4
 80017f6:	f000 f99d 	bl	8001b34 <I2C_TransferConfig>
 80017fa:	e012      	b.n	8001822 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001800:	b29a      	uxth	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800180a:	b2da      	uxtb	r2, r3
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	049c      	lsls	r4, r3, #18
 8001810:	230a      	movs	r3, #10
 8001812:	18fb      	adds	r3, r7, r3
 8001814:	8819      	ldrh	r1, [r3, #0]
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	2300      	movs	r3, #0
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	0023      	movs	r3, r4
 800181e:	f000 f989 	bl	8001b34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001826:	b29b      	uxth	r3, r3
 8001828:	2b00      	cmp	r3, #0
 800182a:	d198      	bne.n	800175e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800182c:	697a      	ldr	r2, [r7, #20]
 800182e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	0018      	movs	r0, r3
 8001834:	f000 f8c8 	bl	80019c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001838:	1e03      	subs	r3, r0, #0
 800183a:	d001      	beq.n	8001840 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e01a      	b.n	8001876 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2220      	movs	r2, #32
 8001846:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	685a      	ldr	r2, [r3, #4]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	490c      	ldr	r1, [pc, #48]	; (8001884 <HAL_I2C_Master_Transmit+0x20c>)
 8001854:	400a      	ands	r2, r1
 8001856:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2241      	movs	r2, #65	; 0x41
 800185c:	2120      	movs	r1, #32
 800185e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2242      	movs	r2, #66	; 0x42
 8001864:	2100      	movs	r1, #0
 8001866:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2240      	movs	r2, #64	; 0x40
 800186c:	2100      	movs	r1, #0
 800186e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001870:	2300      	movs	r3, #0
 8001872:	e000      	b.n	8001876 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001874:	2302      	movs	r3, #2
  }
}
 8001876:	0018      	movs	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	b007      	add	sp, #28
 800187c:	bd90      	pop	{r4, r7, pc}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	80002000 	.word	0x80002000
 8001884:	fe00e800 	.word	0xfe00e800

08001888 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	699b      	ldr	r3, [r3, #24]
 8001896:	2202      	movs	r2, #2
 8001898:	4013      	ands	r3, r2
 800189a:	2b02      	cmp	r3, #2
 800189c:	d103      	bne.n	80018a6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2200      	movs	r2, #0
 80018a4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	2201      	movs	r2, #1
 80018ae:	4013      	ands	r3, r2
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d007      	beq.n	80018c4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	699a      	ldr	r2, [r3, #24]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2101      	movs	r1, #1
 80018c0:	430a      	orrs	r2, r1
 80018c2:	619a      	str	r2, [r3, #24]
  }
}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b002      	add	sp, #8
 80018ca:	bd80      	pop	{r7, pc}

080018cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	603b      	str	r3, [r7, #0]
 80018d8:	1dfb      	adds	r3, r7, #7
 80018da:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80018dc:	e021      	b.n	8001922 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	3301      	adds	r3, #1
 80018e2:	d01e      	beq.n	8001922 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018e4:	f7ff f982 	bl	8000bec <HAL_GetTick>
 80018e8:	0002      	movs	r2, r0
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d302      	bcc.n	80018fa <I2C_WaitOnFlagUntilTimeout+0x2e>
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d113      	bne.n	8001922 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fe:	2220      	movs	r2, #32
 8001900:	431a      	orrs	r2, r3
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2241      	movs	r2, #65	; 0x41
 800190a:	2120      	movs	r1, #32
 800190c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2242      	movs	r2, #66	; 0x42
 8001912:	2100      	movs	r1, #0
 8001914:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2240      	movs	r2, #64	; 0x40
 800191a:	2100      	movs	r1, #0
 800191c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e00f      	b.n	8001942 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	68ba      	ldr	r2, [r7, #8]
 800192a:	4013      	ands	r3, r2
 800192c:	68ba      	ldr	r2, [r7, #8]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	425a      	negs	r2, r3
 8001932:	4153      	adcs	r3, r2
 8001934:	b2db      	uxtb	r3, r3
 8001936:	001a      	movs	r2, r3
 8001938:	1dfb      	adds	r3, r7, #7
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	429a      	cmp	r2, r3
 800193e:	d0ce      	beq.n	80018de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	0018      	movs	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	b004      	add	sp, #16
 8001948:	bd80      	pop	{r7, pc}

0800194a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b084      	sub	sp, #16
 800194e:	af00      	add	r7, sp, #0
 8001950:	60f8      	str	r0, [r7, #12]
 8001952:	60b9      	str	r1, [r7, #8]
 8001954:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001956:	e02b      	b.n	80019b0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	68b9      	ldr	r1, [r7, #8]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	0018      	movs	r0, r3
 8001960:	f000 f86e 	bl	8001a40 <I2C_IsAcknowledgeFailed>
 8001964:	1e03      	subs	r3, r0, #0
 8001966:	d001      	beq.n	800196c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e029      	b.n	80019c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	3301      	adds	r3, #1
 8001970:	d01e      	beq.n	80019b0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001972:	f7ff f93b 	bl	8000bec <HAL_GetTick>
 8001976:	0002      	movs	r2, r0
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	68ba      	ldr	r2, [r7, #8]
 800197e:	429a      	cmp	r2, r3
 8001980:	d302      	bcc.n	8001988 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d113      	bne.n	80019b0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198c:	2220      	movs	r2, #32
 800198e:	431a      	orrs	r2, r3
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2241      	movs	r2, #65	; 0x41
 8001998:	2120      	movs	r1, #32
 800199a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2242      	movs	r2, #66	; 0x42
 80019a0:	2100      	movs	r1, #0
 80019a2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2240      	movs	r2, #64	; 0x40
 80019a8:	2100      	movs	r1, #0
 80019aa:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e007      	b.n	80019c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	2202      	movs	r2, #2
 80019b8:	4013      	ands	r3, r2
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d1cc      	bne.n	8001958 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	0018      	movs	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	b004      	add	sp, #16
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019d4:	e028      	b.n	8001a28 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	68b9      	ldr	r1, [r7, #8]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	0018      	movs	r0, r3
 80019de:	f000 f82f 	bl	8001a40 <I2C_IsAcknowledgeFailed>
 80019e2:	1e03      	subs	r3, r0, #0
 80019e4:	d001      	beq.n	80019ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e026      	b.n	8001a38 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019ea:	f7ff f8ff 	bl	8000bec <HAL_GetTick>
 80019ee:	0002      	movs	r2, r0
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	68ba      	ldr	r2, [r7, #8]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d302      	bcc.n	8001a00 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d113      	bne.n	8001a28 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a04:	2220      	movs	r2, #32
 8001a06:	431a      	orrs	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2241      	movs	r2, #65	; 0x41
 8001a10:	2120      	movs	r1, #32
 8001a12:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2242      	movs	r2, #66	; 0x42
 8001a18:	2100      	movs	r1, #0
 8001a1a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2240      	movs	r2, #64	; 0x40
 8001a20:	2100      	movs	r1, #0
 8001a22:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e007      	b.n	8001a38 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	2220      	movs	r2, #32
 8001a30:	4013      	ands	r3, r2
 8001a32:	2b20      	cmp	r3, #32
 8001a34:	d1cf      	bne.n	80019d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b004      	add	sp, #16
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	2210      	movs	r2, #16
 8001a54:	4013      	ands	r3, r2
 8001a56:	2b10      	cmp	r3, #16
 8001a58:	d164      	bne.n	8001b24 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	2380      	movs	r3, #128	; 0x80
 8001a62:	049b      	lsls	r3, r3, #18
 8001a64:	401a      	ands	r2, r3
 8001a66:	2380      	movs	r3, #128	; 0x80
 8001a68:	049b      	lsls	r3, r3, #18
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d02b      	beq.n	8001ac6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	685a      	ldr	r2, [r3, #4]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2180      	movs	r1, #128	; 0x80
 8001a7a:	01c9      	lsls	r1, r1, #7
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a80:	e021      	b.n	8001ac6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	3301      	adds	r3, #1
 8001a86:	d01e      	beq.n	8001ac6 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a88:	f7ff f8b0 	bl	8000bec <HAL_GetTick>
 8001a8c:	0002      	movs	r2, r0
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d302      	bcc.n	8001a9e <I2C_IsAcknowledgeFailed+0x5e>
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d113      	bne.n	8001ac6 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	2220      	movs	r2, #32
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2241      	movs	r2, #65	; 0x41
 8001aae:	2120      	movs	r1, #32
 8001ab0:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2242      	movs	r2, #66	; 0x42
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2240      	movs	r2, #64	; 0x40
 8001abe:	2100      	movs	r1, #0
 8001ac0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e02f      	b.n	8001b26 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	2220      	movs	r2, #32
 8001ace:	4013      	ands	r3, r2
 8001ad0:	2b20      	cmp	r3, #32
 8001ad2:	d1d6      	bne.n	8001a82 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2210      	movs	r2, #16
 8001ada:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2220      	movs	r2, #32
 8001ae2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	f7ff fece 	bl	8001888 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	490e      	ldr	r1, [pc, #56]	; (8001b30 <I2C_IsAcknowledgeFailed+0xf0>)
 8001af8:	400a      	ands	r2, r1
 8001afa:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b00:	2204      	movs	r2, #4
 8001b02:	431a      	orrs	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2241      	movs	r2, #65	; 0x41
 8001b0c:	2120      	movs	r1, #32
 8001b0e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2242      	movs	r2, #66	; 0x42
 8001b14:	2100      	movs	r1, #0
 8001b16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2240      	movs	r2, #64	; 0x40
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e000      	b.n	8001b26 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	0018      	movs	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	b004      	add	sp, #16
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	fe00e800 	.word	0xfe00e800

08001b34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001b34:	b590      	push	{r4, r7, lr}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	0008      	movs	r0, r1
 8001b3e:	0011      	movs	r1, r2
 8001b40:	607b      	str	r3, [r7, #4]
 8001b42:	240a      	movs	r4, #10
 8001b44:	193b      	adds	r3, r7, r4
 8001b46:	1c02      	adds	r2, r0, #0
 8001b48:	801a      	strh	r2, [r3, #0]
 8001b4a:	2009      	movs	r0, #9
 8001b4c:	183b      	adds	r3, r7, r0
 8001b4e:	1c0a      	adds	r2, r1, #0
 8001b50:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	6a3a      	ldr	r2, [r7, #32]
 8001b5a:	0d51      	lsrs	r1, r2, #21
 8001b5c:	2280      	movs	r2, #128	; 0x80
 8001b5e:	00d2      	lsls	r2, r2, #3
 8001b60:	400a      	ands	r2, r1
 8001b62:	490e      	ldr	r1, [pc, #56]	; (8001b9c <I2C_TransferConfig+0x68>)
 8001b64:	430a      	orrs	r2, r1
 8001b66:	43d2      	mvns	r2, r2
 8001b68:	401a      	ands	r2, r3
 8001b6a:	0011      	movs	r1, r2
 8001b6c:	193b      	adds	r3, r7, r4
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	059b      	lsls	r3, r3, #22
 8001b72:	0d9a      	lsrs	r2, r3, #22
 8001b74:	183b      	adds	r3, r7, r0
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	0418      	lsls	r0, r3, #16
 8001b7a:	23ff      	movs	r3, #255	; 0xff
 8001b7c:	041b      	lsls	r3, r3, #16
 8001b7e:	4003      	ands	r3, r0
 8001b80:	431a      	orrs	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	431a      	orrs	r2, r3
 8001b86:	6a3b      	ldr	r3, [r7, #32]
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	46bd      	mov	sp, r7
 8001b96:	b005      	add	sp, #20
 8001b98:	bd90      	pop	{r4, r7, pc}
 8001b9a:	46c0      	nop			; (mov r8, r8)
 8001b9c:	03ff63ff 	.word	0x03ff63ff

08001ba0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2241      	movs	r2, #65	; 0x41
 8001bae:	5c9b      	ldrb	r3, [r3, r2]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b20      	cmp	r3, #32
 8001bb4:	d138      	bne.n	8001c28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2240      	movs	r2, #64	; 0x40
 8001bba:	5c9b      	ldrb	r3, [r3, r2]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d101      	bne.n	8001bc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	e032      	b.n	8001c2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2240      	movs	r2, #64	; 0x40
 8001bc8:	2101      	movs	r1, #1
 8001bca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2241      	movs	r2, #65	; 0x41
 8001bd0:	2124      	movs	r1, #36	; 0x24
 8001bd2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2101      	movs	r1, #1
 8001be0:	438a      	bics	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4911      	ldr	r1, [pc, #68]	; (8001c34 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001bf0:	400a      	ands	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6819      	ldr	r1, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	430a      	orrs	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2101      	movs	r1, #1
 8001c10:	430a      	orrs	r2, r1
 8001c12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2241      	movs	r2, #65	; 0x41
 8001c18:	2120      	movs	r1, #32
 8001c1a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2240      	movs	r2, #64	; 0x40
 8001c20:	2100      	movs	r1, #0
 8001c22:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	e000      	b.n	8001c2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001c28:	2302      	movs	r3, #2
  }
}
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b002      	add	sp, #8
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	ffffefff 	.word	0xffffefff

08001c38 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2241      	movs	r2, #65	; 0x41
 8001c46:	5c9b      	ldrb	r3, [r3, r2]
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b20      	cmp	r3, #32
 8001c4c:	d139      	bne.n	8001cc2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2240      	movs	r2, #64	; 0x40
 8001c52:	5c9b      	ldrb	r3, [r3, r2]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d101      	bne.n	8001c5c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001c58:	2302      	movs	r3, #2
 8001c5a:	e033      	b.n	8001cc4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2240      	movs	r2, #64	; 0x40
 8001c60:	2101      	movs	r1, #1
 8001c62:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2241      	movs	r2, #65	; 0x41
 8001c68:	2124      	movs	r1, #36	; 0x24
 8001c6a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2101      	movs	r1, #1
 8001c78:	438a      	bics	r2, r1
 8001c7a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4a11      	ldr	r2, [pc, #68]	; (8001ccc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001c88:	4013      	ands	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2101      	movs	r1, #1
 8001caa:	430a      	orrs	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2241      	movs	r2, #65	; 0x41
 8001cb2:	2120      	movs	r1, #32
 8001cb4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2240      	movs	r2, #64	; 0x40
 8001cba:	2100      	movs	r1, #0
 8001cbc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e000      	b.n	8001cc4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001cc2:	2302      	movs	r3, #2
  }
}
 8001cc4:	0018      	movs	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	b004      	add	sp, #16
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	fffff0ff 	.word	0xfffff0ff

08001cd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b088      	sub	sp, #32
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e301      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d100      	bne.n	8001cee <HAL_RCC_OscConfig+0x1e>
 8001cec:	e08d      	b.n	8001e0a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001cee:	4bc3      	ldr	r3, [pc, #780]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	220c      	movs	r2, #12
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	d00e      	beq.n	8001d18 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cfa:	4bc0      	ldr	r3, [pc, #768]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	220c      	movs	r2, #12
 8001d00:	4013      	ands	r3, r2
 8001d02:	2b08      	cmp	r3, #8
 8001d04:	d116      	bne.n	8001d34 <HAL_RCC_OscConfig+0x64>
 8001d06:	4bbd      	ldr	r3, [pc, #756]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d08:	685a      	ldr	r2, [r3, #4]
 8001d0a:	2380      	movs	r3, #128	; 0x80
 8001d0c:	025b      	lsls	r3, r3, #9
 8001d0e:	401a      	ands	r2, r3
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	025b      	lsls	r3, r3, #9
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d10d      	bne.n	8001d34 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d18:	4bb8      	ldr	r3, [pc, #736]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	029b      	lsls	r3, r3, #10
 8001d20:	4013      	ands	r3, r2
 8001d22:	d100      	bne.n	8001d26 <HAL_RCC_OscConfig+0x56>
 8001d24:	e070      	b.n	8001e08 <HAL_RCC_OscConfig+0x138>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d000      	beq.n	8001d30 <HAL_RCC_OscConfig+0x60>
 8001d2e:	e06b      	b.n	8001e08 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e2d8      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d107      	bne.n	8001d4c <HAL_RCC_OscConfig+0x7c>
 8001d3c:	4baf      	ldr	r3, [pc, #700]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	4bae      	ldr	r3, [pc, #696]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d42:	2180      	movs	r1, #128	; 0x80
 8001d44:	0249      	lsls	r1, r1, #9
 8001d46:	430a      	orrs	r2, r1
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	e02f      	b.n	8001dac <HAL_RCC_OscConfig+0xdc>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10c      	bne.n	8001d6e <HAL_RCC_OscConfig+0x9e>
 8001d54:	4ba9      	ldr	r3, [pc, #676]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4ba8      	ldr	r3, [pc, #672]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d5a:	49a9      	ldr	r1, [pc, #676]	; (8002000 <HAL_RCC_OscConfig+0x330>)
 8001d5c:	400a      	ands	r2, r1
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	4ba6      	ldr	r3, [pc, #664]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4ba5      	ldr	r3, [pc, #660]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d66:	49a7      	ldr	r1, [pc, #668]	; (8002004 <HAL_RCC_OscConfig+0x334>)
 8001d68:	400a      	ands	r2, r1
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	e01e      	b.n	8001dac <HAL_RCC_OscConfig+0xdc>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b05      	cmp	r3, #5
 8001d74:	d10e      	bne.n	8001d94 <HAL_RCC_OscConfig+0xc4>
 8001d76:	4ba1      	ldr	r3, [pc, #644]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	4ba0      	ldr	r3, [pc, #640]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d7c:	2180      	movs	r1, #128	; 0x80
 8001d7e:	02c9      	lsls	r1, r1, #11
 8001d80:	430a      	orrs	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	4b9d      	ldr	r3, [pc, #628]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b9c      	ldr	r3, [pc, #624]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d8a:	2180      	movs	r1, #128	; 0x80
 8001d8c:	0249      	lsls	r1, r1, #9
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	e00b      	b.n	8001dac <HAL_RCC_OscConfig+0xdc>
 8001d94:	4b99      	ldr	r3, [pc, #612]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b98      	ldr	r3, [pc, #608]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d9a:	4999      	ldr	r1, [pc, #612]	; (8002000 <HAL_RCC_OscConfig+0x330>)
 8001d9c:	400a      	ands	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	4b96      	ldr	r3, [pc, #600]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b95      	ldr	r3, [pc, #596]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001da6:	4997      	ldr	r1, [pc, #604]	; (8002004 <HAL_RCC_OscConfig+0x334>)
 8001da8:	400a      	ands	r2, r1
 8001daa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d014      	beq.n	8001dde <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7fe ff1a 	bl	8000bec <HAL_GetTick>
 8001db8:	0003      	movs	r3, r0
 8001dba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dbc:	e008      	b.n	8001dd0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dbe:	f7fe ff15 	bl	8000bec <HAL_GetTick>
 8001dc2:	0002      	movs	r2, r0
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b64      	cmp	r3, #100	; 0x64
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e28a      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd0:	4b8a      	ldr	r3, [pc, #552]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	029b      	lsls	r3, r3, #10
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d0f0      	beq.n	8001dbe <HAL_RCC_OscConfig+0xee>
 8001ddc:	e015      	b.n	8001e0a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dde:	f7fe ff05 	bl	8000bec <HAL_GetTick>
 8001de2:	0003      	movs	r3, r0
 8001de4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de6:	e008      	b.n	8001dfa <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001de8:	f7fe ff00 	bl	8000bec <HAL_GetTick>
 8001dec:	0002      	movs	r2, r0
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b64      	cmp	r3, #100	; 0x64
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e275      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dfa:	4b80      	ldr	r3, [pc, #512]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	2380      	movs	r3, #128	; 0x80
 8001e00:	029b      	lsls	r3, r3, #10
 8001e02:	4013      	ands	r3, r2
 8001e04:	d1f0      	bne.n	8001de8 <HAL_RCC_OscConfig+0x118>
 8001e06:	e000      	b.n	8001e0a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e08:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	d100      	bne.n	8001e16 <HAL_RCC_OscConfig+0x146>
 8001e14:	e069      	b.n	8001eea <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e16:	4b79      	ldr	r3, [pc, #484]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	220c      	movs	r2, #12
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	d00b      	beq.n	8001e38 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e20:	4b76      	ldr	r3, [pc, #472]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	220c      	movs	r2, #12
 8001e26:	4013      	ands	r3, r2
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d11c      	bne.n	8001e66 <HAL_RCC_OscConfig+0x196>
 8001e2c:	4b73      	ldr	r3, [pc, #460]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	025b      	lsls	r3, r3, #9
 8001e34:	4013      	ands	r3, r2
 8001e36:	d116      	bne.n	8001e66 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e38:	4b70      	ldr	r3, [pc, #448]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2202      	movs	r2, #2
 8001e3e:	4013      	ands	r3, r2
 8001e40:	d005      	beq.n	8001e4e <HAL_RCC_OscConfig+0x17e>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d001      	beq.n	8001e4e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e24b      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4e:	4b6b      	ldr	r3, [pc, #428]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	22f8      	movs	r2, #248	; 0xf8
 8001e54:	4393      	bics	r3, r2
 8001e56:	0019      	movs	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	00da      	lsls	r2, r3, #3
 8001e5e:	4b67      	ldr	r3, [pc, #412]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e60:	430a      	orrs	r2, r1
 8001e62:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e64:	e041      	b.n	8001eea <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d024      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e6e:	4b63      	ldr	r3, [pc, #396]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	4b62      	ldr	r3, [pc, #392]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e74:	2101      	movs	r1, #1
 8001e76:	430a      	orrs	r2, r1
 8001e78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7a:	f7fe feb7 	bl	8000bec <HAL_GetTick>
 8001e7e:	0003      	movs	r3, r0
 8001e80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e84:	f7fe feb2 	bl	8000bec <HAL_GetTick>
 8001e88:	0002      	movs	r2, r0
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e227      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e96:	4b59      	ldr	r3, [pc, #356]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d0f1      	beq.n	8001e84 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea0:	4b56      	ldr	r3, [pc, #344]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	22f8      	movs	r2, #248	; 0xf8
 8001ea6:	4393      	bics	r3, r2
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	00da      	lsls	r2, r3, #3
 8001eb0:	4b52      	ldr	r3, [pc, #328]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	e018      	b.n	8001eea <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eb8:	4b50      	ldr	r3, [pc, #320]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	4b4f      	ldr	r3, [pc, #316]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	438a      	bics	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7fe fe92 	bl	8000bec <HAL_GetTick>
 8001ec8:	0003      	movs	r3, r0
 8001eca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ece:	f7fe fe8d 	bl	8000bec <HAL_GetTick>
 8001ed2:	0002      	movs	r2, r0
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e202      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ee0:	4b46      	ldr	r3, [pc, #280]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2202      	movs	r2, #2
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d1f1      	bne.n	8001ece <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2208      	movs	r2, #8
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d036      	beq.n	8001f62 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d019      	beq.n	8001f30 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001efc:	4b3f      	ldr	r3, [pc, #252]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001efe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f00:	4b3e      	ldr	r3, [pc, #248]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f02:	2101      	movs	r1, #1
 8001f04:	430a      	orrs	r2, r1
 8001f06:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f08:	f7fe fe70 	bl	8000bec <HAL_GetTick>
 8001f0c:	0003      	movs	r3, r0
 8001f0e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f12:	f7fe fe6b 	bl	8000bec <HAL_GetTick>
 8001f16:	0002      	movs	r2, r0
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e1e0      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f24:	4b35      	ldr	r3, [pc, #212]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	2202      	movs	r2, #2
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d0f1      	beq.n	8001f12 <HAL_RCC_OscConfig+0x242>
 8001f2e:	e018      	b.n	8001f62 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f30:	4b32      	ldr	r3, [pc, #200]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f34:	4b31      	ldr	r3, [pc, #196]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f36:	2101      	movs	r1, #1
 8001f38:	438a      	bics	r2, r1
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f3c:	f7fe fe56 	bl	8000bec <HAL_GetTick>
 8001f40:	0003      	movs	r3, r0
 8001f42:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f46:	f7fe fe51 	bl	8000bec <HAL_GetTick>
 8001f4a:	0002      	movs	r2, r0
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e1c6      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f58:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d1f1      	bne.n	8001f46 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2204      	movs	r2, #4
 8001f68:	4013      	ands	r3, r2
 8001f6a:	d100      	bne.n	8001f6e <HAL_RCC_OscConfig+0x29e>
 8001f6c:	e0b4      	b.n	80020d8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6e:	201f      	movs	r0, #31
 8001f70:	183b      	adds	r3, r7, r0
 8001f72:	2200      	movs	r2, #0
 8001f74:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f76:	4b21      	ldr	r3, [pc, #132]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f78:	69da      	ldr	r2, [r3, #28]
 8001f7a:	2380      	movs	r3, #128	; 0x80
 8001f7c:	055b      	lsls	r3, r3, #21
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d110      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f82:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f84:	69da      	ldr	r2, [r3, #28]
 8001f86:	4b1d      	ldr	r3, [pc, #116]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f88:	2180      	movs	r1, #128	; 0x80
 8001f8a:	0549      	lsls	r1, r1, #21
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	61da      	str	r2, [r3, #28]
 8001f90:	4b1a      	ldr	r3, [pc, #104]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f92:	69da      	ldr	r2, [r3, #28]
 8001f94:	2380      	movs	r3, #128	; 0x80
 8001f96:	055b      	lsls	r3, r3, #21
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001f9e:	183b      	adds	r3, r7, r0
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa4:	4b18      	ldr	r3, [pc, #96]	; (8002008 <HAL_RCC_OscConfig+0x338>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	4013      	ands	r3, r2
 8001fae:	d11a      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fb0:	4b15      	ldr	r3, [pc, #84]	; (8002008 <HAL_RCC_OscConfig+0x338>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b14      	ldr	r3, [pc, #80]	; (8002008 <HAL_RCC_OscConfig+0x338>)
 8001fb6:	2180      	movs	r1, #128	; 0x80
 8001fb8:	0049      	lsls	r1, r1, #1
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fbe:	f7fe fe15 	bl	8000bec <HAL_GetTick>
 8001fc2:	0003      	movs	r3, r0
 8001fc4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc8:	f7fe fe10 	bl	8000bec <HAL_GetTick>
 8001fcc:	0002      	movs	r2, r0
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	; 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e185      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fda:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <HAL_RCC_OscConfig+0x338>)
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	2380      	movs	r3, #128	; 0x80
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d10e      	bne.n	800200c <HAL_RCC_OscConfig+0x33c>
 8001fee:	4b03      	ldr	r3, [pc, #12]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ff0:	6a1a      	ldr	r2, [r3, #32]
 8001ff2:	4b02      	ldr	r3, [pc, #8]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	621a      	str	r2, [r3, #32]
 8001ffa:	e035      	b.n	8002068 <HAL_RCC_OscConfig+0x398>
 8001ffc:	40021000 	.word	0x40021000
 8002000:	fffeffff 	.word	0xfffeffff
 8002004:	fffbffff 	.word	0xfffbffff
 8002008:	40007000 	.word	0x40007000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d10c      	bne.n	800202e <HAL_RCC_OscConfig+0x35e>
 8002014:	4bb6      	ldr	r3, [pc, #728]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002016:	6a1a      	ldr	r2, [r3, #32]
 8002018:	4bb5      	ldr	r3, [pc, #724]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800201a:	2101      	movs	r1, #1
 800201c:	438a      	bics	r2, r1
 800201e:	621a      	str	r2, [r3, #32]
 8002020:	4bb3      	ldr	r3, [pc, #716]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002022:	6a1a      	ldr	r2, [r3, #32]
 8002024:	4bb2      	ldr	r3, [pc, #712]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002026:	2104      	movs	r1, #4
 8002028:	438a      	bics	r2, r1
 800202a:	621a      	str	r2, [r3, #32]
 800202c:	e01c      	b.n	8002068 <HAL_RCC_OscConfig+0x398>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	2b05      	cmp	r3, #5
 8002034:	d10c      	bne.n	8002050 <HAL_RCC_OscConfig+0x380>
 8002036:	4bae      	ldr	r3, [pc, #696]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002038:	6a1a      	ldr	r2, [r3, #32]
 800203a:	4bad      	ldr	r3, [pc, #692]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800203c:	2104      	movs	r1, #4
 800203e:	430a      	orrs	r2, r1
 8002040:	621a      	str	r2, [r3, #32]
 8002042:	4bab      	ldr	r3, [pc, #684]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002044:	6a1a      	ldr	r2, [r3, #32]
 8002046:	4baa      	ldr	r3, [pc, #680]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002048:	2101      	movs	r1, #1
 800204a:	430a      	orrs	r2, r1
 800204c:	621a      	str	r2, [r3, #32]
 800204e:	e00b      	b.n	8002068 <HAL_RCC_OscConfig+0x398>
 8002050:	4ba7      	ldr	r3, [pc, #668]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002052:	6a1a      	ldr	r2, [r3, #32]
 8002054:	4ba6      	ldr	r3, [pc, #664]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002056:	2101      	movs	r1, #1
 8002058:	438a      	bics	r2, r1
 800205a:	621a      	str	r2, [r3, #32]
 800205c:	4ba4      	ldr	r3, [pc, #656]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800205e:	6a1a      	ldr	r2, [r3, #32]
 8002060:	4ba3      	ldr	r3, [pc, #652]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002062:	2104      	movs	r1, #4
 8002064:	438a      	bics	r2, r1
 8002066:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d014      	beq.n	800209a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002070:	f7fe fdbc 	bl	8000bec <HAL_GetTick>
 8002074:	0003      	movs	r3, r0
 8002076:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002078:	e009      	b.n	800208e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207a:	f7fe fdb7 	bl	8000bec <HAL_GetTick>
 800207e:	0002      	movs	r2, r0
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	4a9b      	ldr	r2, [pc, #620]	; (80022f4 <HAL_RCC_OscConfig+0x624>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e12b      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800208e:	4b98      	ldr	r3, [pc, #608]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	2202      	movs	r2, #2
 8002094:	4013      	ands	r3, r2
 8002096:	d0f0      	beq.n	800207a <HAL_RCC_OscConfig+0x3aa>
 8002098:	e013      	b.n	80020c2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209a:	f7fe fda7 	bl	8000bec <HAL_GetTick>
 800209e:	0003      	movs	r3, r0
 80020a0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020a2:	e009      	b.n	80020b8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020a4:	f7fe fda2 	bl	8000bec <HAL_GetTick>
 80020a8:	0002      	movs	r2, r0
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	4a91      	ldr	r2, [pc, #580]	; (80022f4 <HAL_RCC_OscConfig+0x624>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e116      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b8:	4b8d      	ldr	r3, [pc, #564]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	2202      	movs	r2, #2
 80020be:	4013      	ands	r3, r2
 80020c0:	d1f0      	bne.n	80020a4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020c2:	231f      	movs	r3, #31
 80020c4:	18fb      	adds	r3, r7, r3
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020cc:	4b88      	ldr	r3, [pc, #544]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020ce:	69da      	ldr	r2, [r3, #28]
 80020d0:	4b87      	ldr	r3, [pc, #540]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020d2:	4989      	ldr	r1, [pc, #548]	; (80022f8 <HAL_RCC_OscConfig+0x628>)
 80020d4:	400a      	ands	r2, r1
 80020d6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2210      	movs	r2, #16
 80020de:	4013      	ands	r3, r2
 80020e0:	d063      	beq.n	80021aa <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d12a      	bne.n	8002140 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80020ea:	4b81      	ldr	r3, [pc, #516]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020ee:	4b80      	ldr	r3, [pc, #512]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020f0:	2104      	movs	r1, #4
 80020f2:	430a      	orrs	r2, r1
 80020f4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80020f6:	4b7e      	ldr	r3, [pc, #504]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020fa:	4b7d      	ldr	r3, [pc, #500]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020fc:	2101      	movs	r1, #1
 80020fe:	430a      	orrs	r2, r1
 8002100:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002102:	f7fe fd73 	bl	8000bec <HAL_GetTick>
 8002106:	0003      	movs	r3, r0
 8002108:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800210c:	f7fe fd6e 	bl	8000bec <HAL_GetTick>
 8002110:	0002      	movs	r2, r0
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e0e3      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800211e:	4b74      	ldr	r3, [pc, #464]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002122:	2202      	movs	r2, #2
 8002124:	4013      	ands	r3, r2
 8002126:	d0f1      	beq.n	800210c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002128:	4b71      	ldr	r3, [pc, #452]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800212a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800212c:	22f8      	movs	r2, #248	; 0xf8
 800212e:	4393      	bics	r3, r2
 8002130:	0019      	movs	r1, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	00da      	lsls	r2, r3, #3
 8002138:	4b6d      	ldr	r3, [pc, #436]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800213a:	430a      	orrs	r2, r1
 800213c:	635a      	str	r2, [r3, #52]	; 0x34
 800213e:	e034      	b.n	80021aa <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	3305      	adds	r3, #5
 8002146:	d111      	bne.n	800216c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002148:	4b69      	ldr	r3, [pc, #420]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800214a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800214c:	4b68      	ldr	r3, [pc, #416]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800214e:	2104      	movs	r1, #4
 8002150:	438a      	bics	r2, r1
 8002152:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002154:	4b66      	ldr	r3, [pc, #408]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002158:	22f8      	movs	r2, #248	; 0xf8
 800215a:	4393      	bics	r3, r2
 800215c:	0019      	movs	r1, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	00da      	lsls	r2, r3, #3
 8002164:	4b62      	ldr	r3, [pc, #392]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002166:	430a      	orrs	r2, r1
 8002168:	635a      	str	r2, [r3, #52]	; 0x34
 800216a:	e01e      	b.n	80021aa <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800216c:	4b60      	ldr	r3, [pc, #384]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800216e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002170:	4b5f      	ldr	r3, [pc, #380]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002172:	2104      	movs	r1, #4
 8002174:	430a      	orrs	r2, r1
 8002176:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002178:	4b5d      	ldr	r3, [pc, #372]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800217a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800217c:	4b5c      	ldr	r3, [pc, #368]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800217e:	2101      	movs	r1, #1
 8002180:	438a      	bics	r2, r1
 8002182:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002184:	f7fe fd32 	bl	8000bec <HAL_GetTick>
 8002188:	0003      	movs	r3, r0
 800218a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800218e:	f7fe fd2d 	bl	8000bec <HAL_GetTick>
 8002192:	0002      	movs	r2, r0
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e0a2      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80021a0:	4b53      	ldr	r3, [pc, #332]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a4:	2202      	movs	r2, #2
 80021a6:	4013      	ands	r3, r2
 80021a8:	d1f1      	bne.n	800218e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d100      	bne.n	80021b4 <HAL_RCC_OscConfig+0x4e4>
 80021b2:	e097      	b.n	80022e4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021b4:	4b4e      	ldr	r3, [pc, #312]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	220c      	movs	r2, #12
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b08      	cmp	r3, #8
 80021be:	d100      	bne.n	80021c2 <HAL_RCC_OscConfig+0x4f2>
 80021c0:	e06b      	b.n	800229a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d14c      	bne.n	8002264 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ca:	4b49      	ldr	r3, [pc, #292]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	4b48      	ldr	r3, [pc, #288]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021d0:	494a      	ldr	r1, [pc, #296]	; (80022fc <HAL_RCC_OscConfig+0x62c>)
 80021d2:	400a      	ands	r2, r1
 80021d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d6:	f7fe fd09 	bl	8000bec <HAL_GetTick>
 80021da:	0003      	movs	r3, r0
 80021dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e0:	f7fe fd04 	bl	8000bec <HAL_GetTick>
 80021e4:	0002      	movs	r2, r0
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e079      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f2:	4b3f      	ldr	r3, [pc, #252]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	2380      	movs	r3, #128	; 0x80
 80021f8:	049b      	lsls	r3, r3, #18
 80021fa:	4013      	ands	r3, r2
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021fe:	4b3c      	ldr	r3, [pc, #240]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002202:	220f      	movs	r2, #15
 8002204:	4393      	bics	r3, r2
 8002206:	0019      	movs	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800220c:	4b38      	ldr	r3, [pc, #224]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800220e:	430a      	orrs	r2, r1
 8002210:	62da      	str	r2, [r3, #44]	; 0x2c
 8002212:	4b37      	ldr	r3, [pc, #220]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	4a3a      	ldr	r2, [pc, #232]	; (8002300 <HAL_RCC_OscConfig+0x630>)
 8002218:	4013      	ands	r3, r2
 800221a:	0019      	movs	r1, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002224:	431a      	orrs	r2, r3
 8002226:	4b32      	ldr	r3, [pc, #200]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002228:	430a      	orrs	r2, r1
 800222a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800222c:	4b30      	ldr	r3, [pc, #192]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4b2f      	ldr	r3, [pc, #188]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002232:	2180      	movs	r1, #128	; 0x80
 8002234:	0449      	lsls	r1, r1, #17
 8002236:	430a      	orrs	r2, r1
 8002238:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223a:	f7fe fcd7 	bl	8000bec <HAL_GetTick>
 800223e:	0003      	movs	r3, r0
 8002240:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002244:	f7fe fcd2 	bl	8000bec <HAL_GetTick>
 8002248:	0002      	movs	r2, r0
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e047      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002256:	4b26      	ldr	r3, [pc, #152]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	049b      	lsls	r3, r3, #18
 800225e:	4013      	ands	r3, r2
 8002260:	d0f0      	beq.n	8002244 <HAL_RCC_OscConfig+0x574>
 8002262:	e03f      	b.n	80022e4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002264:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b21      	ldr	r3, [pc, #132]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800226a:	4924      	ldr	r1, [pc, #144]	; (80022fc <HAL_RCC_OscConfig+0x62c>)
 800226c:	400a      	ands	r2, r1
 800226e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002270:	f7fe fcbc 	bl	8000bec <HAL_GetTick>
 8002274:	0003      	movs	r3, r0
 8002276:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800227a:	f7fe fcb7 	bl	8000bec <HAL_GetTick>
 800227e:	0002      	movs	r2, r0
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e02c      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800228c:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	2380      	movs	r3, #128	; 0x80
 8002292:	049b      	lsls	r3, r3, #18
 8002294:	4013      	ands	r3, r2
 8002296:	d1f0      	bne.n	800227a <HAL_RCC_OscConfig+0x5aa>
 8002298:	e024      	b.n	80022e4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d101      	bne.n	80022a6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e01f      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80022a6:	4b12      	ldr	r3, [pc, #72]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80022ac:	4b10      	ldr	r3, [pc, #64]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80022ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	2380      	movs	r3, #128	; 0x80
 80022b6:	025b      	lsls	r3, r3, #9
 80022b8:	401a      	ands	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022be:	429a      	cmp	r2, r3
 80022c0:	d10e      	bne.n	80022e0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	220f      	movs	r2, #15
 80022c6:	401a      	ands	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	23f0      	movs	r3, #240	; 0xf0
 80022d4:	039b      	lsls	r3, r3, #14
 80022d6:	401a      	ands	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022dc:	429a      	cmp	r2, r3
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e000      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	0018      	movs	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b008      	add	sp, #32
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	46c0      	nop			; (mov r8, r8)
 80022f0:	40021000 	.word	0x40021000
 80022f4:	00001388 	.word	0x00001388
 80022f8:	efffffff 	.word	0xefffffff
 80022fc:	feffffff 	.word	0xfeffffff
 8002300:	ffc2ffff 	.word	0xffc2ffff

08002304 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0b3      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002318:	4b5b      	ldr	r3, [pc, #364]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2201      	movs	r2, #1
 800231e:	4013      	ands	r3, r2
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d911      	bls.n	800234a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002326:	4b58      	ldr	r3, [pc, #352]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2201      	movs	r2, #1
 800232c:	4393      	bics	r3, r2
 800232e:	0019      	movs	r1, r3
 8002330:	4b55      	ldr	r3, [pc, #340]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002338:	4b53      	ldr	r3, [pc, #332]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2201      	movs	r2, #1
 800233e:	4013      	ands	r3, r2
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	429a      	cmp	r2, r3
 8002344:	d001      	beq.n	800234a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e09a      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2202      	movs	r2, #2
 8002350:	4013      	ands	r3, r2
 8002352:	d015      	beq.n	8002380 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2204      	movs	r2, #4
 800235a:	4013      	ands	r3, r2
 800235c:	d006      	beq.n	800236c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800235e:	4b4b      	ldr	r3, [pc, #300]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	4b4a      	ldr	r3, [pc, #296]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002364:	21e0      	movs	r1, #224	; 0xe0
 8002366:	00c9      	lsls	r1, r1, #3
 8002368:	430a      	orrs	r2, r1
 800236a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800236c:	4b47      	ldr	r3, [pc, #284]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	22f0      	movs	r2, #240	; 0xf0
 8002372:	4393      	bics	r3, r2
 8002374:	0019      	movs	r1, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	4b44      	ldr	r3, [pc, #272]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 800237c:	430a      	orrs	r2, r1
 800237e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2201      	movs	r2, #1
 8002386:	4013      	ands	r3, r2
 8002388:	d040      	beq.n	800240c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d107      	bne.n	80023a2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002392:	4b3e      	ldr	r3, [pc, #248]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	2380      	movs	r3, #128	; 0x80
 8002398:	029b      	lsls	r3, r3, #10
 800239a:	4013      	ands	r3, r2
 800239c:	d114      	bne.n	80023c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e06e      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d107      	bne.n	80023ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023aa:	4b38      	ldr	r3, [pc, #224]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	049b      	lsls	r3, r3, #18
 80023b2:	4013      	ands	r3, r2
 80023b4:	d108      	bne.n	80023c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e062      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ba:	4b34      	ldr	r3, [pc, #208]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2202      	movs	r2, #2
 80023c0:	4013      	ands	r3, r2
 80023c2:	d101      	bne.n	80023c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e05b      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023c8:	4b30      	ldr	r3, [pc, #192]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2203      	movs	r2, #3
 80023ce:	4393      	bics	r3, r2
 80023d0:	0019      	movs	r1, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	4b2d      	ldr	r3, [pc, #180]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023d8:	430a      	orrs	r2, r1
 80023da:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023dc:	f7fe fc06 	bl	8000bec <HAL_GetTick>
 80023e0:	0003      	movs	r3, r0
 80023e2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023e4:	e009      	b.n	80023fa <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e6:	f7fe fc01 	bl	8000bec <HAL_GetTick>
 80023ea:	0002      	movs	r2, r0
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	4a27      	ldr	r2, [pc, #156]	; (8002490 <HAL_RCC_ClockConfig+0x18c>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e042      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023fa:	4b24      	ldr	r3, [pc, #144]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	220c      	movs	r2, #12
 8002400:	401a      	ands	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	429a      	cmp	r2, r3
 800240a:	d1ec      	bne.n	80023e6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800240c:	4b1e      	ldr	r3, [pc, #120]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2201      	movs	r2, #1
 8002412:	4013      	ands	r3, r2
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	429a      	cmp	r2, r3
 8002418:	d211      	bcs.n	800243e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800241a:	4b1b      	ldr	r3, [pc, #108]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2201      	movs	r2, #1
 8002420:	4393      	bics	r3, r2
 8002422:	0019      	movs	r1, r3
 8002424:	4b18      	ldr	r3, [pc, #96]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800242c:	4b16      	ldr	r3, [pc, #88]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2201      	movs	r2, #1
 8002432:	4013      	ands	r3, r2
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	429a      	cmp	r2, r3
 8002438:	d001      	beq.n	800243e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e020      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2204      	movs	r2, #4
 8002444:	4013      	ands	r3, r2
 8002446:	d009      	beq.n	800245c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002448:	4b10      	ldr	r3, [pc, #64]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	4a11      	ldr	r2, [pc, #68]	; (8002494 <HAL_RCC_ClockConfig+0x190>)
 800244e:	4013      	ands	r3, r2
 8002450:	0019      	movs	r1, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	4b0d      	ldr	r3, [pc, #52]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002458:	430a      	orrs	r2, r1
 800245a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800245c:	f000 f820 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8002460:	0001      	movs	r1, r0
 8002462:	4b0a      	ldr	r3, [pc, #40]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	091b      	lsrs	r3, r3, #4
 8002468:	220f      	movs	r2, #15
 800246a:	4013      	ands	r3, r2
 800246c:	4a0a      	ldr	r2, [pc, #40]	; (8002498 <HAL_RCC_ClockConfig+0x194>)
 800246e:	5cd3      	ldrb	r3, [r2, r3]
 8002470:	000a      	movs	r2, r1
 8002472:	40da      	lsrs	r2, r3
 8002474:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_RCC_ClockConfig+0x198>)
 8002476:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002478:	2000      	movs	r0, #0
 800247a:	f7fe fb71 	bl	8000b60 <HAL_InitTick>
  
  return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	0018      	movs	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	b004      	add	sp, #16
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40022000 	.word	0x40022000
 800248c:	40021000 	.word	0x40021000
 8002490:	00001388 	.word	0x00001388
 8002494:	fffff8ff 	.word	0xfffff8ff
 8002498:	08003a30 	.word	0x08003a30
 800249c:	20000000 	.word	0x20000000

080024a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024a0:	b590      	push	{r4, r7, lr}
 80024a2:	b08f      	sub	sp, #60	; 0x3c
 80024a4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80024a6:	2314      	movs	r3, #20
 80024a8:	18fb      	adds	r3, r7, r3
 80024aa:	4a2b      	ldr	r2, [pc, #172]	; (8002558 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024ac:	ca13      	ldmia	r2!, {r0, r1, r4}
 80024ae:	c313      	stmia	r3!, {r0, r1, r4}
 80024b0:	6812      	ldr	r2, [r2, #0]
 80024b2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80024b4:	1d3b      	adds	r3, r7, #4
 80024b6:	4a29      	ldr	r2, [pc, #164]	; (800255c <HAL_RCC_GetSysClockFreq+0xbc>)
 80024b8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80024ba:	c313      	stmia	r3!, {r0, r1, r4}
 80024bc:	6812      	ldr	r2, [r2, #0]
 80024be:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024c0:	2300      	movs	r3, #0
 80024c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024c4:	2300      	movs	r3, #0
 80024c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80024c8:	2300      	movs	r3, #0
 80024ca:	637b      	str	r3, [r7, #52]	; 0x34
 80024cc:	2300      	movs	r3, #0
 80024ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80024d0:	2300      	movs	r3, #0
 80024d2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80024d4:	4b22      	ldr	r3, [pc, #136]	; (8002560 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024dc:	220c      	movs	r2, #12
 80024de:	4013      	ands	r3, r2
 80024e0:	2b04      	cmp	r3, #4
 80024e2:	d002      	beq.n	80024ea <HAL_RCC_GetSysClockFreq+0x4a>
 80024e4:	2b08      	cmp	r3, #8
 80024e6:	d003      	beq.n	80024f0 <HAL_RCC_GetSysClockFreq+0x50>
 80024e8:	e02d      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024ea:	4b1e      	ldr	r3, [pc, #120]	; (8002564 <HAL_RCC_GetSysClockFreq+0xc4>)
 80024ec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80024ee:	e02d      	b.n	800254c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80024f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f2:	0c9b      	lsrs	r3, r3, #18
 80024f4:	220f      	movs	r2, #15
 80024f6:	4013      	ands	r3, r2
 80024f8:	2214      	movs	r2, #20
 80024fa:	18ba      	adds	r2, r7, r2
 80024fc:	5cd3      	ldrb	r3, [r2, r3]
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002500:	4b17      	ldr	r3, [pc, #92]	; (8002560 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002504:	220f      	movs	r2, #15
 8002506:	4013      	ands	r3, r2
 8002508:	1d3a      	adds	r2, r7, #4
 800250a:	5cd3      	ldrb	r3, [r2, r3]
 800250c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800250e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002510:	2380      	movs	r3, #128	; 0x80
 8002512:	025b      	lsls	r3, r3, #9
 8002514:	4013      	ands	r3, r2
 8002516:	d009      	beq.n	800252c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002518:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800251a:	4812      	ldr	r0, [pc, #72]	; (8002564 <HAL_RCC_GetSysClockFreq+0xc4>)
 800251c:	f7fd fdf4 	bl	8000108 <__udivsi3>
 8002520:	0003      	movs	r3, r0
 8002522:	001a      	movs	r2, r3
 8002524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002526:	4353      	muls	r3, r2
 8002528:	637b      	str	r3, [r7, #52]	; 0x34
 800252a:	e009      	b.n	8002540 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800252c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800252e:	000a      	movs	r2, r1
 8002530:	0152      	lsls	r2, r2, #5
 8002532:	1a52      	subs	r2, r2, r1
 8002534:	0193      	lsls	r3, r2, #6
 8002536:	1a9b      	subs	r3, r3, r2
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	185b      	adds	r3, r3, r1
 800253c:	021b      	lsls	r3, r3, #8
 800253e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002542:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002544:	e002      	b.n	800254c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002546:	4b07      	ldr	r3, [pc, #28]	; (8002564 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002548:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800254a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800254c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800254e:	0018      	movs	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	b00f      	add	sp, #60	; 0x3c
 8002554:	bd90      	pop	{r4, r7, pc}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	08003a10 	.word	0x08003a10
 800255c:	08003a20 	.word	0x08003a20
 8002560:	40021000 	.word	0x40021000
 8002564:	007a1200 	.word	0x007a1200

08002568 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800256c:	4b02      	ldr	r3, [pc, #8]	; (8002578 <HAL_RCC_GetHCLKFreq+0x10>)
 800256e:	681b      	ldr	r3, [r3, #0]
}
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	20000000 	.word	0x20000000

0800257c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002580:	f7ff fff2 	bl	8002568 <HAL_RCC_GetHCLKFreq>
 8002584:	0001      	movs	r1, r0
 8002586:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	0a1b      	lsrs	r3, r3, #8
 800258c:	2207      	movs	r2, #7
 800258e:	4013      	ands	r3, r2
 8002590:	4a04      	ldr	r2, [pc, #16]	; (80025a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002592:	5cd3      	ldrb	r3, [r2, r3]
 8002594:	40d9      	lsrs	r1, r3
 8002596:	000b      	movs	r3, r1
}    
 8002598:	0018      	movs	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	40021000 	.word	0x40021000
 80025a4:	08003a40 	.word	0x08003a40

080025a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	025b      	lsls	r3, r3, #9
 80025c0:	4013      	ands	r3, r2
 80025c2:	d100      	bne.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80025c4:	e08e      	b.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80025c6:	2017      	movs	r0, #23
 80025c8:	183b      	adds	r3, r7, r0
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ce:	4b5f      	ldr	r3, [pc, #380]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025d0:	69da      	ldr	r2, [r3, #28]
 80025d2:	2380      	movs	r3, #128	; 0x80
 80025d4:	055b      	lsls	r3, r3, #21
 80025d6:	4013      	ands	r3, r2
 80025d8:	d110      	bne.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025da:	4b5c      	ldr	r3, [pc, #368]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025dc:	69da      	ldr	r2, [r3, #28]
 80025de:	4b5b      	ldr	r3, [pc, #364]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025e0:	2180      	movs	r1, #128	; 0x80
 80025e2:	0549      	lsls	r1, r1, #21
 80025e4:	430a      	orrs	r2, r1
 80025e6:	61da      	str	r2, [r3, #28]
 80025e8:	4b58      	ldr	r3, [pc, #352]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80025ea:	69da      	ldr	r2, [r3, #28]
 80025ec:	2380      	movs	r3, #128	; 0x80
 80025ee:	055b      	lsls	r3, r3, #21
 80025f0:	4013      	ands	r3, r2
 80025f2:	60bb      	str	r3, [r7, #8]
 80025f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025f6:	183b      	adds	r3, r7, r0
 80025f8:	2201      	movs	r2, #1
 80025fa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025fc:	4b54      	ldr	r3, [pc, #336]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	2380      	movs	r3, #128	; 0x80
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	4013      	ands	r3, r2
 8002606:	d11a      	bne.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002608:	4b51      	ldr	r3, [pc, #324]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b50      	ldr	r3, [pc, #320]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800260e:	2180      	movs	r1, #128	; 0x80
 8002610:	0049      	lsls	r1, r1, #1
 8002612:	430a      	orrs	r2, r1
 8002614:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002616:	f7fe fae9 	bl	8000bec <HAL_GetTick>
 800261a:	0003      	movs	r3, r0
 800261c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800261e:	e008      	b.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002620:	f7fe fae4 	bl	8000bec <HAL_GetTick>
 8002624:	0002      	movs	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b64      	cmp	r3, #100	; 0x64
 800262c:	d901      	bls.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e087      	b.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002632:	4b47      	ldr	r3, [pc, #284]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	2380      	movs	r3, #128	; 0x80
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4013      	ands	r3, r2
 800263c:	d0f0      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800263e:	4b43      	ldr	r3, [pc, #268]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002640:	6a1a      	ldr	r2, [r3, #32]
 8002642:	23c0      	movs	r3, #192	; 0xc0
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	4013      	ands	r3, r2
 8002648:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d034      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	23c0      	movs	r3, #192	; 0xc0
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4013      	ands	r3, r2
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	429a      	cmp	r2, r3
 800265e:	d02c      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002660:	4b3a      	ldr	r3, [pc, #232]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	4a3b      	ldr	r2, [pc, #236]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002666:	4013      	ands	r3, r2
 8002668:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800266a:	4b38      	ldr	r3, [pc, #224]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800266c:	6a1a      	ldr	r2, [r3, #32]
 800266e:	4b37      	ldr	r3, [pc, #220]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002670:	2180      	movs	r1, #128	; 0x80
 8002672:	0249      	lsls	r1, r1, #9
 8002674:	430a      	orrs	r2, r1
 8002676:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002678:	4b34      	ldr	r3, [pc, #208]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800267a:	6a1a      	ldr	r2, [r3, #32]
 800267c:	4b33      	ldr	r3, [pc, #204]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800267e:	4936      	ldr	r1, [pc, #216]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002680:	400a      	ands	r2, r1
 8002682:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002684:	4b31      	ldr	r3, [pc, #196]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2201      	movs	r2, #1
 800268e:	4013      	ands	r3, r2
 8002690:	d013      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002692:	f7fe faab 	bl	8000bec <HAL_GetTick>
 8002696:	0003      	movs	r3, r0
 8002698:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800269a:	e009      	b.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800269c:	f7fe faa6 	bl	8000bec <HAL_GetTick>
 80026a0:	0002      	movs	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	4a2d      	ldr	r2, [pc, #180]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e048      	b.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b0:	4b26      	ldr	r3, [pc, #152]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	2202      	movs	r2, #2
 80026b6:	4013      	ands	r3, r2
 80026b8:	d0f0      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026ba:	4b24      	ldr	r3, [pc, #144]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	4a25      	ldr	r2, [pc, #148]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	0019      	movs	r1, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	4b20      	ldr	r3, [pc, #128]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026ca:	430a      	orrs	r2, r1
 80026cc:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026ce:	2317      	movs	r3, #23
 80026d0:	18fb      	adds	r3, r7, r3
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d105      	bne.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026d8:	4b1c      	ldr	r3, [pc, #112]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026da:	69da      	ldr	r2, [r3, #28]
 80026dc:	4b1b      	ldr	r3, [pc, #108]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026de:	4920      	ldr	r1, [pc, #128]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80026e0:	400a      	ands	r2, r1
 80026e2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2201      	movs	r2, #1
 80026ea:	4013      	ands	r3, r2
 80026ec:	d009      	beq.n	8002702 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026ee:	4b17      	ldr	r3, [pc, #92]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f2:	2203      	movs	r2, #3
 80026f4:	4393      	bics	r3, r2
 80026f6:	0019      	movs	r1, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689a      	ldr	r2, [r3, #8]
 80026fc:	4b13      	ldr	r3, [pc, #76]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80026fe:	430a      	orrs	r2, r1
 8002700:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2220      	movs	r2, #32
 8002708:	4013      	ands	r3, r2
 800270a:	d009      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800270c:	4b0f      	ldr	r3, [pc, #60]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	2210      	movs	r2, #16
 8002712:	4393      	bics	r3, r2
 8002714:	0019      	movs	r1, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	4b0c      	ldr	r3, [pc, #48]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800271c:	430a      	orrs	r2, r1
 800271e:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	2380      	movs	r3, #128	; 0x80
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	4013      	ands	r3, r2
 800272a:	d009      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800272c:	4b07      	ldr	r3, [pc, #28]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	2240      	movs	r2, #64	; 0x40
 8002732:	4393      	bics	r3, r2
 8002734:	0019      	movs	r1, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	691a      	ldr	r2, [r3, #16]
 800273a:	4b04      	ldr	r3, [pc, #16]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800273c:	430a      	orrs	r2, r1
 800273e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	0018      	movs	r0, r3
 8002744:	46bd      	mov	sp, r7
 8002746:	b006      	add	sp, #24
 8002748:	bd80      	pop	{r7, pc}
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	40021000 	.word	0x40021000
 8002750:	40007000 	.word	0x40007000
 8002754:	fffffcff 	.word	0xfffffcff
 8002758:	fffeffff 	.word	0xfffeffff
 800275c:	00001388 	.word	0x00001388
 8002760:	efffffff 	.word	0xefffffff

08002764 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e044      	b.n	8002800 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800277a:	2b00      	cmp	r3, #0
 800277c:	d107      	bne.n	800278e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2274      	movs	r2, #116	; 0x74
 8002782:	2100      	movs	r1, #0
 8002784:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	0018      	movs	r0, r3
 800278a:	f7fe f8c3 	bl	8000914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2224      	movs	r2, #36	; 0x24
 8002792:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2101      	movs	r1, #1
 80027a0:	438a      	bics	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	0018      	movs	r0, r3
 80027a8:	f000 fb28 	bl	8002dfc <UART_SetConfig>
 80027ac:	0003      	movs	r3, r0
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d101      	bne.n	80027b6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e024      	b.n	8002800 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	0018      	movs	r0, r3
 80027c2:	f000 fc5b 	bl	800307c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	490d      	ldr	r1, [pc, #52]	; (8002808 <HAL_UART_Init+0xa4>)
 80027d2:	400a      	ands	r2, r1
 80027d4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	212a      	movs	r1, #42	; 0x2a
 80027e2:	438a      	bics	r2, r1
 80027e4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2101      	movs	r1, #1
 80027f2:	430a      	orrs	r2, r1
 80027f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	0018      	movs	r0, r3
 80027fa:	f000 fcf3 	bl	80031e4 <UART_CheckIdleState>
 80027fe:	0003      	movs	r3, r0
}
 8002800:	0018      	movs	r0, r3
 8002802:	46bd      	mov	sp, r7
 8002804:	b002      	add	sp, #8
 8002806:	bd80      	pop	{r7, pc}
 8002808:	ffffb7ff 	.word	0xffffb7ff

0800280c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800280c:	b590      	push	{r4, r7, lr}
 800280e:	b0ab      	sub	sp, #172	; 0xac
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	22a4      	movs	r2, #164	; 0xa4
 800281c:	18b9      	adds	r1, r7, r2
 800281e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	20a0      	movs	r0, #160	; 0xa0
 8002828:	1839      	adds	r1, r7, r0
 800282a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	219c      	movs	r1, #156	; 0x9c
 8002834:	1879      	adds	r1, r7, r1
 8002836:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002838:	0011      	movs	r1, r2
 800283a:	18bb      	adds	r3, r7, r2
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a99      	ldr	r2, [pc, #612]	; (8002aa4 <HAL_UART_IRQHandler+0x298>)
 8002840:	4013      	ands	r3, r2
 8002842:	2298      	movs	r2, #152	; 0x98
 8002844:	18bc      	adds	r4, r7, r2
 8002846:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002848:	18bb      	adds	r3, r7, r2
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d114      	bne.n	800287a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002850:	187b      	adds	r3, r7, r1
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2220      	movs	r2, #32
 8002856:	4013      	ands	r3, r2
 8002858:	d00f      	beq.n	800287a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800285a:	183b      	adds	r3, r7, r0
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2220      	movs	r2, #32
 8002860:	4013      	ands	r3, r2
 8002862:	d00a      	beq.n	800287a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002868:	2b00      	cmp	r3, #0
 800286a:	d100      	bne.n	800286e <HAL_UART_IRQHandler+0x62>
 800286c:	e296      	b.n	8002d9c <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	0010      	movs	r0, r2
 8002876:	4798      	blx	r3
      }
      return;
 8002878:	e290      	b.n	8002d9c <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800287a:	2398      	movs	r3, #152	; 0x98
 800287c:	18fb      	adds	r3, r7, r3
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d100      	bne.n	8002886 <HAL_UART_IRQHandler+0x7a>
 8002884:	e114      	b.n	8002ab0 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002886:	239c      	movs	r3, #156	; 0x9c
 8002888:	18fb      	adds	r3, r7, r3
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2201      	movs	r2, #1
 800288e:	4013      	ands	r3, r2
 8002890:	d106      	bne.n	80028a0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002892:	23a0      	movs	r3, #160	; 0xa0
 8002894:	18fb      	adds	r3, r7, r3
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a83      	ldr	r2, [pc, #524]	; (8002aa8 <HAL_UART_IRQHandler+0x29c>)
 800289a:	4013      	ands	r3, r2
 800289c:	d100      	bne.n	80028a0 <HAL_UART_IRQHandler+0x94>
 800289e:	e107      	b.n	8002ab0 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80028a0:	23a4      	movs	r3, #164	; 0xa4
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2201      	movs	r2, #1
 80028a8:	4013      	ands	r3, r2
 80028aa:	d012      	beq.n	80028d2 <HAL_UART_IRQHandler+0xc6>
 80028ac:	23a0      	movs	r3, #160	; 0xa0
 80028ae:	18fb      	adds	r3, r7, r3
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	2380      	movs	r3, #128	; 0x80
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	4013      	ands	r3, r2
 80028b8:	d00b      	beq.n	80028d2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2201      	movs	r2, #1
 80028c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2280      	movs	r2, #128	; 0x80
 80028c6:	589b      	ldr	r3, [r3, r2]
 80028c8:	2201      	movs	r2, #1
 80028ca:	431a      	orrs	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2180      	movs	r1, #128	; 0x80
 80028d0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80028d2:	23a4      	movs	r3, #164	; 0xa4
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2202      	movs	r2, #2
 80028da:	4013      	ands	r3, r2
 80028dc:	d011      	beq.n	8002902 <HAL_UART_IRQHandler+0xf6>
 80028de:	239c      	movs	r3, #156	; 0x9c
 80028e0:	18fb      	adds	r3, r7, r3
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2201      	movs	r2, #1
 80028e6:	4013      	ands	r3, r2
 80028e8:	d00b      	beq.n	8002902 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2202      	movs	r2, #2
 80028f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2280      	movs	r2, #128	; 0x80
 80028f6:	589b      	ldr	r3, [r3, r2]
 80028f8:	2204      	movs	r2, #4
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2180      	movs	r1, #128	; 0x80
 8002900:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002902:	23a4      	movs	r3, #164	; 0xa4
 8002904:	18fb      	adds	r3, r7, r3
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2204      	movs	r2, #4
 800290a:	4013      	ands	r3, r2
 800290c:	d011      	beq.n	8002932 <HAL_UART_IRQHandler+0x126>
 800290e:	239c      	movs	r3, #156	; 0x9c
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2201      	movs	r2, #1
 8002916:	4013      	ands	r3, r2
 8002918:	d00b      	beq.n	8002932 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2204      	movs	r2, #4
 8002920:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2280      	movs	r2, #128	; 0x80
 8002926:	589b      	ldr	r3, [r3, r2]
 8002928:	2202      	movs	r2, #2
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2180      	movs	r1, #128	; 0x80
 8002930:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002932:	23a4      	movs	r3, #164	; 0xa4
 8002934:	18fb      	adds	r3, r7, r3
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2208      	movs	r2, #8
 800293a:	4013      	ands	r3, r2
 800293c:	d017      	beq.n	800296e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800293e:	23a0      	movs	r3, #160	; 0xa0
 8002940:	18fb      	adds	r3, r7, r3
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2220      	movs	r2, #32
 8002946:	4013      	ands	r3, r2
 8002948:	d105      	bne.n	8002956 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800294a:	239c      	movs	r3, #156	; 0x9c
 800294c:	18fb      	adds	r3, r7, r3
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2201      	movs	r2, #1
 8002952:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002954:	d00b      	beq.n	800296e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2208      	movs	r2, #8
 800295c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2280      	movs	r2, #128	; 0x80
 8002962:	589b      	ldr	r3, [r3, r2]
 8002964:	2208      	movs	r2, #8
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2180      	movs	r1, #128	; 0x80
 800296c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800296e:	23a4      	movs	r3, #164	; 0xa4
 8002970:	18fb      	adds	r3, r7, r3
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	2380      	movs	r3, #128	; 0x80
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	4013      	ands	r3, r2
 800297a:	d013      	beq.n	80029a4 <HAL_UART_IRQHandler+0x198>
 800297c:	23a0      	movs	r3, #160	; 0xa0
 800297e:	18fb      	adds	r3, r7, r3
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	2380      	movs	r3, #128	; 0x80
 8002984:	04db      	lsls	r3, r3, #19
 8002986:	4013      	ands	r3, r2
 8002988:	d00c      	beq.n	80029a4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2280      	movs	r2, #128	; 0x80
 8002990:	0112      	lsls	r2, r2, #4
 8002992:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2280      	movs	r2, #128	; 0x80
 8002998:	589b      	ldr	r3, [r3, r2]
 800299a:	2220      	movs	r2, #32
 800299c:	431a      	orrs	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2180      	movs	r1, #128	; 0x80
 80029a2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2280      	movs	r2, #128	; 0x80
 80029a8:	589b      	ldr	r3, [r3, r2]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d100      	bne.n	80029b0 <HAL_UART_IRQHandler+0x1a4>
 80029ae:	e1f7      	b.n	8002da0 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80029b0:	23a4      	movs	r3, #164	; 0xa4
 80029b2:	18fb      	adds	r3, r7, r3
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2220      	movs	r2, #32
 80029b8:	4013      	ands	r3, r2
 80029ba:	d00e      	beq.n	80029da <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80029bc:	23a0      	movs	r3, #160	; 0xa0
 80029be:	18fb      	adds	r3, r7, r3
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2220      	movs	r2, #32
 80029c4:	4013      	ands	r3, r2
 80029c6:	d008      	beq.n	80029da <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d004      	beq.n	80029da <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	0010      	movs	r0, r2
 80029d8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2280      	movs	r2, #128	; 0x80
 80029de:	589b      	ldr	r3, [r3, r2]
 80029e0:	2194      	movs	r1, #148	; 0x94
 80029e2:	187a      	adds	r2, r7, r1
 80029e4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2240      	movs	r2, #64	; 0x40
 80029ee:	4013      	ands	r3, r2
 80029f0:	2b40      	cmp	r3, #64	; 0x40
 80029f2:	d004      	beq.n	80029fe <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80029f4:	187b      	adds	r3, r7, r1
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2228      	movs	r2, #40	; 0x28
 80029fa:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029fc:	d047      	beq.n	8002a8e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	0018      	movs	r0, r3
 8002a02:	f000 fdc1 	bl	8003588 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	2240      	movs	r2, #64	; 0x40
 8002a0e:	4013      	ands	r3, r2
 8002a10:	2b40      	cmp	r3, #64	; 0x40
 8002a12:	d137      	bne.n	8002a84 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a14:	f3ef 8310 	mrs	r3, PRIMASK
 8002a18:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002a1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a1c:	2090      	movs	r0, #144	; 0x90
 8002a1e:	183a      	adds	r2, r7, r0
 8002a20:	6013      	str	r3, [r2, #0]
 8002a22:	2301      	movs	r3, #1
 8002a24:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a28:	f383 8810 	msr	PRIMASK, r3
}
 8002a2c:	46c0      	nop			; (mov r8, r8)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689a      	ldr	r2, [r3, #8]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2140      	movs	r1, #64	; 0x40
 8002a3a:	438a      	bics	r2, r1
 8002a3c:	609a      	str	r2, [r3, #8]
 8002a3e:	183b      	adds	r3, r7, r0
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a46:	f383 8810 	msr	PRIMASK, r3
}
 8002a4a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d012      	beq.n	8002a7a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a58:	4a14      	ldr	r2, [pc, #80]	; (8002aac <HAL_UART_IRQHandler+0x2a0>)
 8002a5a:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a60:	0018      	movs	r0, r3
 8002a62:	f7fe fab5 	bl	8000fd0 <HAL_DMA_Abort_IT>
 8002a66:	1e03      	subs	r3, r0, #0
 8002a68:	d01a      	beq.n	8002aa0 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a74:	0018      	movs	r0, r3
 8002a76:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a78:	e012      	b.n	8002aa0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f000 f9b5 	bl	8002dec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a82:	e00d      	b.n	8002aa0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	0018      	movs	r0, r3
 8002a88:	f000 f9b0 	bl	8002dec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a8c:	e008      	b.n	8002aa0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	0018      	movs	r0, r3
 8002a92:	f000 f9ab 	bl	8002dec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2280      	movs	r2, #128	; 0x80
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002a9e:	e17f      	b.n	8002da0 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa0:	46c0      	nop			; (mov r8, r8)
    return;
 8002aa2:	e17d      	b.n	8002da0 <HAL_UART_IRQHandler+0x594>
 8002aa4:	0000080f 	.word	0x0000080f
 8002aa8:	04000120 	.word	0x04000120
 8002aac:	0800382f 	.word	0x0800382f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d000      	beq.n	8002aba <HAL_UART_IRQHandler+0x2ae>
 8002ab8:	e131      	b.n	8002d1e <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002aba:	23a4      	movs	r3, #164	; 0xa4
 8002abc:	18fb      	adds	r3, r7, r3
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2210      	movs	r2, #16
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d100      	bne.n	8002ac8 <HAL_UART_IRQHandler+0x2bc>
 8002ac6:	e12a      	b.n	8002d1e <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002ac8:	23a0      	movs	r3, #160	; 0xa0
 8002aca:	18fb      	adds	r3, r7, r3
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2210      	movs	r2, #16
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d100      	bne.n	8002ad6 <HAL_UART_IRQHandler+0x2ca>
 8002ad4:	e123      	b.n	8002d1e <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2210      	movs	r2, #16
 8002adc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	2240      	movs	r2, #64	; 0x40
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	2b40      	cmp	r3, #64	; 0x40
 8002aea:	d000      	beq.n	8002aee <HAL_UART_IRQHandler+0x2e2>
 8002aec:	e09b      	b.n	8002c26 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	217e      	movs	r1, #126	; 0x7e
 8002af8:	187b      	adds	r3, r7, r1
 8002afa:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002afc:	187b      	adds	r3, r7, r1
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d100      	bne.n	8002b06 <HAL_UART_IRQHandler+0x2fa>
 8002b04:	e14e      	b.n	8002da4 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2258      	movs	r2, #88	; 0x58
 8002b0a:	5a9b      	ldrh	r3, [r3, r2]
 8002b0c:	187a      	adds	r2, r7, r1
 8002b0e:	8812      	ldrh	r2, [r2, #0]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d300      	bcc.n	8002b16 <HAL_UART_IRQHandler+0x30a>
 8002b14:	e146      	b.n	8002da4 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	187a      	adds	r2, r7, r1
 8002b1a:	215a      	movs	r1, #90	; 0x5a
 8002b1c:	8812      	ldrh	r2, [r2, #0]
 8002b1e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	2b20      	cmp	r3, #32
 8002b28:	d06e      	beq.n	8002c08 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b2a:	f3ef 8310 	mrs	r3, PRIMASK
 8002b2e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b32:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b34:	2301      	movs	r3, #1
 8002b36:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b3a:	f383 8810 	msr	PRIMASK, r3
}
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	499a      	ldr	r1, [pc, #616]	; (8002db4 <HAL_UART_IRQHandler+0x5a8>)
 8002b4c:	400a      	ands	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b52:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b56:	f383 8810 	msr	PRIMASK, r3
}
 8002b5a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b5c:	f3ef 8310 	mrs	r3, PRIMASK
 8002b60:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002b62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b64:	677b      	str	r3, [r7, #116]	; 0x74
 8002b66:	2301      	movs	r3, #1
 8002b68:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b6c:	f383 8810 	msr	PRIMASK, r3
}
 8002b70:	46c0      	nop			; (mov r8, r8)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	689a      	ldr	r2, [r3, #8]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	438a      	bics	r2, r1
 8002b80:	609a      	str	r2, [r3, #8]
 8002b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b84:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b88:	f383 8810 	msr	PRIMASK, r3
}
 8002b8c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b8e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b92:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002b94:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b96:	673b      	str	r3, [r7, #112]	; 0x70
 8002b98:	2301      	movs	r3, #1
 8002b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b9e:	f383 8810 	msr	PRIMASK, r3
}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2140      	movs	r1, #64	; 0x40
 8002bb0:	438a      	bics	r2, r1
 8002bb2:	609a      	str	r2, [r3, #8]
 8002bb4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bb6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bba:	f383 8810 	msr	PRIMASK, r3
}
 8002bbe:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bcc:	f3ef 8310 	mrs	r3, PRIMASK
 8002bd0:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002bd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bd4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bdc:	f383 8810 	msr	PRIMASK, r3
}
 8002be0:	46c0      	nop			; (mov r8, r8)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2110      	movs	r1, #16
 8002bee:	438a      	bics	r2, r1
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bf4:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bf8:	f383 8810 	msr	PRIMASK, r3
}
 8002bfc:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c02:	0018      	movs	r0, r3
 8002c04:	f7fe f9ac 	bl	8000f60 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2258      	movs	r2, #88	; 0x58
 8002c0c:	5a9a      	ldrh	r2, [r3, r2]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	215a      	movs	r1, #90	; 0x5a
 8002c12:	5a5b      	ldrh	r3, [r3, r1]
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	b29a      	uxth	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	0011      	movs	r1, r2
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f7fd fc04 	bl	800042c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002c24:	e0be      	b.n	8002da4 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2258      	movs	r2, #88	; 0x58
 8002c2a:	5a99      	ldrh	r1, [r3, r2]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	225a      	movs	r2, #90	; 0x5a
 8002c30:	5a9b      	ldrh	r3, [r3, r2]
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	208e      	movs	r0, #142	; 0x8e
 8002c36:	183b      	adds	r3, r7, r0
 8002c38:	1a8a      	subs	r2, r1, r2
 8002c3a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	225a      	movs	r2, #90	; 0x5a
 8002c40:	5a9b      	ldrh	r3, [r3, r2]
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d100      	bne.n	8002c4a <HAL_UART_IRQHandler+0x43e>
 8002c48:	e0ae      	b.n	8002da8 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8002c4a:	183b      	adds	r3, r7, r0
 8002c4c:	881b      	ldrh	r3, [r3, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d100      	bne.n	8002c54 <HAL_UART_IRQHandler+0x448>
 8002c52:	e0a9      	b.n	8002da8 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c54:	f3ef 8310 	mrs	r3, PRIMASK
 8002c58:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c5c:	2488      	movs	r4, #136	; 0x88
 8002c5e:	193a      	adds	r2, r7, r4
 8002c60:	6013      	str	r3, [r2, #0]
 8002c62:	2301      	movs	r3, #1
 8002c64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	f383 8810 	msr	PRIMASK, r3
}
 8002c6c:	46c0      	nop			; (mov r8, r8)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	494f      	ldr	r1, [pc, #316]	; (8002db8 <HAL_UART_IRQHandler+0x5ac>)
 8002c7a:	400a      	ands	r2, r1
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	193b      	adds	r3, r7, r4
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f383 8810 	msr	PRIMASK, r3
}
 8002c8a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c8c:	f3ef 8310 	mrs	r3, PRIMASK
 8002c90:	61bb      	str	r3, [r7, #24]
  return(result);
 8002c92:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c94:	2484      	movs	r4, #132	; 0x84
 8002c96:	193a      	adds	r2, r7, r4
 8002c98:	6013      	str	r3, [r2, #0]
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	f383 8810 	msr	PRIMASK, r3
}
 8002ca4:	46c0      	nop			; (mov r8, r8)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2101      	movs	r1, #1
 8002cb2:	438a      	bics	r2, r1
 8002cb4:	609a      	str	r2, [r3, #8]
 8002cb6:	193b      	adds	r3, r7, r4
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	f383 8810 	msr	PRIMASK, r3
}
 8002cc2:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8002cda:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cde:	2480      	movs	r4, #128	; 0x80
 8002ce0:	193a      	adds	r2, r7, r4
 8002ce2:	6013      	str	r3, [r2, #0]
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cea:	f383 8810 	msr	PRIMASK, r3
}
 8002cee:	46c0      	nop			; (mov r8, r8)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2110      	movs	r1, #16
 8002cfc:	438a      	bics	r2, r1
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	193b      	adds	r3, r7, r4
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d08:	f383 8810 	msr	PRIMASK, r3
}
 8002d0c:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d0e:	183b      	adds	r3, r7, r0
 8002d10:	881a      	ldrh	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	0011      	movs	r1, r2
 8002d16:	0018      	movs	r0, r3
 8002d18:	f7fd fb88 	bl	800042c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002d1c:	e044      	b.n	8002da8 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002d1e:	23a4      	movs	r3, #164	; 0xa4
 8002d20:	18fb      	adds	r3, r7, r3
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	2380      	movs	r3, #128	; 0x80
 8002d26:	035b      	lsls	r3, r3, #13
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d010      	beq.n	8002d4e <HAL_UART_IRQHandler+0x542>
 8002d2c:	239c      	movs	r3, #156	; 0x9c
 8002d2e:	18fb      	adds	r3, r7, r3
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	2380      	movs	r3, #128	; 0x80
 8002d34:	03db      	lsls	r3, r3, #15
 8002d36:	4013      	ands	r3, r2
 8002d38:	d009      	beq.n	8002d4e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2280      	movs	r2, #128	; 0x80
 8002d40:	0352      	lsls	r2, r2, #13
 8002d42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	0018      	movs	r0, r3
 8002d48:	f000 fdb3 	bl	80038b2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002d4c:	e02f      	b.n	8002dae <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002d4e:	23a4      	movs	r3, #164	; 0xa4
 8002d50:	18fb      	adds	r3, r7, r3
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2280      	movs	r2, #128	; 0x80
 8002d56:	4013      	ands	r3, r2
 8002d58:	d00f      	beq.n	8002d7a <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002d5a:	23a0      	movs	r3, #160	; 0xa0
 8002d5c:	18fb      	adds	r3, r7, r3
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2280      	movs	r2, #128	; 0x80
 8002d62:	4013      	ands	r3, r2
 8002d64:	d009      	beq.n	8002d7a <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d01e      	beq.n	8002dac <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	0010      	movs	r0, r2
 8002d76:	4798      	blx	r3
    }
    return;
 8002d78:	e018      	b.n	8002dac <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002d7a:	23a4      	movs	r3, #164	; 0xa4
 8002d7c:	18fb      	adds	r3, r7, r3
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2240      	movs	r2, #64	; 0x40
 8002d82:	4013      	ands	r3, r2
 8002d84:	d013      	beq.n	8002dae <HAL_UART_IRQHandler+0x5a2>
 8002d86:	23a0      	movs	r3, #160	; 0xa0
 8002d88:	18fb      	adds	r3, r7, r3
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2240      	movs	r2, #64	; 0x40
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d00d      	beq.n	8002dae <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	0018      	movs	r0, r3
 8002d96:	f000 fd61 	bl	800385c <UART_EndTransmit_IT>
    return;
 8002d9a:	e008      	b.n	8002dae <HAL_UART_IRQHandler+0x5a2>
      return;
 8002d9c:	46c0      	nop			; (mov r8, r8)
 8002d9e:	e006      	b.n	8002dae <HAL_UART_IRQHandler+0x5a2>
    return;
 8002da0:	46c0      	nop			; (mov r8, r8)
 8002da2:	e004      	b.n	8002dae <HAL_UART_IRQHandler+0x5a2>
      return;
 8002da4:	46c0      	nop			; (mov r8, r8)
 8002da6:	e002      	b.n	8002dae <HAL_UART_IRQHandler+0x5a2>
      return;
 8002da8:	46c0      	nop			; (mov r8, r8)
 8002daa:	e000      	b.n	8002dae <HAL_UART_IRQHandler+0x5a2>
    return;
 8002dac:	46c0      	nop			; (mov r8, r8)
  }

}
 8002dae:	46bd      	mov	sp, r7
 8002db0:	b02b      	add	sp, #172	; 0xac
 8002db2:	bd90      	pop	{r4, r7, pc}
 8002db4:	fffffeff 	.word	0xfffffeff
 8002db8:	fffffedf 	.word	0xfffffedf

08002dbc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002dc4:	46c0      	nop			; (mov r8, r8)
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	b002      	add	sp, #8
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002dd4:	46c0      	nop			; (mov r8, r8)
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	b002      	add	sp, #8
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002de4:	46c0      	nop			; (mov r8, r8)
 8002de6:	46bd      	mov	sp, r7
 8002de8:	b002      	add	sp, #8
 8002dea:	bd80      	pop	{r7, pc}

08002dec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002df4:	46c0      	nop			; (mov r8, r8)
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b002      	add	sp, #8
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b088      	sub	sp, #32
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e04:	231e      	movs	r3, #30
 8002e06:	18fb      	adds	r3, r7, r3
 8002e08:	2200      	movs	r2, #0
 8002e0a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	431a      	orrs	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	69db      	ldr	r3, [r3, #28]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a8d      	ldr	r2, [pc, #564]	; (8003060 <UART_SetConfig+0x264>)
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	0019      	movs	r1, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	4a88      	ldr	r2, [pc, #544]	; (8003064 <UART_SetConfig+0x268>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	0019      	movs	r1, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	68da      	ldr	r2, [r3, #12]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	4a7f      	ldr	r2, [pc, #508]	; (8003068 <UART_SetConfig+0x26c>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	0019      	movs	r1, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a7b      	ldr	r2, [pc, #492]	; (800306c <UART_SetConfig+0x270>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d127      	bne.n	8002ed2 <UART_SetConfig+0xd6>
 8002e82:	4b7b      	ldr	r3, [pc, #492]	; (8003070 <UART_SetConfig+0x274>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	2203      	movs	r2, #3
 8002e88:	4013      	ands	r3, r2
 8002e8a:	2b03      	cmp	r3, #3
 8002e8c:	d00d      	beq.n	8002eaa <UART_SetConfig+0xae>
 8002e8e:	d81b      	bhi.n	8002ec8 <UART_SetConfig+0xcc>
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d014      	beq.n	8002ebe <UART_SetConfig+0xc2>
 8002e94:	d818      	bhi.n	8002ec8 <UART_SetConfig+0xcc>
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <UART_SetConfig+0xa4>
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d00a      	beq.n	8002eb4 <UART_SetConfig+0xb8>
 8002e9e:	e013      	b.n	8002ec8 <UART_SetConfig+0xcc>
 8002ea0:	231f      	movs	r3, #31
 8002ea2:	18fb      	adds	r3, r7, r3
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	701a      	strb	r2, [r3, #0]
 8002ea8:	e021      	b.n	8002eee <UART_SetConfig+0xf2>
 8002eaa:	231f      	movs	r3, #31
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	2202      	movs	r2, #2
 8002eb0:	701a      	strb	r2, [r3, #0]
 8002eb2:	e01c      	b.n	8002eee <UART_SetConfig+0xf2>
 8002eb4:	231f      	movs	r3, #31
 8002eb6:	18fb      	adds	r3, r7, r3
 8002eb8:	2204      	movs	r2, #4
 8002eba:	701a      	strb	r2, [r3, #0]
 8002ebc:	e017      	b.n	8002eee <UART_SetConfig+0xf2>
 8002ebe:	231f      	movs	r3, #31
 8002ec0:	18fb      	adds	r3, r7, r3
 8002ec2:	2208      	movs	r2, #8
 8002ec4:	701a      	strb	r2, [r3, #0]
 8002ec6:	e012      	b.n	8002eee <UART_SetConfig+0xf2>
 8002ec8:	231f      	movs	r3, #31
 8002eca:	18fb      	adds	r3, r7, r3
 8002ecc:	2210      	movs	r2, #16
 8002ece:	701a      	strb	r2, [r3, #0]
 8002ed0:	e00d      	b.n	8002eee <UART_SetConfig+0xf2>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a67      	ldr	r2, [pc, #412]	; (8003074 <UART_SetConfig+0x278>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d104      	bne.n	8002ee6 <UART_SetConfig+0xea>
 8002edc:	231f      	movs	r3, #31
 8002ede:	18fb      	adds	r3, r7, r3
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	701a      	strb	r2, [r3, #0]
 8002ee4:	e003      	b.n	8002eee <UART_SetConfig+0xf2>
 8002ee6:	231f      	movs	r3, #31
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	2210      	movs	r2, #16
 8002eec:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69da      	ldr	r2, [r3, #28]
 8002ef2:	2380      	movs	r3, #128	; 0x80
 8002ef4:	021b      	lsls	r3, r3, #8
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d15d      	bne.n	8002fb6 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8002efa:	231f      	movs	r3, #31
 8002efc:	18fb      	adds	r3, r7, r3
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b08      	cmp	r3, #8
 8002f02:	d015      	beq.n	8002f30 <UART_SetConfig+0x134>
 8002f04:	dc18      	bgt.n	8002f38 <UART_SetConfig+0x13c>
 8002f06:	2b04      	cmp	r3, #4
 8002f08:	d00d      	beq.n	8002f26 <UART_SetConfig+0x12a>
 8002f0a:	dc15      	bgt.n	8002f38 <UART_SetConfig+0x13c>
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <UART_SetConfig+0x11a>
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d005      	beq.n	8002f20 <UART_SetConfig+0x124>
 8002f14:	e010      	b.n	8002f38 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f16:	f7ff fb31 	bl	800257c <HAL_RCC_GetPCLK1Freq>
 8002f1a:	0003      	movs	r3, r0
 8002f1c:	61bb      	str	r3, [r7, #24]
        break;
 8002f1e:	e012      	b.n	8002f46 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f20:	4b55      	ldr	r3, [pc, #340]	; (8003078 <UART_SetConfig+0x27c>)
 8002f22:	61bb      	str	r3, [r7, #24]
        break;
 8002f24:	e00f      	b.n	8002f46 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f26:	f7ff fabb 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8002f2a:	0003      	movs	r3, r0
 8002f2c:	61bb      	str	r3, [r7, #24]
        break;
 8002f2e:	e00a      	b.n	8002f46 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f30:	2380      	movs	r3, #128	; 0x80
 8002f32:	021b      	lsls	r3, r3, #8
 8002f34:	61bb      	str	r3, [r7, #24]
        break;
 8002f36:	e006      	b.n	8002f46 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002f3c:	231e      	movs	r3, #30
 8002f3e:	18fb      	adds	r3, r7, r3
 8002f40:	2201      	movs	r2, #1
 8002f42:	701a      	strb	r2, [r3, #0]
        break;
 8002f44:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d100      	bne.n	8002f4e <UART_SetConfig+0x152>
 8002f4c:	e07b      	b.n	8003046 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	005a      	lsls	r2, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	085b      	lsrs	r3, r3, #1
 8002f58:	18d2      	adds	r2, r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	0019      	movs	r1, r3
 8002f60:	0010      	movs	r0, r2
 8002f62:	f7fd f8d1 	bl	8000108 <__udivsi3>
 8002f66:	0003      	movs	r3, r0
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	2b0f      	cmp	r3, #15
 8002f70:	d91c      	bls.n	8002fac <UART_SetConfig+0x1b0>
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	2380      	movs	r3, #128	; 0x80
 8002f76:	025b      	lsls	r3, r3, #9
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d217      	bcs.n	8002fac <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	200e      	movs	r0, #14
 8002f82:	183b      	adds	r3, r7, r0
 8002f84:	210f      	movs	r1, #15
 8002f86:	438a      	bics	r2, r1
 8002f88:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	085b      	lsrs	r3, r3, #1
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	2207      	movs	r2, #7
 8002f92:	4013      	ands	r3, r2
 8002f94:	b299      	uxth	r1, r3
 8002f96:	183b      	adds	r3, r7, r0
 8002f98:	183a      	adds	r2, r7, r0
 8002f9a:	8812      	ldrh	r2, [r2, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	183a      	adds	r2, r7, r0
 8002fa6:	8812      	ldrh	r2, [r2, #0]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	e04c      	b.n	8003046 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002fac:	231e      	movs	r3, #30
 8002fae:	18fb      	adds	r3, r7, r3
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	701a      	strb	r2, [r3, #0]
 8002fb4:	e047      	b.n	8003046 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002fb6:	231f      	movs	r3, #31
 8002fb8:	18fb      	adds	r3, r7, r3
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	2b08      	cmp	r3, #8
 8002fbe:	d015      	beq.n	8002fec <UART_SetConfig+0x1f0>
 8002fc0:	dc18      	bgt.n	8002ff4 <UART_SetConfig+0x1f8>
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	d00d      	beq.n	8002fe2 <UART_SetConfig+0x1e6>
 8002fc6:	dc15      	bgt.n	8002ff4 <UART_SetConfig+0x1f8>
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d002      	beq.n	8002fd2 <UART_SetConfig+0x1d6>
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d005      	beq.n	8002fdc <UART_SetConfig+0x1e0>
 8002fd0:	e010      	b.n	8002ff4 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fd2:	f7ff fad3 	bl	800257c <HAL_RCC_GetPCLK1Freq>
 8002fd6:	0003      	movs	r3, r0
 8002fd8:	61bb      	str	r3, [r7, #24]
        break;
 8002fda:	e012      	b.n	8003002 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fdc:	4b26      	ldr	r3, [pc, #152]	; (8003078 <UART_SetConfig+0x27c>)
 8002fde:	61bb      	str	r3, [r7, #24]
        break;
 8002fe0:	e00f      	b.n	8003002 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fe2:	f7ff fa5d 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8002fe6:	0003      	movs	r3, r0
 8002fe8:	61bb      	str	r3, [r7, #24]
        break;
 8002fea:	e00a      	b.n	8003002 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fec:	2380      	movs	r3, #128	; 0x80
 8002fee:	021b      	lsls	r3, r3, #8
 8002ff0:	61bb      	str	r3, [r7, #24]
        break;
 8002ff2:	e006      	b.n	8003002 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ff8:	231e      	movs	r3, #30
 8002ffa:	18fb      	adds	r3, r7, r3
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	701a      	strb	r2, [r3, #0]
        break;
 8003000:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d01e      	beq.n	8003046 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	085a      	lsrs	r2, r3, #1
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	18d2      	adds	r2, r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	0019      	movs	r1, r3
 8003018:	0010      	movs	r0, r2
 800301a:	f7fd f875 	bl	8000108 <__udivsi3>
 800301e:	0003      	movs	r3, r0
 8003020:	b29b      	uxth	r3, r3
 8003022:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	2b0f      	cmp	r3, #15
 8003028:	d909      	bls.n	800303e <UART_SetConfig+0x242>
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	2380      	movs	r3, #128	; 0x80
 800302e:	025b      	lsls	r3, r3, #9
 8003030:	429a      	cmp	r2, r3
 8003032:	d204      	bcs.n	800303e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	60da      	str	r2, [r3, #12]
 800303c:	e003      	b.n	8003046 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800303e:	231e      	movs	r3, #30
 8003040:	18fb      	adds	r3, r7, r3
 8003042:	2201      	movs	r2, #1
 8003044:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003052:	231e      	movs	r3, #30
 8003054:	18fb      	adds	r3, r7, r3
 8003056:	781b      	ldrb	r3, [r3, #0]
}
 8003058:	0018      	movs	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	b008      	add	sp, #32
 800305e:	bd80      	pop	{r7, pc}
 8003060:	ffff69f3 	.word	0xffff69f3
 8003064:	ffffcfff 	.word	0xffffcfff
 8003068:	fffff4ff 	.word	0xfffff4ff
 800306c:	40013800 	.word	0x40013800
 8003070:	40021000 	.word	0x40021000
 8003074:	40004400 	.word	0x40004400
 8003078:	007a1200 	.word	0x007a1200

0800307c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	2201      	movs	r2, #1
 800308a:	4013      	ands	r3, r2
 800308c:	d00b      	beq.n	80030a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4a4a      	ldr	r2, [pc, #296]	; (80031c0 <UART_AdvFeatureConfig+0x144>)
 8003096:	4013      	ands	r3, r2
 8003098:	0019      	movs	r1, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	2202      	movs	r2, #2
 80030ac:	4013      	ands	r3, r2
 80030ae:	d00b      	beq.n	80030c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	4a43      	ldr	r2, [pc, #268]	; (80031c4 <UART_AdvFeatureConfig+0x148>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	2204      	movs	r2, #4
 80030ce:	4013      	ands	r3, r2
 80030d0:	d00b      	beq.n	80030ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	4a3b      	ldr	r2, [pc, #236]	; (80031c8 <UART_AdvFeatureConfig+0x14c>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	2208      	movs	r2, #8
 80030f0:	4013      	ands	r3, r2
 80030f2:	d00b      	beq.n	800310c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	4a34      	ldr	r2, [pc, #208]	; (80031cc <UART_AdvFeatureConfig+0x150>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	0019      	movs	r1, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003110:	2210      	movs	r2, #16
 8003112:	4013      	ands	r3, r2
 8003114:	d00b      	beq.n	800312e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	4a2c      	ldr	r2, [pc, #176]	; (80031d0 <UART_AdvFeatureConfig+0x154>)
 800311e:	4013      	ands	r3, r2
 8003120:	0019      	movs	r1, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	2220      	movs	r2, #32
 8003134:	4013      	ands	r3, r2
 8003136:	d00b      	beq.n	8003150 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	4a25      	ldr	r2, [pc, #148]	; (80031d4 <UART_AdvFeatureConfig+0x158>)
 8003140:	4013      	ands	r3, r2
 8003142:	0019      	movs	r1, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	2240      	movs	r2, #64	; 0x40
 8003156:	4013      	ands	r3, r2
 8003158:	d01d      	beq.n	8003196 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	4a1d      	ldr	r2, [pc, #116]	; (80031d8 <UART_AdvFeatureConfig+0x15c>)
 8003162:	4013      	ands	r3, r2
 8003164:	0019      	movs	r1, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003176:	2380      	movs	r3, #128	; 0x80
 8003178:	035b      	lsls	r3, r3, #13
 800317a:	429a      	cmp	r2, r3
 800317c:	d10b      	bne.n	8003196 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	4a15      	ldr	r2, [pc, #84]	; (80031dc <UART_AdvFeatureConfig+0x160>)
 8003186:	4013      	ands	r3, r2
 8003188:	0019      	movs	r1, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	2280      	movs	r2, #128	; 0x80
 800319c:	4013      	ands	r3, r2
 800319e:	d00b      	beq.n	80031b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	4a0e      	ldr	r2, [pc, #56]	; (80031e0 <UART_AdvFeatureConfig+0x164>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	0019      	movs	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	605a      	str	r2, [r3, #4]
  }
}
 80031b8:	46c0      	nop			; (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b002      	add	sp, #8
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	fffdffff 	.word	0xfffdffff
 80031c4:	fffeffff 	.word	0xfffeffff
 80031c8:	fffbffff 	.word	0xfffbffff
 80031cc:	ffff7fff 	.word	0xffff7fff
 80031d0:	ffffefff 	.word	0xffffefff
 80031d4:	ffffdfff 	.word	0xffffdfff
 80031d8:	ffefffff 	.word	0xffefffff
 80031dc:	ff9fffff 	.word	0xff9fffff
 80031e0:	fff7ffff 	.word	0xfff7ffff

080031e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2280      	movs	r2, #128	; 0x80
 80031f0:	2100      	movs	r1, #0
 80031f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80031f4:	f7fd fcfa 	bl	8000bec <HAL_GetTick>
 80031f8:	0003      	movs	r3, r0
 80031fa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2208      	movs	r2, #8
 8003204:	4013      	ands	r3, r2
 8003206:	2b08      	cmp	r3, #8
 8003208:	d10c      	bne.n	8003224 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2280      	movs	r2, #128	; 0x80
 800320e:	0391      	lsls	r1, r2, #14
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	4a17      	ldr	r2, [pc, #92]	; (8003270 <UART_CheckIdleState+0x8c>)
 8003214:	9200      	str	r2, [sp, #0]
 8003216:	2200      	movs	r2, #0
 8003218:	f000 f82c 	bl	8003274 <UART_WaitOnFlagUntilTimeout>
 800321c:	1e03      	subs	r3, r0, #0
 800321e:	d001      	beq.n	8003224 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e021      	b.n	8003268 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2204      	movs	r2, #4
 800322c:	4013      	ands	r3, r2
 800322e:	2b04      	cmp	r3, #4
 8003230:	d10c      	bne.n	800324c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2280      	movs	r2, #128	; 0x80
 8003236:	03d1      	lsls	r1, r2, #15
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	4a0d      	ldr	r2, [pc, #52]	; (8003270 <UART_CheckIdleState+0x8c>)
 800323c:	9200      	str	r2, [sp, #0]
 800323e:	2200      	movs	r2, #0
 8003240:	f000 f818 	bl	8003274 <UART_WaitOnFlagUntilTimeout>
 8003244:	1e03      	subs	r3, r0, #0
 8003246:	d001      	beq.n	800324c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e00d      	b.n	8003268 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2220      	movs	r2, #32
 8003250:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2220      	movs	r2, #32
 8003256:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2274      	movs	r2, #116	; 0x74
 8003262:	2100      	movs	r1, #0
 8003264:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	0018      	movs	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	b004      	add	sp, #16
 800326e:	bd80      	pop	{r7, pc}
 8003270:	01ffffff 	.word	0x01ffffff

08003274 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b094      	sub	sp, #80	; 0x50
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	603b      	str	r3, [r7, #0]
 8003280:	1dfb      	adds	r3, r7, #7
 8003282:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003284:	e0a3      	b.n	80033ce <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003286:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003288:	3301      	adds	r3, #1
 800328a:	d100      	bne.n	800328e <UART_WaitOnFlagUntilTimeout+0x1a>
 800328c:	e09f      	b.n	80033ce <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800328e:	f7fd fcad 	bl	8000bec <HAL_GetTick>
 8003292:	0002      	movs	r2, r0
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800329a:	429a      	cmp	r2, r3
 800329c:	d302      	bcc.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800329e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d13d      	bne.n	8003320 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032a4:	f3ef 8310 	mrs	r3, PRIMASK
 80032a8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80032aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032ac:	647b      	str	r3, [r7, #68]	; 0x44
 80032ae:	2301      	movs	r3, #1
 80032b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032b4:	f383 8810 	msr	PRIMASK, r3
}
 80032b8:	46c0      	nop			; (mov r8, r8)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	494c      	ldr	r1, [pc, #304]	; (80033f8 <UART_WaitOnFlagUntilTimeout+0x184>)
 80032c6:	400a      	ands	r2, r1
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032cc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d0:	f383 8810 	msr	PRIMASK, r3
}
 80032d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032d6:	f3ef 8310 	mrs	r3, PRIMASK
 80032da:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80032dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032de:	643b      	str	r3, [r7, #64]	; 0x40
 80032e0:	2301      	movs	r3, #1
 80032e2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032e6:	f383 8810 	msr	PRIMASK, r3
}
 80032ea:	46c0      	nop			; (mov r8, r8)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2101      	movs	r1, #1
 80032f8:	438a      	bics	r2, r1
 80032fa:	609a      	str	r2, [r3, #8]
 80032fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003302:	f383 8810 	msr	PRIMASK, r3
}
 8003306:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2220      	movs	r2, #32
 800330c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2220      	movs	r2, #32
 8003312:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2274      	movs	r2, #116	; 0x74
 8003318:	2100      	movs	r1, #0
 800331a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e067      	b.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2204      	movs	r2, #4
 8003328:	4013      	ands	r3, r2
 800332a:	d050      	beq.n	80033ce <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	69da      	ldr	r2, [r3, #28]
 8003332:	2380      	movs	r3, #128	; 0x80
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	401a      	ands	r2, r3
 8003338:	2380      	movs	r3, #128	; 0x80
 800333a:	011b      	lsls	r3, r3, #4
 800333c:	429a      	cmp	r2, r3
 800333e:	d146      	bne.n	80033ce <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2280      	movs	r2, #128	; 0x80
 8003346:	0112      	lsls	r2, r2, #4
 8003348:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800334a:	f3ef 8310 	mrs	r3, PRIMASK
 800334e:	613b      	str	r3, [r7, #16]
  return(result);
 8003350:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003352:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003354:	2301      	movs	r3, #1
 8003356:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	f383 8810 	msr	PRIMASK, r3
}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4923      	ldr	r1, [pc, #140]	; (80033f8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800336c:	400a      	ands	r2, r1
 800336e:	601a      	str	r2, [r3, #0]
 8003370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003372:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	f383 8810 	msr	PRIMASK, r3
}
 800337a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800337c:	f3ef 8310 	mrs	r3, PRIMASK
 8003380:	61fb      	str	r3, [r7, #28]
  return(result);
 8003382:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003384:	64bb      	str	r3, [r7, #72]	; 0x48
 8003386:	2301      	movs	r3, #1
 8003388:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	f383 8810 	msr	PRIMASK, r3
}
 8003390:	46c0      	nop			; (mov r8, r8)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2101      	movs	r1, #1
 800339e:	438a      	bics	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]
 80033a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033a4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a8:	f383 8810 	msr	PRIMASK, r3
}
 80033ac:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2220      	movs	r2, #32
 80033b2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2220      	movs	r2, #32
 80033b8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2280      	movs	r2, #128	; 0x80
 80033be:	2120      	movs	r1, #32
 80033c0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2274      	movs	r2, #116	; 0x74
 80033c6:	2100      	movs	r1, #0
 80033c8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e010      	b.n	80033f0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	69db      	ldr	r3, [r3, #28]
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	4013      	ands	r3, r2
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	425a      	negs	r2, r3
 80033de:	4153      	adcs	r3, r2
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	001a      	movs	r2, r3
 80033e4:	1dfb      	adds	r3, r7, #7
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d100      	bne.n	80033ee <UART_WaitOnFlagUntilTimeout+0x17a>
 80033ec:	e74b      	b.n	8003286 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	0018      	movs	r0, r3
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b014      	add	sp, #80	; 0x50
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	fffffe5f 	.word	0xfffffe5f

080033fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b090      	sub	sp, #64	; 0x40
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	1dbb      	adds	r3, r7, #6
 8003408:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	68ba      	ldr	r2, [r7, #8]
 800340e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	1dba      	adds	r2, r7, #6
 8003414:	2158      	movs	r1, #88	; 0x58
 8003416:	8812      	ldrh	r2, [r2, #0]
 8003418:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2280      	movs	r2, #128	; 0x80
 800341e:	2100      	movs	r1, #0
 8003420:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2222      	movs	r2, #34	; 0x22
 8003426:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800342c:	2b00      	cmp	r3, #0
 800342e:	d02b      	beq.n	8003488 <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003434:	4a3f      	ldr	r2, [pc, #252]	; (8003534 <UART_Start_Receive_DMA+0x138>)
 8003436:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800343c:	4a3e      	ldr	r2, [pc, #248]	; (8003538 <UART_Start_Receive_DMA+0x13c>)
 800343e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003444:	4a3d      	ldr	r2, [pc, #244]	; (800353c <UART_Start_Receive_DMA+0x140>)
 8003446:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344c:	2200      	movs	r2, #0
 800344e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	3324      	adds	r3, #36	; 0x24
 800345a:	0019      	movs	r1, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003460:	001a      	movs	r2, r3
 8003462:	1dbb      	adds	r3, r7, #6
 8003464:	881b      	ldrh	r3, [r3, #0]
 8003466:	f7fd fd15 	bl	8000e94 <HAL_DMA_Start_IT>
 800346a:	1e03      	subs	r3, r0, #0
 800346c:	d00c      	beq.n	8003488 <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2280      	movs	r2, #128	; 0x80
 8003472:	2110      	movs	r1, #16
 8003474:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2274      	movs	r2, #116	; 0x74
 800347a:	2100      	movs	r1, #0
 800347c:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2220      	movs	r2, #32
 8003482:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e050      	b.n	800352a <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2274      	movs	r2, #116	; 0x74
 800348c:	2100      	movs	r1, #0
 800348e:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003490:	f3ef 8310 	mrs	r3, PRIMASK
 8003494:	613b      	str	r3, [r7, #16]
  return(result);
 8003496:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003498:	63fb      	str	r3, [r7, #60]	; 0x3c
 800349a:	2301      	movs	r3, #1
 800349c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f383 8810 	msr	PRIMASK, r3
}
 80034a4:	46c0      	nop			; (mov r8, r8)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2180      	movs	r1, #128	; 0x80
 80034b2:	0049      	lsls	r1, r1, #1
 80034b4:	430a      	orrs	r2, r1
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034ba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	f383 8810 	msr	PRIMASK, r3
}
 80034c2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c4:	f3ef 8310 	mrs	r3, PRIMASK
 80034c8:	61fb      	str	r3, [r7, #28]
  return(result);
 80034ca:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80034ce:	2301      	movs	r3, #1
 80034d0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d2:	6a3b      	ldr	r3, [r7, #32]
 80034d4:	f383 8810 	msr	PRIMASK, r3
}
 80034d8:	46c0      	nop			; (mov r8, r8)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2101      	movs	r1, #1
 80034e6:	430a      	orrs	r2, r1
 80034e8:	609a      	str	r2, [r3, #8]
 80034ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f0:	f383 8810 	msr	PRIMASK, r3
}
 80034f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034f6:	f3ef 8310 	mrs	r3, PRIMASK
 80034fa:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80034fc:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034fe:	637b      	str	r3, [r7, #52]	; 0x34
 8003500:	2301      	movs	r3, #1
 8003502:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003506:	f383 8810 	msr	PRIMASK, r3
}
 800350a:	46c0      	nop			; (mov r8, r8)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689a      	ldr	r2, [r3, #8]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2140      	movs	r1, #64	; 0x40
 8003518:	430a      	orrs	r2, r1
 800351a:	609a      	str	r2, [r3, #8]
 800351c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800351e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003522:	f383 8810 	msr	PRIMASK, r3
}
 8003526:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	0018      	movs	r0, r3
 800352c:	46bd      	mov	sp, r7
 800352e:	b010      	add	sp, #64	; 0x40
 8003530:	bd80      	pop	{r7, pc}
 8003532:	46c0      	nop			; (mov r8, r8)
 8003534:	0800364d 	.word	0x0800364d
 8003538:	08003771 	.word	0x08003771
 800353c:	080037ad 	.word	0x080037ad

08003540 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b086      	sub	sp, #24
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003548:	f3ef 8310 	mrs	r3, PRIMASK
 800354c:	60bb      	str	r3, [r7, #8]
  return(result);
 800354e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003550:	617b      	str	r3, [r7, #20]
 8003552:	2301      	movs	r3, #1
 8003554:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f383 8810 	msr	PRIMASK, r3
}
 800355c:	46c0      	nop			; (mov r8, r8)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	21c0      	movs	r1, #192	; 0xc0
 800356a:	438a      	bics	r2, r1
 800356c:	601a      	str	r2, [r3, #0]
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f383 8810 	msr	PRIMASK, r3
}
 8003578:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2220      	movs	r2, #32
 800357e:	679a      	str	r2, [r3, #120]	; 0x78
}
 8003580:	46c0      	nop			; (mov r8, r8)
 8003582:	46bd      	mov	sp, r7
 8003584:	b006      	add	sp, #24
 8003586:	bd80      	pop	{r7, pc}

08003588 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08e      	sub	sp, #56	; 0x38
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003590:	f3ef 8310 	mrs	r3, PRIMASK
 8003594:	617b      	str	r3, [r7, #20]
  return(result);
 8003596:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003598:	637b      	str	r3, [r7, #52]	; 0x34
 800359a:	2301      	movs	r3, #1
 800359c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	f383 8810 	msr	PRIMASK, r3
}
 80035a4:	46c0      	nop			; (mov r8, r8)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4925      	ldr	r1, [pc, #148]	; (8003648 <UART_EndRxTransfer+0xc0>)
 80035b2:	400a      	ands	r2, r1
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	f383 8810 	msr	PRIMASK, r3
}
 80035c0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035c2:	f3ef 8310 	mrs	r3, PRIMASK
 80035c6:	623b      	str	r3, [r7, #32]
  return(result);
 80035c8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ca:	633b      	str	r3, [r7, #48]	; 0x30
 80035cc:	2301      	movs	r3, #1
 80035ce:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d2:	f383 8810 	msr	PRIMASK, r3
}
 80035d6:	46c0      	nop			; (mov r8, r8)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2101      	movs	r1, #1
 80035e4:	438a      	bics	r2, r1
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ea:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ee:	f383 8810 	msr	PRIMASK, r3
}
 80035f2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d118      	bne.n	800362e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035fc:	f3ef 8310 	mrs	r3, PRIMASK
 8003600:	60bb      	str	r3, [r7, #8]
  return(result);
 8003602:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003604:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003606:	2301      	movs	r3, #1
 8003608:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f383 8810 	msr	PRIMASK, r3
}
 8003610:	46c0      	nop			; (mov r8, r8)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2110      	movs	r1, #16
 800361e:	438a      	bics	r2, r1
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003624:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	f383 8810 	msr	PRIMASK, r3
}
 800362c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2220      	movs	r2, #32
 8003632:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003640:	46c0      	nop			; (mov r8, r8)
 8003642:	46bd      	mov	sp, r7
 8003644:	b00e      	add	sp, #56	; 0x38
 8003646:	bd80      	pop	{r7, pc}
 8003648:	fffffedf 	.word	0xfffffedf

0800364c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b094      	sub	sp, #80	; 0x50
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003658:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	2b20      	cmp	r3, #32
 8003660:	d06e      	beq.n	8003740 <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 8003662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003664:	225a      	movs	r2, #90	; 0x5a
 8003666:	2100      	movs	r1, #0
 8003668:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800366a:	f3ef 8310 	mrs	r3, PRIMASK
 800366e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003670:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003672:	64bb      	str	r3, [r7, #72]	; 0x48
 8003674:	2301      	movs	r3, #1
 8003676:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	f383 8810 	msr	PRIMASK, r3
}
 800367e:	46c0      	nop			; (mov r8, r8)
 8003680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4938      	ldr	r1, [pc, #224]	; (800376c <UART_DMAReceiveCplt+0x120>)
 800368c:	400a      	ands	r2, r1
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003692:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	f383 8810 	msr	PRIMASK, r3
}
 800369a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800369c:	f3ef 8310 	mrs	r3, PRIMASK
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a4:	647b      	str	r3, [r7, #68]	; 0x44
 80036a6:	2301      	movs	r3, #1
 80036a8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ac:	f383 8810 	msr	PRIMASK, r3
}
 80036b0:	46c0      	nop			; (mov r8, r8)
 80036b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2101      	movs	r1, #1
 80036be:	438a      	bics	r2, r1
 80036c0:	609a      	str	r2, [r3, #8]
 80036c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c8:	f383 8810 	msr	PRIMASK, r3
}
 80036cc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ce:	f3ef 8310 	mrs	r3, PRIMASK
 80036d2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80036d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036d6:	643b      	str	r3, [r7, #64]	; 0x40
 80036d8:	2301      	movs	r3, #1
 80036da:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036de:	f383 8810 	msr	PRIMASK, r3
}
 80036e2:	46c0      	nop			; (mov r8, r8)
 80036e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2140      	movs	r1, #64	; 0x40
 80036f0:	438a      	bics	r2, r1
 80036f2:	609a      	str	r2, [r3, #8]
 80036f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036f6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036fa:	f383 8810 	msr	PRIMASK, r3
}
 80036fe:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003700:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003702:	2220      	movs	r2, #32
 8003704:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003706:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800370a:	2b01      	cmp	r3, #1
 800370c:	d118      	bne.n	8003740 <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800370e:	f3ef 8310 	mrs	r3, PRIMASK
 8003712:	60fb      	str	r3, [r7, #12]
  return(result);
 8003714:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003716:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003718:	2301      	movs	r3, #1
 800371a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	f383 8810 	msr	PRIMASK, r3
}
 8003722:	46c0      	nop			; (mov r8, r8)
 8003724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2110      	movs	r1, #16
 8003730:	438a      	bics	r2, r1
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003736:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f383 8810 	msr	PRIMASK, r3
}
 800373e:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003744:	2b01      	cmp	r3, #1
 8003746:	d108      	bne.n	800375a <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800374a:	2258      	movs	r2, #88	; 0x58
 800374c:	5a9a      	ldrh	r2, [r3, r2]
 800374e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003750:	0011      	movs	r1, r2
 8003752:	0018      	movs	r0, r3
 8003754:	f7fc fe6a 	bl	800042c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003758:	e003      	b.n	8003762 <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 800375a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800375c:	0018      	movs	r0, r3
 800375e:	f7ff fb35 	bl	8002dcc <HAL_UART_RxCpltCallback>
}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	46bd      	mov	sp, r7
 8003766:	b014      	add	sp, #80	; 0x50
 8003768:	bd80      	pop	{r7, pc}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	fffffeff 	.word	0xfffffeff

08003770 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003782:	2b01      	cmp	r3, #1
 8003784:	d10a      	bne.n	800379c <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2258      	movs	r2, #88	; 0x58
 800378a:	5a9b      	ldrh	r3, [r3, r2]
 800378c:	085b      	lsrs	r3, r3, #1
 800378e:	b29a      	uxth	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	0011      	movs	r1, r2
 8003794:	0018      	movs	r0, r3
 8003796:	f7fc fe49 	bl	800042c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800379a:	e003      	b.n	80037a4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	0018      	movs	r0, r3
 80037a0:	f7ff fb1c 	bl	8002ddc <HAL_UART_RxHalfCpltCallback>
}
 80037a4:	46c0      	nop			; (mov r8, r8)
 80037a6:	46bd      	mov	sp, r7
 80037a8:	b004      	add	sp, #16
 80037aa:	bd80      	pop	{r7, pc}

080037ac <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037be:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037c4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	2280      	movs	r2, #128	; 0x80
 80037ce:	4013      	ands	r3, r2
 80037d0:	2b80      	cmp	r3, #128	; 0x80
 80037d2:	d10a      	bne.n	80037ea <UART_DMAError+0x3e>
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	2b21      	cmp	r3, #33	; 0x21
 80037d8:	d107      	bne.n	80037ea <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	2252      	movs	r2, #82	; 0x52
 80037de:	2100      	movs	r1, #0
 80037e0:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	0018      	movs	r0, r3
 80037e6:	f7ff feab 	bl	8003540 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	2240      	movs	r2, #64	; 0x40
 80037f2:	4013      	ands	r3, r2
 80037f4:	2b40      	cmp	r3, #64	; 0x40
 80037f6:	d10a      	bne.n	800380e <UART_DMAError+0x62>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b22      	cmp	r3, #34	; 0x22
 80037fc:	d107      	bne.n	800380e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	225a      	movs	r2, #90	; 0x5a
 8003802:	2100      	movs	r1, #0
 8003804:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	0018      	movs	r0, r3
 800380a:	f7ff febd 	bl	8003588 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	2280      	movs	r2, #128	; 0x80
 8003812:	589b      	ldr	r3, [r3, r2]
 8003814:	2210      	movs	r2, #16
 8003816:	431a      	orrs	r2, r3
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	2180      	movs	r1, #128	; 0x80
 800381c:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	0018      	movs	r0, r3
 8003822:	f7ff fae3 	bl	8002dec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003826:	46c0      	nop			; (mov r8, r8)
 8003828:	46bd      	mov	sp, r7
 800382a:	b006      	add	sp, #24
 800382c:	bd80      	pop	{r7, pc}

0800382e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b084      	sub	sp, #16
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	225a      	movs	r2, #90	; 0x5a
 8003840:	2100      	movs	r1, #0
 8003842:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2252      	movs	r2, #82	; 0x52
 8003848:	2100      	movs	r1, #0
 800384a:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	0018      	movs	r0, r3
 8003850:	f7ff facc 	bl	8002dec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003854:	46c0      	nop			; (mov r8, r8)
 8003856:	46bd      	mov	sp, r7
 8003858:	b004      	add	sp, #16
 800385a:	bd80      	pop	{r7, pc}

0800385c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003864:	f3ef 8310 	mrs	r3, PRIMASK
 8003868:	60bb      	str	r3, [r7, #8]
  return(result);
 800386a:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800386c:	617b      	str	r3, [r7, #20]
 800386e:	2301      	movs	r3, #1
 8003870:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f383 8810 	msr	PRIMASK, r3
}
 8003878:	46c0      	nop			; (mov r8, r8)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2140      	movs	r1, #64	; 0x40
 8003886:	438a      	bics	r2, r1
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	f383 8810 	msr	PRIMASK, r3
}
 8003894:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2220      	movs	r2, #32
 800389a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	0018      	movs	r0, r3
 80038a6:	f7ff fa89 	bl	8002dbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	46bd      	mov	sp, r7
 80038ae:	b006      	add	sp, #24
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	46bd      	mov	sp, r7
 80038be:	b002      	add	sp, #8
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038c2:	b5b0      	push	{r4, r5, r7, lr}
 80038c4:	b08a      	sub	sp, #40	; 0x28
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	1dbb      	adds	r3, r7, #6
 80038ce:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038d4:	2b20      	cmp	r3, #32
 80038d6:	d15e      	bne.n	8003996 <HAL_UARTEx_ReceiveToIdle_DMA+0xd4>
  {
    if ((pData == NULL) || (Size == 0U))
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80038de:	1dbb      	adds	r3, r7, #6
 80038e0:	881b      	ldrh	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e056      	b.n	8003998 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	2380      	movs	r3, #128	; 0x80
 80038f0:	015b      	lsls	r3, r3, #5
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d109      	bne.n	800390a <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d105      	bne.n	800390a <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	2201      	movs	r2, #1
 8003902:	4013      	ands	r3, r2
 8003904:	d001      	beq.n	800390a <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
      {
        return  HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e046      	b.n	8003998 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
      }
    }

    __HAL_LOCK(huart);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2274      	movs	r2, #116	; 0x74
 800390e:	5c9b      	ldrb	r3, [r3, r2]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d101      	bne.n	8003918 <HAL_UARTEx_ReceiveToIdle_DMA+0x56>
 8003914:	2302      	movs	r3, #2
 8003916:	e03f      	b.n	8003998 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2274      	movs	r2, #116	; 0x74
 800391c:	2101      	movs	r1, #1
 800391e:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2201      	movs	r2, #1
 8003924:	661a      	str	r2, [r3, #96]	; 0x60

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003926:	2527      	movs	r5, #39	; 0x27
 8003928:	197c      	adds	r4, r7, r5
 800392a:	1dbb      	adds	r3, r7, #6
 800392c:	881a      	ldrh	r2, [r3, #0]
 800392e:	68b9      	ldr	r1, [r7, #8]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	0018      	movs	r0, r3
 8003934:	f7ff fd62 	bl	80033fc <UART_Start_Receive_DMA>
 8003938:	0003      	movs	r3, r0
 800393a:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800393c:	197b      	adds	r3, r7, r5
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d124      	bne.n	800398e <HAL_UARTEx_ReceiveToIdle_DMA+0xcc>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003948:	2b01      	cmp	r3, #1
 800394a:	d11c      	bne.n	8003986 <HAL_UARTEx_ReceiveToIdle_DMA+0xc4>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2210      	movs	r2, #16
 8003952:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003954:	f3ef 8310 	mrs	r3, PRIMASK
 8003958:	617b      	str	r3, [r7, #20]
  return(result);
 800395a:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800395c:	623b      	str	r3, [r7, #32]
 800395e:	2301      	movs	r3, #1
 8003960:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	f383 8810 	msr	PRIMASK, r3
}
 8003968:	46c0      	nop			; (mov r8, r8)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2110      	movs	r1, #16
 8003976:	430a      	orrs	r2, r1
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	6a3b      	ldr	r3, [r7, #32]
 800397c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	f383 8810 	msr	PRIMASK, r3
}
 8003984:	e003      	b.n	800398e <HAL_UARTEx_ReceiveToIdle_DMA+0xcc>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003986:	2327      	movs	r3, #39	; 0x27
 8003988:	18fb      	adds	r3, r7, r3
 800398a:	2201      	movs	r2, #1
 800398c:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 800398e:	2327      	movs	r3, #39	; 0x27
 8003990:	18fb      	adds	r3, r7, r3
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	e000      	b.n	8003998 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 8003996:	2302      	movs	r3, #2
  }
}
 8003998:	0018      	movs	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	b00a      	add	sp, #40	; 0x28
 800399e:	bdb0      	pop	{r4, r5, r7, pc}

080039a0 <__libc_init_array>:
 80039a0:	b570      	push	{r4, r5, r6, lr}
 80039a2:	2600      	movs	r6, #0
 80039a4:	4d0c      	ldr	r5, [pc, #48]	; (80039d8 <__libc_init_array+0x38>)
 80039a6:	4c0d      	ldr	r4, [pc, #52]	; (80039dc <__libc_init_array+0x3c>)
 80039a8:	1b64      	subs	r4, r4, r5
 80039aa:	10a4      	asrs	r4, r4, #2
 80039ac:	42a6      	cmp	r6, r4
 80039ae:	d109      	bne.n	80039c4 <__libc_init_array+0x24>
 80039b0:	2600      	movs	r6, #0
 80039b2:	f000 f821 	bl	80039f8 <_init>
 80039b6:	4d0a      	ldr	r5, [pc, #40]	; (80039e0 <__libc_init_array+0x40>)
 80039b8:	4c0a      	ldr	r4, [pc, #40]	; (80039e4 <__libc_init_array+0x44>)
 80039ba:	1b64      	subs	r4, r4, r5
 80039bc:	10a4      	asrs	r4, r4, #2
 80039be:	42a6      	cmp	r6, r4
 80039c0:	d105      	bne.n	80039ce <__libc_init_array+0x2e>
 80039c2:	bd70      	pop	{r4, r5, r6, pc}
 80039c4:	00b3      	lsls	r3, r6, #2
 80039c6:	58eb      	ldr	r3, [r5, r3]
 80039c8:	4798      	blx	r3
 80039ca:	3601      	adds	r6, #1
 80039cc:	e7ee      	b.n	80039ac <__libc_init_array+0xc>
 80039ce:	00b3      	lsls	r3, r6, #2
 80039d0:	58eb      	ldr	r3, [r5, r3]
 80039d2:	4798      	blx	r3
 80039d4:	3601      	adds	r6, #1
 80039d6:	e7f2      	b.n	80039be <__libc_init_array+0x1e>
 80039d8:	08003a48 	.word	0x08003a48
 80039dc:	08003a48 	.word	0x08003a48
 80039e0:	08003a48 	.word	0x08003a48
 80039e4:	08003a4c 	.word	0x08003a4c

080039e8 <memset>:
 80039e8:	0003      	movs	r3, r0
 80039ea:	1882      	adds	r2, r0, r2
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d100      	bne.n	80039f2 <memset+0xa>
 80039f0:	4770      	bx	lr
 80039f2:	7019      	strb	r1, [r3, #0]
 80039f4:	3301      	adds	r3, #1
 80039f6:	e7f9      	b.n	80039ec <memset+0x4>

080039f8 <_init>:
 80039f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039fa:	46c0      	nop			; (mov r8, r8)
 80039fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fe:	bc08      	pop	{r3}
 8003a00:	469e      	mov	lr, r3
 8003a02:	4770      	bx	lr

08003a04 <_fini>:
 8003a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a0a:	bc08      	pop	{r3}
 8003a0c:	469e      	mov	lr, r3
 8003a0e:	4770      	bx	lr
