# ERROR: No extended dataflow license exists
# vsim top.mpf 
# Start time: 13:46:27 on Apr 12,2020
# ** Error (suppressible): (vsim-19) Failed to access library 'top' at "top".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 13:46:28 on Apr 12,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:31 on Apr 12,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 13:46:31 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 13:46:31 on Apr 12,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../../../src/top.v(310): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/ball File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(329): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(329): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(348): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(348): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(366): [PCDPC] - Port size (6) does not match connection size (7) for port 'en'. The port definition is at: ../../../src/VGA/cpu_vga_interface.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/interface File: ../../../src/VGA/cpu_vga_interface.v
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
add wave -position 32  sim:/tb/top/image_loader/img_load_done
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/peter/microForth/hw/fpga/sim/top/run/wave.do
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:25 on Apr 12,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 13:47:25 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:47:26 on Apr 12,2020, Elapsed time: 0:00:55
# Errors: 0, Warnings: 7
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 13:47:26 on Apr 12,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../../../src/top.v(310): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/ball File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(329): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(329): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(348): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(348): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(366): [PCDPC] - Port size (6) does not match connection size (7) for port 'en'. The port definition is at: ../../../src/VGA/cpu_vga_interface.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/interface File: ../../../src/VGA/cpu_vga_interface.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:37 on Apr 12,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 13:48:37 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:48:37 on Apr 12,2020, Elapsed time: 0:01:11
# Errors: 0, Warnings: 8
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 13:48:37 on Apr 12,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../../../src/top.v(310): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/ball File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(329): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(329): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(348): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(348): [PCDPC] - Port size (12) does not match connection size (16) for port 'h_addr'. The port definition is at: ../../../src/VGA/PongSprite.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(366): [PCDPC] - Port size (6) does not match connection size (7) for port 'en'. The port definition is at: ../../../src/VGA/cpu_vga_interface.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/interface File: ../../../src/VGA/cpu_vga_interface.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
