{
    "code": "module TopModule (\n    input  logic clk,\n    input  logic load,\n    input  logic [1:0] ena,\n    input  logic [99:0] data,\n    output logic [99:0] q\n);\n\n    logic [99:0] reg_q;\n\n    always @(posedge clk) begin\n        if (load) begin\n            reg_q <= data;\n        end else begin\n            case (ena)\n                2'b01: reg_q <= {reg_q[0], reg_q[99:1]}; // Rotate right\n                2'b10: reg_q <= {reg_q[98:0], reg_q[99]}; // Rotate left\n                default: reg_q <= reg_q; // No rotation\n            endcase\n        end\n    end\n\n    assign q = reg_q;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}