// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "01/28/2025 02:23:02"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	cy_slrd,
	cy_pa0,
	cy_ifclk,
	i2c_scl,
	i2c_sda,
	cy_flagc,
	cy_pa7,
	aud_ck_delay_in,
	aud_ckin,
	sram_io,
	cy_fd,
	cy_sloe,
	cy_slwr,
	led1,
	led2,
	led3,
	led4,
	led5,
	led6,
	sram_we_n,
	sram_oe_n,
	sram_ub_n,
	sram_lb_n,
	sram_ce_n,
	aud_cksel,
	i2s_sck,
	i2s_ws,
	i2s_sd,
	cy_pa1,
	i2s_mck,
	aud_ckout,
	codec_rst_n,
	cy_pa6,
	data_req,
	data_ok,
	cy_fifoadr,
	sram_addr);
output 	cy_slrd;
input 	cy_pa0;
input 	cy_ifclk;
input 	i2c_scl;
inout 	i2c_sda;
input 	cy_flagc;
input 	cy_pa7;
input 	aud_ck_delay_in;
input 	aud_ckin;
inout 	[15:0] sram_io;
inout 	[15:0] cy_fd;
output 	cy_sloe;
output 	cy_slwr;
output 	led1;
output 	led2;
output 	led3;
output 	led4;
output 	led5;
output 	led6;
output 	sram_we_n;
output 	sram_oe_n;
output 	sram_ub_n;
output 	sram_lb_n;
output 	sram_ce_n;
output 	aud_cksel;
output 	i2s_sck;
output 	i2s_ws;
output 	i2s_sd;
output 	cy_pa1;
output 	i2s_mck;
output 	aud_ckout;
output 	codec_rst_n;
input 	cy_pa6;
output 	data_req;
output 	data_ok;
output 	[1:0] cy_fifoadr;
output 	[17:0] sram_addr;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst25|mem[1][6]~regout ;
wire \inst25|mem[0][2]~regout ;
wire \inst25|mem[0][0]~regout ;
wire \inst1|rd_req_det|q1~regout ;
wire \inst1|LessThan0~6 ;
wire \inst1|LessThan0~11 ;
wire \inst24|sda_edge_det|q1~regout ;
wire \inst2|reset_edge_det|q1~regout ;
wire \inst1|LessThan0~16 ;
wire \inst1|LessThan0~21 ;
wire \inst1|LessThan0~26 ;
wire \inst1|LessThan0~31 ;
wire \inst1|LessThan0~36 ;
wire \inst1|LessThan0~41 ;
wire \inst1|LessThan0~46 ;
wire \inst1|LessThan0~51 ;
wire \inst1|LessThan0~56 ;
wire \inst1|LessThan0~61 ;
wire \inst1|LessThan0~66 ;
wire \inst1|LessThan0~71 ;
wire \inst1|LessThan0~76 ;
wire \inst1|LessThan0~81 ;
wire \i2c_sda~0 ;
wire \sram_io~0 ;
wire \sram_io~1 ;
wire \sram_io~2 ;
wire \sram_io~3 ;
wire \sram_io~4 ;
wire \sram_io~5 ;
wire \sram_io~6 ;
wire \sram_io~7 ;
wire \sram_io~8 ;
wire \sram_io~9 ;
wire \sram_io~10 ;
wire \sram_io~11 ;
wire \sram_io~12 ;
wire \sram_io~13 ;
wire \sram_io~14 ;
wire \sram_io~15 ;
wire \cy_fd~0 ;
wire \cy_fd~1 ;
wire \cy_fd~2 ;
wire \cy_fd~3 ;
wire \cy_fd~4 ;
wire \cy_fd~5 ;
wire \cy_fd~6 ;
wire \cy_fd~7 ;
wire \cy_fd~8 ;
wire \cy_fd~9 ;
wire \cy_fd~10 ;
wire \cy_fd~11 ;
wire \cy_fd~12 ;
wire \cy_fd~13 ;
wire \cy_fd~14 ;
wire \cy_fd~15 ;
wire \cy_ifclk~combout ;
wire \cy_flagc~combout ;
wire \cy_pa7~combout ;
wire \cy_pa0~combout ;
wire \i2c_scl~combout ;
wire \inst24|scl_edge_det|q0~regout ;
wire \inst24|scl_edge_det|q1~regout ;
wire \inst24|Selector1~1_combout ;
wire \inst24|sda_edge_det|q0~regout ;
wire \inst24|Selector1~0 ;
wire \inst24|scl_edge_det|out ;
wire \inst24|Selector5~0_combout ;
wire \inst24|state.STATE_REG_ADDR~regout ;
wire \inst24|state.STATE_RX_DATA~regout ;
wire \inst24|next_ack~0_combout ;
wire \inst24|Equal0~1 ;
wire \inst24|Equal0~0 ;
wire \inst24|Equal0~2 ;
wire \inst24|next_state~6_combout ;
wire \inst24|Selector3~0_combout ;
wire \inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout ;
wire \inst24|Selector0~0_combout ;
wire \inst24|state.STATE_IDLE~regout ;
wire \inst24|state.STATE_WAIT~regout ;
wire \inst24|Selector2~0_combout ;
wire \inst24|state.STATE_DEV_ADDR~regout ;
wire \inst24|data[0]~4_combout ;
wire \inst24|Add0~0_combout ;
wire \inst24|next_ack~1_combout ;
wire \inst24|Selector6~4_combout ;
wire \inst24|Selector16~0_combout ;
wire \inst24|Selector16~1_combout ;
wire \inst24|ack~regout ;
wire \inst24|Selector6~5_combout ;
wire \inst24|Selector17~0_combout ;
wire \inst24|write_req_reg~regout ;
wire \inst24|next_addr~1_combout ;
wire \inst24|Selector17~2_combout ;
wire \inst24|write_req_det|q0~regout ;
wire \inst24|Add2~1_combout ;
wire \inst24|Selector17~1_combout ;
wire \inst24|write_req_det|q1~regout ;
wire \inst24|write_req_det|out ;
wire \inst24|Add1~0 ;
wire \inst24|Add2~0_combout ;
wire \inst25|Decoder0~6_combout ;
wire \inst25|fx2if_rst_n ;
wire \inst9|write_req_det|out ;
wire \inst9|state.STATE_TRANSITION~regout ;
wire \inst9|state.STATE_WRITE~regout ;
wire \inst9|Selector2~4_combout ;
wire \inst9|state.STATE_IDLE~regout ;
wire \inst9|state.STATE_READ~regout ;
wire \inst9|write_req_det|q1~regout ;
wire \inst9|write_req_det|q0~regout ;
wire \inst9|data_out_valid~0 ;
wire \inst25|Decoder0~4 ;
wire \inst25|mem[5][0]~regout ;
wire \inst15|Equal1~1_combout ;
wire \inst15|Equal1~0_combout ;
wire \inst15|Equal1~2_combout ;
wire \inst15|Equal0~1_combout ;
wire \inst15|Equal0~0_combout ;
wire \inst15|Equal0~2_combout ;
wire \inst25|buf_rst_n ;
wire \inst15|state.STATE_MARKER_1_1~regout ;
wire \inst15|state.STATE_SKIP_0_0~regout ;
wire \inst15|WideOr0~0 ;
wire \inst15|Selector0~1_combout ;
wire \inst15|Selector0~2_combout ;
wire \inst15|state.STATE_SUCCESS~regout ;
wire \inst15|Selector12~0 ;
wire \inst15|Selector12~1_combout ;
wire \inst15|Add0~2_combout ;
wire \inst15|Add0~0_combout ;
wire \inst15|Add0~1_combout ;
wire \inst15|Selector7~0_combout ;
wire \inst15|state.STATE_SKIP_1_1~regout ;
wire \inst15|Selector0~0_combout ;
wire \inst15|state.STATE_MARKER_0_0~regout ;
wire \inst15|state.STATE_MARKER_0_1~regout ;
wire \inst15|state.STATE_SKIP_0_1~regout ;
wire \inst15|state.STATE_MARKER_1_0~regout ;
wire \inst15|state.STATE_SKIP_1_0~regout ;
wire \inst15|Selector13~0 ;
wire \inst15|Equal2~0_combout ;
wire \inst15|Selector8~0_combout ;
wire \inst15|success~regout ;
wire \aud_ckin~combout ;
wire \aud_ck_delay_in~combout ;
wire \inst7~combout ;
wire \inst25|audif_rst_n ;
wire \inst11|clk_div_inst|dff_inst0~regout ;
wire \inst25|Decoder0~5_combout ;
wire \inst25|mem[1][0]~regout ;
wire \inst25|mem[1][1]~regout ;
wire \inst25|mem[1][2]~regout ;
wire \inst11|Add0~0 ;
wire \inst11|Add1~0 ;
wire \inst11|sck_div~2_combout ;
wire \inst11|sck_div~0 ;
wire \inst11|Add1~1_combout ;
wire \inst11|sck_div~1_combout ;
wire \inst11|clk_div_inst|Equal0~6_combout ;
wire \inst11|clk_div_inst|_[2].dff_inst~regout ;
wire \inst11|clk_div_inst|Equal0~5_combout ;
wire \inst11|clk_div_inst|_[3].dff_inst~regout ;
wire \inst11|clk_div_inst|Equal0~4_combout ;
wire \inst11|clk_div_inst|Equal0~3_combout ;
wire \inst11|clk_div_inst|_[4].dff_inst~regout ;
wire \inst11|clk_div_inst|_[5].dff_inst~regout ;
wire \inst11|clk_div_inst|_[6].dff_inst~regout ;
wire \inst11|clk_div_inst|Equal0~1_combout ;
wire \inst11|clk_div_inst|Equal0~0_combout ;
wire \inst11|clk_div_inst|_[7].dff_inst~regout ;
wire \inst11|clk_div_inst|clk1_out~6_combout ;
wire \inst11|clk_div_inst|clk1_out~5_combout ;
wire \inst11|clk_div_inst|Equal0~2_combout ;
wire \inst11|clk_div_inst|clk1_out~4_combout ;
wire \inst11|clk_div_inst|clk1_out~3_combout ;
wire \inst11|clk_div_inst|clk1_out~2_combout ;
wire \inst11|clk_div_inst|clk1_out~1_combout ;
wire \inst11|clk_div_inst|clk1_out~0_combout ;
wire \inst11|clk_div_inst|Equal0~7_combout ;
wire \inst11|clk_div_inst|clk1_out~combout ;
wire \inst25|mem[0][1]~regout ;
wire \inst11|i2s_rst_n~combout ;
wire \inst11|i2s_master_inst|Equal0~0_combout ;
wire \inst1|Add2~119_combout ;
wire \inst1|Add3~85_combout ;
wire \inst1|Add2~124_combout ;
wire \inst1|Add2~121 ;
wire \inst1|Add2~121COUT1_127 ;
wire \inst1|Add2~112_combout ;
wire \inst1|Add3~87 ;
wire \inst1|Add3~87COUT1_91 ;
wire \inst1|Add3~80_combout ;
wire \inst1|Add2~117_combout ;
wire \inst1|Add2~114 ;
wire \inst1|Add2~114COUT1_128 ;
wire \inst1|Add2~105_combout ;
wire \inst1|Add3~82 ;
wire \inst1|Add3~82COUT1_92 ;
wire \inst1|Add3~75_combout ;
wire \inst1|Add2~110_combout ;
wire \inst1|Add2~107 ;
wire \inst1|Add2~107COUT1_129 ;
wire \inst1|Add2~98_combout ;
wire \inst1|Add3~77 ;
wire \inst1|Add3~77COUT1_93 ;
wire \inst1|Add3~70_combout ;
wire \inst1|Add2~103_combout ;
wire \inst1|Add2~100 ;
wire \inst1|Add3~72 ;
wire \inst1|Add2~91_combout ;
wire \inst1|Add3~65_combout ;
wire \inst1|Add2~96_combout ;
wire \inst1|Add3~67 ;
wire \inst1|Add3~67COUT1_94 ;
wire \inst1|Add3~60_combout ;
wire \inst1|Add2~93 ;
wire \inst1|Add2~93COUT1_130 ;
wire \inst1|Add2~84_combout ;
wire \inst1|Add2~89_combout ;
wire \inst1|Add3~62 ;
wire \inst1|Add3~62COUT1_95 ;
wire \inst1|Add3~55_combout ;
wire \inst1|Add2~86 ;
wire \inst1|Add2~86COUT1_131 ;
wire \inst1|Add2~77_combout ;
wire \inst1|Add2~82_combout ;
wire \inst1|Add2~79 ;
wire \inst1|Add2~79COUT1_132 ;
wire \inst1|Add2~70_combout ;
wire \inst1|Add3~57 ;
wire \inst1|Add3~57COUT1_96 ;
wire \inst1|Add3~50_combout ;
wire \inst1|Add2~75_combout ;
wire \inst1|Add2~72 ;
wire \inst1|Add2~72COUT1_133 ;
wire \inst1|Add2~63_combout ;
wire \inst1|Add3~52 ;
wire \inst1|Add3~52COUT1_97 ;
wire \inst1|Add3~45_combout ;
wire \inst1|Add2~68_combout ;
wire \inst1|Add2~65 ;
wire \inst1|Add2~56_combout ;
wire \inst1|Add3~47 ;
wire \inst1|Add3~40_combout ;
wire \inst1|Add2~61_combout ;
wire \inst1|Add2~58 ;
wire \inst1|Add2~58COUT1_134 ;
wire \inst1|Add2~49_combout ;
wire \inst1|Add3~42 ;
wire \inst1|Add3~42COUT1_98 ;
wire \inst1|Add3~35_combout ;
wire \inst1|Add2~54_combout ;
wire \inst1|Add2~51 ;
wire \inst1|Add2~51COUT1_135 ;
wire \inst1|Add2~42_combout ;
wire \inst1|Add3~37 ;
wire \inst1|Add3~37COUT1_99 ;
wire \inst1|Add3~30_combout ;
wire \inst1|Add2~47_combout ;
wire \inst1|Add2~44 ;
wire \inst1|Add2~44COUT1_136 ;
wire \inst1|Add2~35_combout ;
wire \inst1|Add3~32 ;
wire \inst1|Add3~32COUT1_100 ;
wire \inst1|Add3~25_combout ;
wire \inst1|Add2~40_combout ;
wire \inst1|Add2~37 ;
wire \inst1|Add2~37COUT1_137 ;
wire \inst1|Add2~28_combout ;
wire \inst1|Add3~27 ;
wire \inst1|Add3~27COUT1_101 ;
wire \inst1|Add3~20_combout ;
wire \inst1|Add2~33_combout ;
wire \inst1|Add3~22 ;
wire \inst1|Add2~30 ;
wire \inst1|Add2~21_combout ;
wire \inst1|Add3~15_combout ;
wire \inst1|Add2~26_combout ;
wire \inst1|Add2~23 ;
wire \inst1|Add2~23COUT1_138 ;
wire \inst1|Add2~14_combout ;
wire \inst1|Add3~17 ;
wire \inst1|Add3~17COUT1_102 ;
wire \inst1|Add3~10_combout ;
wire \inst1|Add2~19_combout ;
wire \inst1|Add2~16 ;
wire \inst1|Add2~16COUT1_139 ;
wire \inst1|Add2~7_combout ;
wire \inst1|Add3~12 ;
wire \inst1|Add3~12COUT1_103 ;
wire \inst1|Add3~5_combout ;
wire \inst1|Add2~12_combout ;
wire \inst1|Add3~7 ;
wire \inst1|Add3~7COUT1_104 ;
wire \inst1|Add3~0_combout ;
wire \inst1|Add2~9 ;
wire \inst1|Add2~9COUT1_140 ;
wire \inst1|Add2~0_combout ;
wire \inst1|Add2~5_combout ;
wire \inst1|Add2~6 ;
wire \inst1|wr_addr_plus_one[0]~0_combout ;
wire \inst1|wr_addr_plus_one[0]~2 ;
wire \inst1|wr_addr_plus_one[0]~2COUT1_91 ;
wire \inst1|wr_addr_plus_one[1]~5_combout ;
wire \inst1|wr_addr_plus_one[1]~7 ;
wire \inst1|wr_addr_plus_one[1]~7COUT1_92 ;
wire \inst1|wr_addr_plus_one[2]~15_combout ;
wire \inst1|wr_addr_plus_one[2]~17 ;
wire \inst1|wr_addr_plus_one[2]~17COUT1_93 ;
wire \inst1|wr_addr_plus_one[3]~10_combout ;
wire \inst1|wr_addr_plus_one[3]~12 ;
wire \inst1|wr_addr_plus_one[4]~25_combout ;
wire \inst1|wr_addr_plus_one[4]~27 ;
wire \inst1|wr_addr_plus_one[4]~27COUT1_94 ;
wire \inst1|wr_addr_plus_one[5]~20_combout ;
wire \inst1|wr_addr_plus_one[5]~22 ;
wire \inst1|wr_addr_plus_one[5]~22COUT1_95 ;
wire \inst1|wr_addr_plus_one[6]~35_combout ;
wire \inst1|wr_addr_plus_one[6]~37 ;
wire \inst1|wr_addr_plus_one[6]~37COUT1_96 ;
wire \inst1|wr_addr_plus_one[7]~30_combout ;
wire \inst1|wr_addr_plus_one[7]~32 ;
wire \inst1|wr_addr_plus_one[7]~32COUT1_97 ;
wire \inst1|wr_addr_plus_one[8]~55_combout ;
wire \inst1|wr_addr_plus_one[8]~57 ;
wire \inst1|wr_addr_plus_one[9]~50_combout ;
wire \inst1|wr_addr_plus_one[9]~52 ;
wire \inst1|wr_addr_plus_one[9]~52COUT1_98 ;
wire \inst1|wr_addr_plus_one[10]~65_combout ;
wire \inst25|Decoder0~7_combout ;
wire \inst25|mem[2][0]~regout ;
wire \inst1|rd_addr_plus_one[0]~2 ;
wire \inst1|rd_addr_plus_one[0]~2COUT1_91 ;
wire \inst1|rd_addr_plus_one[1]~5_combout ;
wire \inst1|Equal1~0 ;
wire \inst1|rd_addr_plus_one[1]~7 ;
wire \inst1|rd_addr_plus_one[1]~7COUT1_92 ;
wire \inst1|rd_addr_plus_one[2]~15_combout ;
wire \inst1|rd_addr_plus_one[2]~17 ;
wire \inst1|rd_addr_plus_one[2]~17COUT1_93 ;
wire \inst1|rd_addr_plus_one[3]~10_combout ;
wire \inst25|mem[2][3]~regout ;
wire \inst25|mem[2][2]~regout ;
wire \inst1|Equal1~1 ;
wire \inst1|rd_addr_plus_one[3]~12 ;
wire \inst1|rd_addr_plus_one[4]~25_combout ;
wire \inst1|rd_addr_plus_one[4]~27 ;
wire \inst1|rd_addr_plus_one[4]~27COUT1_94 ;
wire \inst1|rd_addr_plus_one[5]~20_combout ;
wire \inst25|mem[2][5]~regout ;
wire \inst25|mem[2][4]~regout ;
wire \inst1|Equal1~2 ;
wire \inst1|rd_addr_plus_one[5]~22 ;
wire \inst1|rd_addr_plus_one[5]~22COUT1_95 ;
wire \inst1|rd_addr_plus_one[6]~35_combout ;
wire \inst1|rd_addr_plus_one[6]~37 ;
wire \inst1|rd_addr_plus_one[6]~37COUT1_96 ;
wire \inst1|rd_addr_plus_one[7]~30_combout ;
wire \inst25|mem[2][7]~regout ;
wire \inst25|mem[2][6]~regout ;
wire \inst1|Equal1~3 ;
wire \inst1|Equal1~4_combout ;
wire \inst1|rd_addr_plus_one[7]~32 ;
wire \inst1|rd_addr_plus_one[7]~32COUT1_97 ;
wire \inst1|rd_addr_plus_one[8]~55_combout ;
wire \inst1|rd_addr_plus_one[8]~57 ;
wire \inst1|rd_addr_plus_one[9]~50_combout ;
wire \inst1|rd_addr_plus_one[9]~52 ;
wire \inst1|rd_addr_plus_one[9]~52COUT1_98 ;
wire \inst1|rd_addr_plus_one[10]~65_combout ;
wire \inst1|rd_addr_plus_one[10]~67 ;
wire \inst1|rd_addr_plus_one[10]~67COUT1_99 ;
wire \inst1|rd_addr_plus_one[11]~62 ;
wire \inst1|rd_addr_plus_one[11]~62COUT1_100 ;
wire \inst1|rd_addr_plus_one[12]~75_combout ;
wire \inst1|rd_addr_plus_one[12]~77 ;
wire \inst1|rd_addr_plus_one[12]~77COUT1_101 ;
wire \inst1|rd_addr_plus_one[13]~70_combout ;
wire \inst1|rd_addr_plus_one[13]~72 ;
wire \inst1|rd_addr_plus_one[14]~85_combout ;
wire \inst1|rd_addr_plus_one[14]~87 ;
wire \inst1|rd_addr_plus_one[14]~87COUT1_102 ;
wire \inst1|rd_addr_plus_one[15]~80_combout ;
wire \inst1|rd_addr_plus_one[15]~82 ;
wire \inst1|rd_addr_plus_one[15]~82COUT1_103 ;
wire \inst1|rd_addr_plus_one[16]~45_combout ;
wire \inst1|rd_addr_plus_one[16]~47 ;
wire \inst1|rd_addr_plus_one[16]~47COUT1_104 ;
wire \inst1|rd_addr_plus_one[17]~40_combout ;
wire \inst25|Decoder0~8_combout ;
wire \inst1|Equal1~5 ;
wire \inst1|rd_addr_plus_one[11]~60_combout ;
wire \inst25|Decoder0~9_combout ;
wire \inst25|mem[3][3]~regout ;
wire \inst1|wr_addr_plus_one[10]~67 ;
wire \inst1|wr_addr_plus_one[10]~67COUT1_99 ;
wire \inst1|wr_addr_plus_one[11]~60_combout ;
wire \inst25|mem[3][2]~regout ;
wire \inst1|Equal1~7 ;
wire \inst1|Equal1~8 ;
wire \inst25|mem[3][1]~regout ;
wire \inst25|mem[3][0]~regout ;
wire \inst1|Equal1~6 ;
wire \inst25|mem[3][7]~regout ;
wire \inst1|wr_addr_plus_one[11]~62 ;
wire \inst1|wr_addr_plus_one[11]~62COUT1_100 ;
wire \inst1|wr_addr_plus_one[12]~75_combout ;
wire \inst1|wr_addr_plus_one[12]~77 ;
wire \inst1|wr_addr_plus_one[12]~77COUT1_101 ;
wire \inst1|wr_addr_plus_one[13]~72 ;
wire \inst1|wr_addr_plus_one[14]~85_combout ;
wire \inst1|wr_addr_plus_one[14]~87 ;
wire \inst1|wr_addr_plus_one[14]~87COUT1_102 ;
wire \inst1|wr_addr_plus_one[15]~80_combout ;
wire \inst25|mem[3][6]~regout ;
wire \inst1|Equal1~9 ;
wire \inst1|Equal1~10_combout ;
wire \inst1|rd_addr_plus_one[0]~0_combout ;
wire \inst25|mem[2][1]~regout ;
wire \inst1|Equal0~0 ;
wire \inst1|Equal0~2 ;
wire \inst1|Equal0~1 ;
wire \inst1|Equal0~3 ;
wire \inst1|Equal0~4_combout ;
wire \inst1|wr_addr_plus_one[13]~70_combout ;
wire \inst25|mem[3][4]~regout ;
wire \inst25|mem[3][5]~regout ;
wire \inst1|Equal0~8 ;
wire \inst1|Equal0~6 ;
wire \inst1|Equal0~7 ;
wire \inst1|Equal0~9 ;
wire \inst1|Equal0~10_combout ;
wire \inst1|wr_addr_plus_one[15]~82 ;
wire \inst1|wr_addr_plus_one[15]~82COUT1_103 ;
wire \inst1|wr_addr_plus_one[16]~47 ;
wire \inst1|wr_addr_plus_one[16]~47COUT1_104 ;
wire \inst1|wr_addr_plus_one[17]~40_combout ;
wire \inst1|Equal0~5 ;
wire \inst1|wr_addr_plus_one[16]~45_combout ;
wire \inst25|mem[4][0]~regout ;
wire \inst25|mem[4][1]~regout ;
wire \inst1|Add2~13 ;
wire \inst1|Add2~41 ;
wire \inst1|Add2~76 ;
wire \inst1|Add2~111 ;
wire \inst1|Add2~118 ;
wire \inst1|Add2~125 ;
wire \inst1|LessThan0~83_cout0 ;
wire \inst1|LessThan0~83COUT1_87 ;
wire \inst1|LessThan0~78_cout0 ;
wire \inst1|LessThan0~78COUT1_88 ;
wire \inst1|LessThan0~73_cout ;
wire \inst1|Add2~83 ;
wire \inst1|Add2~90 ;
wire \inst1|Add2~97 ;
wire \inst1|Add2~104 ;
wire \inst1|LessThan0~68_cout0 ;
wire \inst1|LessThan0~68COUT1_89 ;
wire \inst1|LessThan0~63_cout0 ;
wire \inst1|LessThan0~63COUT1_90 ;
wire \inst1|LessThan0~58_cout0 ;
wire \inst1|LessThan0~58COUT1_91 ;
wire \inst1|LessThan0~53_cout0 ;
wire \inst1|LessThan0~53COUT1_92 ;
wire \inst1|LessThan0~48_cout ;
wire \inst1|Add2~48 ;
wire \inst1|Add2~55 ;
wire \inst1|Add2~62 ;
wire \inst1|Add2~69 ;
wire \inst1|LessThan0~43_cout0 ;
wire \inst1|LessThan0~43COUT1_93 ;
wire \inst1|LessThan0~38_cout0 ;
wire \inst1|LessThan0~38COUT1_94 ;
wire \inst1|LessThan0~33_cout0 ;
wire \inst1|LessThan0~33COUT1_95 ;
wire \inst1|LessThan0~28_cout0 ;
wire \inst1|LessThan0~28COUT1_96 ;
wire \inst1|LessThan0~23_cout ;
wire \inst1|Add2~20 ;
wire \inst1|Add2~27 ;
wire \inst1|Add2~34 ;
wire \inst1|LessThan0~18_cout0 ;
wire \inst1|LessThan0~18COUT1_97 ;
wire \inst1|LessThan0~13_cout0 ;
wire \inst1|LessThan0~13COUT1_98 ;
wire \inst1|LessThan0~8_cout0 ;
wire \inst1|LessThan0~8COUT1_99 ;
wire \inst1|LessThan0~0_combout ;
wire \inst1|half_n~regout ;
wire \inst11|i2s_master_inst|state.STATE_WAIT~regout ;
wire \inst25|mem[1][7]~regout ;
wire \inst11|i2s_master_inst|Add1~0_combout ;
wire \inst11|i2s_master_inst|Add1~1_combout ;
wire \inst11|i2s_master_inst|Selector0~0 ;
wire \inst11|i2s_master_inst|state.STATE_XFER~regout ;
wire \inst11|i2s_master_inst|state.STATE_IDLE~regout ;
wire \inst11|dsd_rst_n~combout ;
wire \inst11|dsd_master_inst|Equal0~0_combout ;
wire \inst11|dsd_master_inst|Add1~0_combout ;
wire \inst11|dsd_master_inst|Add1~1 ;
wire \inst11|dsd_master_inst|Equal0~1_combout ;
wire \inst11|dsd_master_inst|Selector65~1_combout ;
wire \inst11|dsd_master_inst|state.STATE_WAIT_DSD~regout ;
wire \inst11|dsd_master_inst|state.STATE_XFER_DSD~regout ;
wire \inst11|dsd_master_inst|Selector65~0_combout ;
wire \inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ;
wire \inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ;
wire \inst11|dsd_master_inst|sck_out_en~combout ;
wire \inst11|dsd_master_inst|Selector64~0_combout ;
wire \inst11|dsd_master_inst|state.STATE_IDLE~regout ;
wire \inst11|dsd_master_inst|data_req~combout ;
wire \inst1|rd_req_det|q0~regout ;
wire \inst1|rd_req_det|out ;
wire \inst1|do_read~combout ;
wire \inst1|wr_addr_plus_one_wrap[4]~4 ;
wire \inst1|wr_addr_plus_one_wrap[5]~5 ;
wire \inst1|ff_n~2_combout ;
wire \inst1|wr_addr_plus_one_wrap[2]~2 ;
wire \inst1|wr_addr_plus_one_wrap[3]~3 ;
wire \inst1|ff_n~1_combout ;
wire \inst1|wr_addr_plus_one_wrap[1]~1 ;
wire \inst1|wr_addr_plus_one_wrap[0]~0 ;
wire \inst1|ff_n~0_combout ;
wire \inst1|wr_addr_plus_one_wrap[6]~6 ;
wire \inst1|wr_addr_plus_one_wrap[7]~7 ;
wire \inst1|ff_n~3_combout ;
wire \inst1|ff_n~4_combout ;
wire \inst1|wr_addr_plus_one_wrap[16]~16 ;
wire \inst1|wr_addr_plus_one_wrap[17]~17 ;
wire \inst1|ff_n~10_combout ;
wire \inst1|wr_addr_plus_one_wrap[8]~8 ;
wire \inst1|wr_addr_plus_one_wrap[9]~9 ;
wire \inst1|ff_n~5_combout ;
wire \inst1|wr_addr_plus_one_wrap[10]~10 ;
wire \inst1|wr_addr_plus_one_wrap[11]~11 ;
wire \inst1|ff_n~6_combout ;
wire \inst1|wr_addr_plus_one_wrap[15]~15 ;
wire \inst1|wr_addr_plus_one_wrap[14]~14 ;
wire \inst1|ff_n~8_combout ;
wire \inst1|wr_addr_plus_one_wrap[12]~12 ;
wire \inst1|wr_addr_plus_one_wrap[13]~13 ;
wire \inst1|ff_n~7_combout ;
wire \inst1|ff_n~9_combout ;
wire \inst1|ff_n~11_combout ;
wire \inst1|ff_n~regout ;
wire \inst1|do_write~combout ;
wire \inst1|rd_addr_plus_one_wrap[6]~6 ;
wire \inst1|rd_addr_plus_one_wrap[7]~7 ;
wire \inst1|ef_n~3_combout ;
wire \inst1|rd_addr_plus_one_wrap[5]~5 ;
wire \inst1|rd_addr_plus_one_wrap[4]~4 ;
wire \inst1|ef_n~2_combout ;
wire \inst1|rd_addr_plus_one_wrap[1]~1 ;
wire \inst1|rd_addr_plus_one_wrap[0]~0 ;
wire \inst1|ef_n~0_combout ;
wire \inst1|rd_addr_plus_one_wrap[3]~3 ;
wire \inst1|rd_addr_plus_one_wrap[2]~2 ;
wire \inst1|ef_n~1_combout ;
wire \inst1|ef_n~4_combout ;
wire \inst1|rd_addr_plus_one_wrap[16]~16 ;
wire \inst1|rd_addr_plus_one_wrap[17]~17 ;
wire \inst1|ef_n~10_combout ;
wire \inst1|rd_addr_plus_one_wrap[11]~11 ;
wire \inst1|rd_addr_plus_one_wrap[10]~10 ;
wire \inst1|ef_n~6_combout ;
wire \inst1|rd_addr_plus_one_wrap[13]~13 ;
wire \inst1|rd_addr_plus_one_wrap[12]~12 ;
wire \inst1|ef_n~7_combout ;
wire \inst1|rd_addr_plus_one_wrap[14]~14 ;
wire \inst1|rd_addr_plus_one_wrap[15]~15 ;
wire \inst1|ef_n~8_combout ;
wire \inst1|rd_addr_plus_one_wrap[8]~8 ;
wire \inst1|rd_addr_plus_one_wrap[9]~9 ;
wire \inst1|ef_n~5_combout ;
wire \inst1|ef_n~9_combout ;
wire \inst1|ef_n~11_combout ;
wire \inst1|ef_n~regout ;
wire \inst1|sram_we_n~0_combout ;
wire \inst1|sram_oe_n~0_combout ;
wire \inst25|mem[1][3]~regout ;
wire \inst11|dsd_en~combout ;
wire \inst11|aud_sck~0_combout ;
wire \inst11|dsd_master_inst|Selector31~0_combout ;
wire \inst11|dsd_master_inst|Selector63~0_combout ;
wire \inst11|dsd_master_inst|Selector55~0_combout ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~15 ;
wire \inst11|dsd_master_inst|Selector47~0_combout ;
wire \inst11|dsd_master_inst|Selector39~0_combout ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~14 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~13 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~12 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~11 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~10 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~9 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~8 ;
wire \inst11|dsd_master_inst|Selector63~1_combout ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~7 ;
wire \inst11|dsd_master_inst|Selector47~1_combout ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~6 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~5 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~4 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~3 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~2 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~1 ;
wire \inst11|dsd_master_inst|next_ch1_data_in_reg~0 ;
wire \inst11|i2s_master_inst|ws~0_combout ;
wire \inst11|i2s_master_inst|ws~1_combout ;
wire \inst11|i2s_master_inst|ws~regout ;
wire \inst11|aud_ws_dsd1~0_combout ;
wire \inst11|dsd_master_inst|Selector23~0_combout ;
wire \inst11|dsd_master_inst|Selector23~1_combout ;
wire \inst11|dsd_master_inst|Selector7~0_combout ;
wire \inst11|dsd_master_inst|Selector7~1_combout ;
wire \inst11|dsd_master_inst|Selector15~0_combout ;
wire \inst11|dsd_master_inst|Selector31~1_combout ;
wire \inst11|i2s_master_inst|Selector9~1_combout ;
wire \inst11|aud_sd_dsd2~0_combout ;
wire \inst9|write_done_pulse~regout ;
wire \inst9|write_done_ext|state~0_combout ;
wire \inst9|write_done_ext|state~regout ;
wire \inst9|write_done_ext|out ;
wire \inst25|mem[1][5]~regout ;
wire \inst25|mem[1][4]~regout ;
wire \inst11|clk_div_inst|clk2_out~0 ;
wire \inst11|clk_div_inst|clk2_out~1_combout ;
wire \inst11|clk_div_inst|clk2_out~2 ;
wire \inst11|clk_div_inst|clk2_out~3_combout ;
wire \inst11|clk_div_inst|clk2_out~4 ;
wire \cy_pa6~combout ;
wire \inst11|data_req~0 ;
wire \inst9|fifoadr[1]~0_combout ;
wire \inst1|sram_a[17]~0_combout ;
wire \inst1|sram_a[17]~1_combout ;
wire \inst1|sram_a[16]~2_combout ;
wire \inst1|sram_a[15]~3_combout ;
wire \inst1|sram_a[14]~4_combout ;
wire \inst1|sram_a[13]~5_combout ;
wire \inst1|sram_a[12]~6_combout ;
wire \inst1|sram_a[11]~7_combout ;
wire \inst1|sram_a[10]~8_combout ;
wire \inst1|sram_a[9]~9_combout ;
wire \inst1|sram_a[8]~10_combout ;
wire \inst1|sram_a[7]~11_combout ;
wire \inst1|sram_a[6]~12_combout ;
wire \inst1|sram_a[5]~13_combout ;
wire \inst1|sram_a[4]~14_combout ;
wire \inst1|sram_a[3]~15_combout ;
wire \inst1|sram_a[2]~16_combout ;
wire \inst1|sram_a[1]~17_combout ;
wire \inst1|sram_a[0]~18_combout ;
wire \inst2|reset_edge_det|q0~regout ;
wire \inst2|reset_edge_det|out ;
wire \inst2|count[0]~31 ;
wire \inst2|count[0]~31COUT1_33 ;
wire \inst2|count[1]~29 ;
wire \inst2|count[1]~29COUT1_34 ;
wire \inst2|count[2]~27 ;
wire \inst2|count[3]~25 ;
wire \inst2|count[3]~25COUT1_35 ;
wire \inst2|count[4]~23 ;
wire \inst2|count[4]~23COUT1_36 ;
wire \inst2|count[5]~21 ;
wire \inst2|count[5]~21COUT1_37 ;
wire \inst2|count[6]~19 ;
wire \inst2|count[6]~19COUT1_38 ;
wire \inst2|count[7]~17 ;
wire \inst2|count[8]~15 ;
wire \inst2|count[8]~15COUT1_39 ;
wire \inst2|count[9]~13 ;
wire \inst2|count[9]~13COUT1_40 ;
wire \inst2|count[10]~11 ;
wire \inst2|count[10]~11COUT1_41 ;
wire \inst2|count[11]~9 ;
wire \inst2|count[11]~9COUT1_42 ;
wire \inst2|count[12]~7 ;
wire \inst2|count[13]~5 ;
wire \inst2|count[13]~5COUT1_43 ;
wire \inst2|count[14]~3 ;
wire \inst2|count[14]~3COUT1_44 ;
wire [17:0] \inst1|wr_addr ;
wire [31:0] \inst11|dsd_master_inst|ch1_tx_reg ;
wire [4:0] \inst11|i2s_master_inst|word_bit_count ;
wire [31:0] \inst11|dsd_master_inst|ch2_tx_reg ;
wire [17:0] \inst1|rd_addr ;
wire [15:0] \inst11|i2s_master_inst|tx_reg ;
wire [7:0] \inst24|data ;
wire [2:0] \inst9|write_done_ext|count ;
wire [17:0] \inst1|size ;
wire [4:0] \inst15|match_count ;
wire [15:0] \inst11|data_in_reg ;
wire [2:0] \inst24|addr ;
wire [2:0] \inst11|sck_div ;
wire [4:0] \inst11|dsd_master_inst|word_bit_count ;
wire [31:0] \inst11|dsd_master_inst|ch2_data_in_reg ;
wire [2:0] \inst24|rx_count ;
wire [7:0] \inst24|rx_reg ;
wire [31:0] \inst11|dsd_master_inst|ch1_data_in_reg ;
wire [2:0] \inst11|dsd_master_inst|req_count ;
wire [15:0] \inst2|count ;


// Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \i2c_sda~I (
	.datain(!\inst24|ack~regout ),
	.oe(vcc),
	.combout(\i2c_sda~0 ),
	.padio(i2c_sda));
// synopsys translate_off
defparam \i2c_sda~I .open_drain_output = "true";
defparam \i2c_sda~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[15]~I (
	.datain(\cy_fd~0 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~0 ),
	.padio(sram_io[15]));
// synopsys translate_off
defparam \sram_io[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[14]~I (
	.datain(\cy_fd~1 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~1 ),
	.padio(sram_io[14]));
// synopsys translate_off
defparam \sram_io[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[13]~I (
	.datain(\cy_fd~2 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~2 ),
	.padio(sram_io[13]));
// synopsys translate_off
defparam \sram_io[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[12]~I (
	.datain(\cy_fd~3 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~3 ),
	.padio(sram_io[12]));
// synopsys translate_off
defparam \sram_io[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[11]~I (
	.datain(\cy_fd~4 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~4 ),
	.padio(sram_io[11]));
// synopsys translate_off
defparam \sram_io[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[10]~I (
	.datain(\cy_fd~5 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~5 ),
	.padio(sram_io[10]));
// synopsys translate_off
defparam \sram_io[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[9]~I (
	.datain(\cy_fd~6 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~6 ),
	.padio(sram_io[9]));
// synopsys translate_off
defparam \sram_io[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[8]~I (
	.datain(\cy_fd~7 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~7 ),
	.padio(sram_io[8]));
// synopsys translate_off
defparam \sram_io[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[7]~I (
	.datain(\cy_fd~8 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~8 ),
	.padio(sram_io[7]));
// synopsys translate_off
defparam \sram_io[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[6]~I (
	.datain(\cy_fd~9 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~9 ),
	.padio(sram_io[6]));
// synopsys translate_off
defparam \sram_io[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[5]~I (
	.datain(\cy_fd~10 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~10 ),
	.padio(sram_io[5]));
// synopsys translate_off
defparam \sram_io[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[4]~I (
	.datain(\cy_fd~11 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~11 ),
	.padio(sram_io[4]));
// synopsys translate_off
defparam \sram_io[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[3]~I (
	.datain(\cy_fd~12 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~12 ),
	.padio(sram_io[3]));
// synopsys translate_off
defparam \sram_io[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[2]~I (
	.datain(\cy_fd~13 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~13 ),
	.padio(sram_io[2]));
// synopsys translate_off
defparam \sram_io[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[1]~I (
	.datain(\cy_fd~14 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~14 ),
	.padio(sram_io[1]));
// synopsys translate_off
defparam \sram_io[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_io[0]~I (
	.datain(\cy_fd~15 ),
	.oe(\inst1|sram_we_n~0_combout ),
	.combout(\sram_io~15 ),
	.padio(sram_io[0]));
// synopsys translate_off
defparam \sram_io[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[15]~I (
	.datain(\inst2|count [15]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~0 ),
	.padio(cy_fd[15]));
// synopsys translate_off
defparam \cy_fd[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[14]~I (
	.datain(\inst2|count [14]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~1 ),
	.padio(cy_fd[14]));
// synopsys translate_off
defparam \cy_fd[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[13]~I (
	.datain(\inst2|count [13]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~2 ),
	.padio(cy_fd[13]));
// synopsys translate_off
defparam \cy_fd[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[12]~I (
	.datain(\inst2|count [12]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~3 ),
	.padio(cy_fd[12]));
// synopsys translate_off
defparam \cy_fd[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[11]~I (
	.datain(\inst2|count [11]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~4 ),
	.padio(cy_fd[11]));
// synopsys translate_off
defparam \cy_fd[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[10]~I (
	.datain(\inst2|count [10]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~5 ),
	.padio(cy_fd[10]));
// synopsys translate_off
defparam \cy_fd[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[9]~I (
	.datain(\inst2|count [9]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~6 ),
	.padio(cy_fd[9]));
// synopsys translate_off
defparam \cy_fd[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[8]~I (
	.datain(\inst2|count [8]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~7 ),
	.padio(cy_fd[8]));
// synopsys translate_off
defparam \cy_fd[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[7]~I (
	.datain(\inst2|count [7]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~8 ),
	.padio(cy_fd[7]));
// synopsys translate_off
defparam \cy_fd[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[6]~I (
	.datain(\inst2|count [6]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~9 ),
	.padio(cy_fd[6]));
// synopsys translate_off
defparam \cy_fd[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[5]~I (
	.datain(\inst2|count [5]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~10 ),
	.padio(cy_fd[5]));
// synopsys translate_off
defparam \cy_fd[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[4]~I (
	.datain(\inst2|count [4]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~11 ),
	.padio(cy_fd[4]));
// synopsys translate_off
defparam \cy_fd[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[3]~I (
	.datain(\inst2|count [3]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~12 ),
	.padio(cy_fd[3]));
// synopsys translate_off
defparam \cy_fd[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[2]~I (
	.datain(\inst2|count [2]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~13 ),
	.padio(cy_fd[2]));
// synopsys translate_off
defparam \cy_fd[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[1]~I (
	.datain(\inst2|count [1]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~14 ),
	.padio(cy_fd[1]));
// synopsys translate_off
defparam \cy_fd[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fd[0]~I (
	.datain(\inst2|count [0]),
	.oe(\inst9|state.STATE_WRITE~regout ),
	.combout(\cy_fd~15 ),
	.padio(cy_fd[0]));
// synopsys translate_off
defparam \cy_fd[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
maxii_io \cy_ifclk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cy_ifclk~combout ),
	.padio(cy_ifclk));
// synopsys translate_off
defparam \cy_ifclk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
maxii_io \cy_flagc~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cy_flagc~combout ),
	.padio(cy_flagc));
// synopsys translate_off
defparam \cy_flagc~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
maxii_io \cy_pa7~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cy_pa7~combout ),
	.padio(cy_pa7));
// synopsys translate_off
defparam \cy_pa7~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
maxii_io \cy_pa0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cy_pa0~combout ),
	.padio(cy_pa0));
// synopsys translate_off
defparam \cy_pa0~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
maxii_io \i2c_scl~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\i2c_scl~combout ),
	.padio(i2c_scl));
// synopsys translate_off
defparam \i2c_scl~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxii_lcell \inst24|scl_edge_det|q0 (
// Equation(s):
// \inst24|scl_edge_det|q0~regout  = DFFEAS((((!\i2c_scl~combout ))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_scl~combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|scl_edge_det|q0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|scl_edge_det|q0 .lut_mask = "00ff";
defparam \inst24|scl_edge_det|q0 .operation_mode = "normal";
defparam \inst24|scl_edge_det|q0 .output_mode = "reg_only";
defparam \inst24|scl_edge_det|q0 .register_cascade_mode = "off";
defparam \inst24|scl_edge_det|q0 .sum_lutc_input = "datac";
defparam \inst24|scl_edge_det|q0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxii_lcell \inst24|scl_edge_det|q1 (
// Equation(s):
// \inst24|scl_edge_det|out  = (((!J1_q1 & \inst24|scl_edge_det|q0~regout )))
// \inst24|scl_edge_det|q1~regout  = DFFEAS(\inst24|scl_edge_det|out , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , \inst24|scl_edge_det|q0~regout , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|scl_edge_det|q0~regout ),
	.datad(\inst24|scl_edge_det|q0~regout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|scl_edge_det|out ),
	.regout(\inst24|scl_edge_det|q1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|scl_edge_det|q1 .lut_mask = "0f00";
defparam \inst24|scl_edge_det|q1 .operation_mode = "normal";
defparam \inst24|scl_edge_det|q1 .output_mode = "reg_and_comb";
defparam \inst24|scl_edge_det|q1 .register_cascade_mode = "off";
defparam \inst24|scl_edge_det|q1 .sum_lutc_input = "qfbk";
defparam \inst24|scl_edge_det|q1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \inst24|Selector1~1 (
// Equation(s):
// \inst24|Selector1~1_combout  = ((\inst24|state.STATE_WAIT~regout  & ((\inst24|scl_edge_det|q1~regout ) # (!\inst24|scl_edge_det|q0~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst24|state.STATE_WAIT~regout ),
	.datac(\inst24|scl_edge_det|q1~regout ),
	.datad(\inst24|scl_edge_det|q0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector1~1 .lut_mask = "c0cc";
defparam \inst24|Selector1~1 .operation_mode = "normal";
defparam \inst24|Selector1~1 .output_mode = "comb_only";
defparam \inst24|Selector1~1 .register_cascade_mode = "off";
defparam \inst24|Selector1~1 .sum_lutc_input = "datac";
defparam \inst24|Selector1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxii_lcell \inst24|sda_edge_det|q0 (
// Equation(s):
// \inst24|sda_edge_det|q0~regout  = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , \i2c_sda~0 , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_sda~0 ),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|sda_edge_det|q0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|sda_edge_det|q0 .lut_mask = "0000";
defparam \inst24|sda_edge_det|q0 .operation_mode = "normal";
defparam \inst24|sda_edge_det|q0 .output_mode = "reg_only";
defparam \inst24|sda_edge_det|q0 .register_cascade_mode = "off";
defparam \inst24|sda_edge_det|q0 .sum_lutc_input = "datac";
defparam \inst24|sda_edge_det|q0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell \inst24|sda_edge_det|q1 (
// Equation(s):
// \inst24|Selector1~0  = (\i2c_scl~combout  & (\inst24|sda_edge_det|q0~regout  $ ((L2_q1))))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|sda_edge_det|q0~regout ),
	.datab(\i2c_scl~combout ),
	.datac(\inst24|sda_edge_det|q0~regout ),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector1~0 ),
	.regout(\inst24|sda_edge_det|q1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|sda_edge_det|q1 .lut_mask = "4848";
defparam \inst24|sda_edge_det|q1 .operation_mode = "normal";
defparam \inst24|sda_edge_det|q1 .output_mode = "comb_only";
defparam \inst24|sda_edge_det|q1 .register_cascade_mode = "off";
defparam \inst24|sda_edge_det|q1 .sum_lutc_input = "qfbk";
defparam \inst24|sda_edge_det|q1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \inst24|Selector5~0 (
// Equation(s):
// \inst24|Selector5~0_combout  = (\inst24|state.STATE_RX_DATA~regout  & (((\inst24|scl_edge_det|out ) # (!\i2c_sda~0 )) # (!\inst24|Selector1~0 )))

	.clk(gnd),
	.dataa(\inst24|state.STATE_RX_DATA~regout ),
	.datab(\inst24|Selector1~0 ),
	.datac(\i2c_sda~0 ),
	.datad(\inst24|scl_edge_det|out ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector5~0 .lut_mask = "aa2a";
defparam \inst24|Selector5~0 .operation_mode = "normal";
defparam \inst24|Selector5~0 .output_mode = "comb_only";
defparam \inst24|Selector5~0 .register_cascade_mode = "off";
defparam \inst24|Selector5~0 .sum_lutc_input = "datac";
defparam \inst24|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxii_lcell \inst24|state.STATE_REG_ADDR (
// Equation(s):
// \inst24|state.STATE_REG_ADDR~regout  = DFFEAS((\inst24|scl_edge_det|out  & ((\inst24|ack~regout  & ((\inst24|state.STATE_DEV_ADDR~regout ))) # (!\inst24|ack~regout  & (\inst24|state.STATE_REG_ADDR~regout )))) # (!\inst24|scl_edge_det|out  & 
// (\inst24|state.STATE_REG_ADDR~regout )), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|state.STATE_REG_ADDR~regout ),
	.datab(\inst24|scl_edge_det|out ),
	.datac(\inst24|state.STATE_DEV_ADDR~regout ),
	.datad(\inst24|ack~regout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|state.STATE_REG_ADDR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|state.STATE_REG_ADDR .lut_mask = "e2aa";
defparam \inst24|state.STATE_REG_ADDR .operation_mode = "normal";
defparam \inst24|state.STATE_REG_ADDR .output_mode = "reg_only";
defparam \inst24|state.STATE_REG_ADDR .register_cascade_mode = "off";
defparam \inst24|state.STATE_REG_ADDR .sum_lutc_input = "datac";
defparam \inst24|state.STATE_REG_ADDR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \inst24|state.STATE_RX_DATA (
// Equation(s):
// \inst24|state.STATE_RX_DATA~regout  = DFFEAS((\inst24|Selector5~0_combout ) # ((\inst24|ack~regout  & (\inst24|state.STATE_REG_ADDR~regout  & \inst24|scl_edge_det|out ))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|ack~regout ),
	.datab(\inst24|Selector5~0_combout ),
	.datac(\inst24|state.STATE_REG_ADDR~regout ),
	.datad(\inst24|scl_edge_det|out ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|state.STATE_RX_DATA~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|state.STATE_RX_DATA .lut_mask = "eccc";
defparam \inst24|state.STATE_RX_DATA .operation_mode = "normal";
defparam \inst24|state.STATE_RX_DATA .output_mode = "reg_only";
defparam \inst24|state.STATE_RX_DATA .register_cascade_mode = "off";
defparam \inst24|state.STATE_RX_DATA .sum_lutc_input = "datac";
defparam \inst24|state.STATE_RX_DATA .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxii_lcell \inst24|next_ack~0 (
// Equation(s):
// \inst24|next_ack~0_combout  = (\inst24|scl_edge_det|q0~regout  & (!\inst24|ack~regout  & (!\inst24|scl_edge_det|q1~regout )))

	.clk(gnd),
	.dataa(\inst24|scl_edge_det|q0~regout ),
	.datab(\inst24|ack~regout ),
	.datac(\inst24|scl_edge_det|q1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|next_ack~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|next_ack~0 .lut_mask = "0202";
defparam \inst24|next_ack~0 .operation_mode = "normal";
defparam \inst24|next_ack~0 .output_mode = "comb_only";
defparam \inst24|next_ack~0 .register_cascade_mode = "off";
defparam \inst24|next_ack~0 .sum_lutc_input = "datac";
defparam \inst24|next_ack~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \inst24|rx_reg[0] (
// Equation(s):
// \inst24|Equal0~1  = (\inst24|rx_reg [3] & (!\inst24|rx_reg [1] & (G1_rx_reg[0] & !\inst24|rx_reg [2])))
// \inst24|rx_reg [0] = DFFEAS(\inst24|Equal0~1 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , \i2c_sda~0 , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|rx_reg [3]),
	.datab(\inst24|rx_reg [1]),
	.datac(\i2c_sda~0 ),
	.datad(\inst24|rx_reg [2]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Equal0~1 ),
	.regout(\inst24|rx_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_reg[0] .lut_mask = "0020";
defparam \inst24|rx_reg[0] .operation_mode = "normal";
defparam \inst24|rx_reg[0] .output_mode = "reg_and_comb";
defparam \inst24|rx_reg[0] .register_cascade_mode = "off";
defparam \inst24|rx_reg[0] .sum_lutc_input = "qfbk";
defparam \inst24|rx_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \inst24|rx_reg[4] (
// Equation(s):
// \inst24|rx_reg [4] = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , \inst24|rx_reg [3], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|rx_reg [3]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|rx_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_reg[4] .lut_mask = "0000";
defparam \inst24|rx_reg[4] .operation_mode = "normal";
defparam \inst24|rx_reg[4] .output_mode = "reg_only";
defparam \inst24|rx_reg[4] .register_cascade_mode = "off";
defparam \inst24|rx_reg[4] .sum_lutc_input = "datac";
defparam \inst24|rx_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \inst24|rx_reg[5] (
// Equation(s):
// \inst24|Equal0~0  = (!\inst24|rx_reg [4] & (((G1_rx_reg[5]))))
// \inst24|rx_reg [5] = DFFEAS(\inst24|Equal0~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , \inst24|rx_reg [4], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|rx_reg [4]),
	.datab(vcc),
	.datac(\inst24|rx_reg [4]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Equal0~0 ),
	.regout(\inst24|rx_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_reg[5] .lut_mask = "5050";
defparam \inst24|rx_reg[5] .operation_mode = "normal";
defparam \inst24|rx_reg[5] .output_mode = "reg_and_comb";
defparam \inst24|rx_reg[5] .register_cascade_mode = "off";
defparam \inst24|rx_reg[5] .sum_lutc_input = "qfbk";
defparam \inst24|rx_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \inst24|rx_reg[6] (
// Equation(s):
// \inst24|Equal0~2  = (!\i2c_sda~0  & (\inst24|Equal0~1  & (G1_rx_reg[6] & \inst24|Equal0~0 )))
// \inst24|rx_reg [6] = DFFEAS(\inst24|Equal0~2 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , \inst24|rx_reg [5], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\i2c_sda~0 ),
	.datab(\inst24|Equal0~1 ),
	.datac(\inst24|rx_reg [5]),
	.datad(\inst24|Equal0~0 ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Equal0~2 ),
	.regout(\inst24|rx_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_reg[6] .lut_mask = "4000";
defparam \inst24|rx_reg[6] .operation_mode = "normal";
defparam \inst24|rx_reg[6] .output_mode = "reg_and_comb";
defparam \inst24|rx_reg[6] .register_cascade_mode = "off";
defparam \inst24|rx_reg[6] .sum_lutc_input = "qfbk";
defparam \inst24|rx_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \inst24|rx_count[0] (
// Equation(s):
// \inst24|rx_count [0] = DFFEAS((((!\inst24|rx_count [0]))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|rx_count [0]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_count[0] .lut_mask = "00ff";
defparam \inst24|rx_count[0] .operation_mode = "normal";
defparam \inst24|rx_count[0] .output_mode = "reg_only";
defparam \inst24|rx_count[0] .register_cascade_mode = "off";
defparam \inst24|rx_count[0] .sum_lutc_input = "datac";
defparam \inst24|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \inst24|rx_count[1] (
// Equation(s):
// \inst24|rx_count [1] = DFFEAS((\inst24|rx_count [0] $ (((\inst24|rx_count [1])))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst24|rx_count [0]),
	.datac(vcc),
	.datad(\inst24|rx_count [1]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_count[1] .lut_mask = "33cc";
defparam \inst24|rx_count[1] .operation_mode = "normal";
defparam \inst24|rx_count[1] .output_mode = "reg_only";
defparam \inst24|rx_count[1] .register_cascade_mode = "off";
defparam \inst24|rx_count[1] .sum_lutc_input = "datac";
defparam \inst24|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \inst24|rx_count[2] (
// Equation(s):
// \inst24|rx_count [2] = DFFEAS((\inst24|rx_count [2] $ (((\inst24|rx_count [0] & \inst24|rx_count [1])))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst24|rx_count [0]),
	.datac(\inst24|rx_count [2]),
	.datad(\inst24|rx_count [1]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_count[2] .lut_mask = "3cf0";
defparam \inst24|rx_count[2] .operation_mode = "normal";
defparam \inst24|rx_count[2] .output_mode = "reg_only";
defparam \inst24|rx_count[2] .register_cascade_mode = "off";
defparam \inst24|rx_count[2] .sum_lutc_input = "datac";
defparam \inst24|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \inst24|next_state~6 (
// Equation(s):
// \inst24|next_state~6_combout  = ((\inst24|rx_count [0] & (\inst24|rx_count [2] & \inst24|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst24|rx_count [0]),
	.datac(\inst24|rx_count [2]),
	.datad(\inst24|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|next_state~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|next_state~6 .lut_mask = "c000";
defparam \inst24|next_state~6 .operation_mode = "normal";
defparam \inst24|next_state~6 .output_mode = "comb_only";
defparam \inst24|next_state~6 .register_cascade_mode = "off";
defparam \inst24|next_state~6 .sum_lutc_input = "datac";
defparam \inst24|next_state~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxii_lcell \inst24|Selector3~0 (
// Equation(s):
// \inst24|Selector3~0_combout  = (\inst24|state.STATE_DEV_ADDR~regout  & (\inst24|next_ack~0_combout  & (!\inst24|Equal0~2  & \inst24|next_state~6_combout )))

	.clk(gnd),
	.dataa(\inst24|state.STATE_DEV_ADDR~regout ),
	.datab(\inst24|next_ack~0_combout ),
	.datac(\inst24|Equal0~2 ),
	.datad(\inst24|next_state~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector3~0 .lut_mask = "0800";
defparam \inst24|Selector3~0 .operation_mode = "normal";
defparam \inst24|Selector3~0 .output_mode = "comb_only";
defparam \inst24|Selector3~0 .register_cascade_mode = "off";
defparam \inst24|Selector3~0 .sum_lutc_input = "datac";
defparam \inst24|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxii_lcell \inst24|state.STATE_DEV_ADDR_NOT_MATCH (
// Equation(s):
// \inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout  = DFFEAS((\inst24|Selector3~0_combout ) # ((\inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout  & ((!\i2c_sda~0 ) # (!\inst24|Selector1~0 )))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|Selector1~0 ),
	.datab(\inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout ),
	.datac(\i2c_sda~0 ),
	.datad(\inst24|Selector3~0_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|state.STATE_DEV_ADDR_NOT_MATCH .lut_mask = "ff4c";
defparam \inst24|state.STATE_DEV_ADDR_NOT_MATCH .operation_mode = "normal";
defparam \inst24|state.STATE_DEV_ADDR_NOT_MATCH .output_mode = "reg_only";
defparam \inst24|state.STATE_DEV_ADDR_NOT_MATCH .register_cascade_mode = "off";
defparam \inst24|state.STATE_DEV_ADDR_NOT_MATCH .sum_lutc_input = "datac";
defparam \inst24|state.STATE_DEV_ADDR_NOT_MATCH .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \inst24|Selector0~0 (
// Equation(s):
// \inst24|Selector0~0_combout  = (\inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout ) # ((\inst24|state.STATE_RX_DATA~regout  & ((\inst24|scl_edge_det|q1~regout ) # (!\inst24|scl_edge_det|q0~regout ))))

	.clk(gnd),
	.dataa(\inst24|scl_edge_det|q1~regout ),
	.datab(\inst24|state.STATE_RX_DATA~regout ),
	.datac(\inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout ),
	.datad(\inst24|scl_edge_det|q0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector0~0 .lut_mask = "f8fc";
defparam \inst24|Selector0~0 .operation_mode = "normal";
defparam \inst24|Selector0~0 .output_mode = "comb_only";
defparam \inst24|Selector0~0 .register_cascade_mode = "off";
defparam \inst24|Selector0~0 .sum_lutc_input = "datac";
defparam \inst24|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxii_lcell \inst24|state.STATE_IDLE (
// Equation(s):
// \inst24|state.STATE_IDLE~regout  = DFFEAS((\inst24|state.STATE_IDLE~regout  & (((!\inst24|Selector1~0 ) # (!\i2c_sda~0 )) # (!\inst24|Selector0~0_combout ))) # (!\inst24|state.STATE_IDLE~regout  & (!\inst24|Selector0~0_combout  & (!\i2c_sda~0  & 
// \inst24|Selector1~0 ))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|state.STATE_IDLE~regout ),
	.datab(\inst24|Selector0~0_combout ),
	.datac(\i2c_sda~0 ),
	.datad(\inst24|Selector1~0 ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|state.STATE_IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|state.STATE_IDLE .lut_mask = "2baa";
defparam \inst24|state.STATE_IDLE .operation_mode = "normal";
defparam \inst24|state.STATE_IDLE .output_mode = "reg_only";
defparam \inst24|state.STATE_IDLE .register_cascade_mode = "off";
defparam \inst24|state.STATE_IDLE .sum_lutc_input = "datac";
defparam \inst24|state.STATE_IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \inst24|state.STATE_WAIT (
// Equation(s):
// \inst24|state.STATE_WAIT~regout  = DFFEAS((\inst24|Selector1~1_combout ) # ((!\i2c_sda~0  & (!\inst24|state.STATE_IDLE~regout  & \inst24|Selector1~0 ))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|Selector1~1_combout ),
	.datab(\i2c_sda~0 ),
	.datac(\inst24|state.STATE_IDLE~regout ),
	.datad(\inst24|Selector1~0 ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|state.STATE_WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|state.STATE_WAIT .lut_mask = "abaa";
defparam \inst24|state.STATE_WAIT .operation_mode = "normal";
defparam \inst24|state.STATE_WAIT .output_mode = "reg_only";
defparam \inst24|state.STATE_WAIT .register_cascade_mode = "off";
defparam \inst24|state.STATE_WAIT .sum_lutc_input = "datac";
defparam \inst24|state.STATE_WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxii_lcell \inst24|Selector2~0 (
// Equation(s):
// \inst24|Selector2~0_combout  = ((!\inst24|ack~regout  & ((\inst24|Equal0~2 ) # (!\inst24|next_state~6_combout ))))

	.clk(gnd),
	.dataa(\inst24|Equal0~2 ),
	.datab(vcc),
	.datac(\inst24|ack~regout ),
	.datad(\inst24|next_state~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector2~0 .lut_mask = "0a0f";
defparam \inst24|Selector2~0 .operation_mode = "normal";
defparam \inst24|Selector2~0 .output_mode = "comb_only";
defparam \inst24|Selector2~0 .register_cascade_mode = "off";
defparam \inst24|Selector2~0 .sum_lutc_input = "datac";
defparam \inst24|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxii_lcell \inst24|state.STATE_DEV_ADDR (
// Equation(s):
// \inst24|state.STATE_DEV_ADDR~regout  = DFFEAS((\inst24|scl_edge_det|out  & ((\inst24|state.STATE_WAIT~regout ) # ((\inst24|state.STATE_DEV_ADDR~regout  & \inst24|Selector2~0_combout )))) # (!\inst24|scl_edge_det|out  & (\inst24|state.STATE_DEV_ADDR~regout 
// )), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|state.STATE_DEV_ADDR~regout ),
	.datab(\inst24|state.STATE_WAIT~regout ),
	.datac(\inst24|scl_edge_det|out ),
	.datad(\inst24|Selector2~0_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|state.STATE_DEV_ADDR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|state.STATE_DEV_ADDR .lut_mask = "eaca";
defparam \inst24|state.STATE_DEV_ADDR .operation_mode = "normal";
defparam \inst24|state.STATE_DEV_ADDR .output_mode = "reg_only";
defparam \inst24|state.STATE_DEV_ADDR .register_cascade_mode = "off";
defparam \inst24|state.STATE_DEV_ADDR .sum_lutc_input = "datac";
defparam \inst24|state.STATE_DEV_ADDR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxii_lcell \inst24|data[0]~4 (
// Equation(s):
// \inst24|data[0]~4_combout  = (\inst24|scl_edge_det|q0~regout  & (!\inst24|scl_edge_det|q1~regout  & (!\inst24|ack~regout  & \inst24|next_state~6_combout )))

	.clk(gnd),
	.dataa(\inst24|scl_edge_det|q0~regout ),
	.datab(\inst24|scl_edge_det|q1~regout ),
	.datac(\inst24|ack~regout ),
	.datad(\inst24|next_state~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|data[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[0]~4 .lut_mask = "0200";
defparam \inst24|data[0]~4 .operation_mode = "normal";
defparam \inst24|data[0]~4 .output_mode = "comb_only";
defparam \inst24|data[0]~4 .register_cascade_mode = "off";
defparam \inst24|data[0]~4 .sum_lutc_input = "datac";
defparam \inst24|data[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \inst24|Add0~0 (
// Equation(s):
// \inst24|Add0~0_combout  = ((\inst24|rx_count [0] & ((\inst24|rx_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst24|rx_count [0]),
	.datac(vcc),
	.datad(\inst24|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Add0~0 .lut_mask = "cc00";
defparam \inst24|Add0~0 .operation_mode = "normal";
defparam \inst24|Add0~0 .output_mode = "comb_only";
defparam \inst24|Add0~0 .register_cascade_mode = "off";
defparam \inst24|Add0~0 .sum_lutc_input = "datac";
defparam \inst24|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \inst24|next_ack~1 (
// Equation(s):
// \inst24|next_ack~1_combout  = (\inst24|ack~regout  & (((!\inst24|scl_edge_det|out )))) # (!\inst24|ack~regout  & (\inst24|Add0~0_combout  & (\inst24|rx_count [2] & \inst24|scl_edge_det|out )))

	.clk(gnd),
	.dataa(\inst24|ack~regout ),
	.datab(\inst24|Add0~0_combout ),
	.datac(\inst24|rx_count [2]),
	.datad(\inst24|scl_edge_det|out ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|next_ack~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|next_ack~1 .lut_mask = "40aa";
defparam \inst24|next_ack~1 .operation_mode = "normal";
defparam \inst24|next_ack~1 .output_mode = "comb_only";
defparam \inst24|next_ack~1 .register_cascade_mode = "off";
defparam \inst24|next_ack~1 .sum_lutc_input = "datac";
defparam \inst24|next_ack~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \inst24|Selector6~4 (
// Equation(s):
// \inst24|Selector6~4_combout  = ((!\inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout  & (\inst24|state.STATE_IDLE~regout  & !\inst24|state.STATE_WAIT~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst24|state.STATE_DEV_ADDR_NOT_MATCH~regout ),
	.datac(\inst24|state.STATE_IDLE~regout ),
	.datad(\inst24|state.STATE_WAIT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector6~4 .lut_mask = "0030";
defparam \inst24|Selector6~4 .operation_mode = "normal";
defparam \inst24|Selector6~4 .output_mode = "comb_only";
defparam \inst24|Selector6~4 .register_cascade_mode = "off";
defparam \inst24|Selector6~4 .sum_lutc_input = "datac";
defparam \inst24|Selector6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxii_lcell \inst24|Selector16~0 (
// Equation(s):
// \inst24|Selector16~0_combout  = (\inst24|ack~regout  & (((\inst24|state.STATE_DEV_ADDR~regout  & !\inst24|scl_edge_det|out )) # (!\inst24|Selector6~4_combout )))

	.clk(gnd),
	.dataa(\inst24|state.STATE_DEV_ADDR~regout ),
	.datab(\inst24|scl_edge_det|out ),
	.datac(\inst24|ack~regout ),
	.datad(\inst24|Selector6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector16~0 .lut_mask = "20f0";
defparam \inst24|Selector16~0 .operation_mode = "normal";
defparam \inst24|Selector16~0 .output_mode = "comb_only";
defparam \inst24|Selector16~0 .register_cascade_mode = "off";
defparam \inst24|Selector16~0 .sum_lutc_input = "datac";
defparam \inst24|Selector16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxii_lcell \inst24|Selector16~1 (
// Equation(s):
// \inst24|Selector16~1_combout  = (\inst24|Selector16~0_combout ) # ((\inst24|next_ack~1_combout  & ((\inst24|state.STATE_REG_ADDR~regout ) # (\inst24|state.STATE_RX_DATA~regout ))))

	.clk(gnd),
	.dataa(\inst24|state.STATE_REG_ADDR~regout ),
	.datab(\inst24|state.STATE_RX_DATA~regout ),
	.datac(\inst24|next_ack~1_combout ),
	.datad(\inst24|Selector16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector16~1 .lut_mask = "ffe0";
defparam \inst24|Selector16~1 .operation_mode = "normal";
defparam \inst24|Selector16~1 .output_mode = "comb_only";
defparam \inst24|Selector16~1 .register_cascade_mode = "off";
defparam \inst24|Selector16~1 .sum_lutc_input = "datac";
defparam \inst24|Selector16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxii_lcell \inst24|ack (
// Equation(s):
// \inst24|ack~regout  = DFFEAS((\inst24|Selector16~1_combout ) # ((\inst24|state.STATE_DEV_ADDR~regout  & (\inst24|data[0]~4_combout  & \inst24|Equal0~2 ))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|state.STATE_DEV_ADDR~regout ),
	.datab(\inst24|data[0]~4_combout ),
	.datac(\inst24|Equal0~2 ),
	.datad(\inst24|Selector16~1_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|ack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|ack .lut_mask = "ff80";
defparam \inst24|ack .operation_mode = "normal";
defparam \inst24|ack .output_mode = "reg_only";
defparam \inst24|ack .register_cascade_mode = "off";
defparam \inst24|ack .sum_lutc_input = "datac";
defparam \inst24|ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxii_lcell \inst24|Selector6~5 (
// Equation(s):
// \inst24|Selector6~5_combout  = (\inst24|scl_edge_det|q0~regout  & (!\inst24|scl_edge_det|q1~regout  & (!\inst24|ack~regout  & \inst24|Selector6~4_combout )))

	.clk(gnd),
	.dataa(\inst24|scl_edge_det|q0~regout ),
	.datab(\inst24|scl_edge_det|q1~regout ),
	.datac(\inst24|ack~regout ),
	.datad(\inst24|Selector6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector6~5 .lut_mask = "0200";
defparam \inst24|Selector6~5 .operation_mode = "normal";
defparam \inst24|Selector6~5 .output_mode = "comb_only";
defparam \inst24|Selector6~5 .register_cascade_mode = "off";
defparam \inst24|Selector6~5 .sum_lutc_input = "datac";
defparam \inst24|Selector6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \inst24|rx_reg[2] (
// Equation(s):
// \inst24|rx_reg [2] = DFFEAS((((\inst24|rx_reg [1]))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|rx_reg [1]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|rx_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_reg[2] .lut_mask = "ff00";
defparam \inst24|rx_reg[2] .operation_mode = "normal";
defparam \inst24|rx_reg[2] .output_mode = "reg_only";
defparam \inst24|rx_reg[2] .register_cascade_mode = "off";
defparam \inst24|rx_reg[2] .sum_lutc_input = "datac";
defparam \inst24|rx_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \inst24|rx_reg[3] (
// Equation(s):
// \inst24|rx_reg [3] = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , \inst24|rx_reg [2], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|rx_reg [2]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|rx_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_reg[3] .lut_mask = "0000";
defparam \inst24|rx_reg[3] .operation_mode = "normal";
defparam \inst24|rx_reg[3] .output_mode = "reg_only";
defparam \inst24|rx_reg[3] .register_cascade_mode = "off";
defparam \inst24|rx_reg[3] .sum_lutc_input = "datac";
defparam \inst24|rx_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \inst24|rx_reg[1] (
// Equation(s):
// \inst24|Add1~0  = G1_rx_reg[1] $ (((\i2c_sda~0 ) # ((\inst24|rx_reg [0]))))
// \inst24|rx_reg [1] = DFFEAS(\inst24|Add1~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector6~5_combout , \inst24|rx_reg [0], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\i2c_sda~0 ),
	.datab(\inst24|rx_reg [0]),
	.datac(\inst24|rx_reg [0]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Add1~0 ),
	.regout(\inst24|rx_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|rx_reg[1] .lut_mask = "1e1e";
defparam \inst24|rx_reg[1] .operation_mode = "normal";
defparam \inst24|rx_reg[1] .output_mode = "reg_and_comb";
defparam \inst24|rx_reg[1] .register_cascade_mode = "off";
defparam \inst24|rx_reg[1] .sum_lutc_input = "qfbk";
defparam \inst24|rx_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \inst24|Selector17~0 (
// Equation(s):
// \inst24|Selector17~0_combout  = ((\inst24|next_state~6_combout  & (\inst24|state.STATE_RX_DATA~regout  & \inst24|next_ack~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst24|next_state~6_combout ),
	.datac(\inst24|state.STATE_RX_DATA~regout ),
	.datad(\inst24|next_ack~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector17~0 .lut_mask = "c000";
defparam \inst24|Selector17~0 .operation_mode = "normal";
defparam \inst24|Selector17~0 .output_mode = "comb_only";
defparam \inst24|Selector17~0 .register_cascade_mode = "off";
defparam \inst24|Selector17~0 .sum_lutc_input = "datac";
defparam \inst24|Selector17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \inst24|data[2] (
// Equation(s):
// \inst24|data [2] = DFFEAS((((\inst24|rx_reg [1]))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~0_combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|rx_reg [1]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst24|Selector17~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[2] .lut_mask = "ff00";
defparam \inst24|data[2] .operation_mode = "normal";
defparam \inst24|data[2] .output_mode = "reg_only";
defparam \inst24|data[2] .register_cascade_mode = "off";
defparam \inst24|data[2] .sum_lutc_input = "datac";
defparam \inst24|data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \inst24|write_req_reg (
// Equation(s):
// \inst24|write_req_reg~regout  = DFFEAS(\inst24|write_req_reg~regout  $ (((\inst24|ack~regout  & (\inst24|state.STATE_RX_DATA~regout  & \inst24|scl_edge_det|out )))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|ack~regout ),
	.datab(\inst24|write_req_reg~regout ),
	.datac(\inst24|state.STATE_RX_DATA~regout ),
	.datad(\inst24|scl_edge_det|out ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|write_req_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|write_req_reg .lut_mask = "6ccc";
defparam \inst24|write_req_reg .operation_mode = "normal";
defparam \inst24|write_req_reg .output_mode = "reg_only";
defparam \inst24|write_req_reg .register_cascade_mode = "off";
defparam \inst24|write_req_reg .sum_lutc_input = "datac";
defparam \inst24|write_req_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \inst24|next_addr~1 (
// Equation(s):
// \inst24|next_addr~1_combout  = (\inst24|addr [0] $ (((\inst24|next_state~6_combout  & \inst24|next_ack~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst24|next_state~6_combout ),
	.datac(\inst24|addr [0]),
	.datad(\inst24|next_ack~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|next_addr~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|next_addr~1 .lut_mask = "3cf0";
defparam \inst24|next_addr~1 .operation_mode = "normal";
defparam \inst24|next_addr~1 .output_mode = "comb_only";
defparam \inst24|next_addr~1 .register_cascade_mode = "off";
defparam \inst24|next_addr~1 .sum_lutc_input = "datac";
defparam \inst24|next_addr~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \inst24|Selector17~2 (
// Equation(s):
// \inst24|Selector17~2_combout  = ((\inst24|next_state~6_combout  & (\inst24|state.STATE_REG_ADDR~regout  & \inst24|next_ack~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst24|next_state~6_combout ),
	.datac(\inst24|state.STATE_REG_ADDR~regout ),
	.datad(\inst24|next_ack~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector17~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector17~2 .lut_mask = "c000";
defparam \inst24|Selector17~2 .operation_mode = "normal";
defparam \inst24|Selector17~2 .output_mode = "comb_only";
defparam \inst24|Selector17~2 .register_cascade_mode = "off";
defparam \inst24|Selector17~2 .sum_lutc_input = "datac";
defparam \inst24|Selector17~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \inst24|addr[0] (
// Equation(s):
// \inst24|addr [0] = DFFEAS(((\inst24|Selector17~2_combout  & (!\i2c_sda~0 )) # (!\inst24|Selector17~2_combout  & ((\inst24|addr [0])))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , \inst24|next_addr~1_combout , , , \inst24|state.STATE_RX_DATA~regout 
// )

	.clk(\cy_ifclk~combout ),
	.dataa(\i2c_sda~0 ),
	.datab(\inst24|addr [0]),
	.datac(\inst24|next_addr~1_combout ),
	.datad(\inst24|Selector17~2_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst24|state.STATE_RX_DATA~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|addr[0] .lut_mask = "55cc";
defparam \inst24|addr[0] .operation_mode = "normal";
defparam \inst24|addr[0] .output_mode = "reg_only";
defparam \inst24|addr[0] .register_cascade_mode = "off";
defparam \inst24|addr[0] .sum_lutc_input = "datac";
defparam \inst24|addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \inst24|write_req_det|q0 (
// Equation(s):
// \inst24|write_req_det|out  = ((L3_q0 $ (\inst24|write_req_det|q1~regout )))
// \inst24|write_req_det|q0~regout  = DFFEAS(\inst24|write_req_det|out , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , \inst24|write_req_reg~regout , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|write_req_reg~regout ),
	.datad(\inst24|write_req_det|q1~regout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|write_req_det|out ),
	.regout(\inst24|write_req_det|q0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|write_req_det|q0 .lut_mask = "0ff0";
defparam \inst24|write_req_det|q0 .operation_mode = "normal";
defparam \inst24|write_req_det|q0 .output_mode = "reg_and_comb";
defparam \inst24|write_req_det|q0 .register_cascade_mode = "off";
defparam \inst24|write_req_det|q0 .sum_lutc_input = "qfbk";
defparam \inst24|write_req_det|q0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \inst24|Add2~1 (
// Equation(s):
// \inst24|Add2~1_combout  = ((\inst24|addr [0] $ (\inst24|addr [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|addr [0]),
	.datad(\inst24|addr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Add2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Add2~1 .lut_mask = "0ff0";
defparam \inst24|Add2~1 .operation_mode = "normal";
defparam \inst24|Add2~1 .output_mode = "comb_only";
defparam \inst24|Add2~1 .register_cascade_mode = "off";
defparam \inst24|Add2~1 .sum_lutc_input = "datac";
defparam \inst24|Add2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \inst24|Selector17~1 (
// Equation(s):
// \inst24|Selector17~1_combout  = (\inst24|next_state~6_combout  & (\inst24|next_ack~0_combout  & ((\inst24|state.STATE_REG_ADDR~regout ) # (\inst24|state.STATE_RX_DATA~regout ))))

	.clk(gnd),
	.dataa(\inst24|state.STATE_REG_ADDR~regout ),
	.datab(\inst24|next_state~6_combout ),
	.datac(\inst24|state.STATE_RX_DATA~regout ),
	.datad(\inst24|next_ack~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Selector17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Selector17~1 .lut_mask = "c800";
defparam \inst24|Selector17~1 .operation_mode = "normal";
defparam \inst24|Selector17~1 .output_mode = "comb_only";
defparam \inst24|Selector17~1 .register_cascade_mode = "off";
defparam \inst24|Selector17~1 .sum_lutc_input = "datac";
defparam \inst24|Selector17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \inst24|addr[1] (
// Equation(s):
// \inst24|addr [1] = DFFEAS((\inst24|state.STATE_RX_DATA~regout  & (((\inst24|Add2~1_combout )))) # (!\inst24|state.STATE_RX_DATA~regout  & (\i2c_sda~0  $ (((!\inst24|rx_reg [0]))))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , 
// \inst24|Selector17~1_combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|state.STATE_RX_DATA~regout ),
	.datab(\i2c_sda~0 ),
	.datac(\inst24|Add2~1_combout ),
	.datad(\inst24|rx_reg [0]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst24|Selector17~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|addr[1] .lut_mask = "e4b1";
defparam \inst24|addr[1] .operation_mode = "normal";
defparam \inst24|addr[1] .output_mode = "reg_only";
defparam \inst24|addr[1] .register_cascade_mode = "off";
defparam \inst24|addr[1] .sum_lutc_input = "datac";
defparam \inst24|addr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \inst24|write_req_det|q1 (
// Equation(s):
// \inst25|Decoder0~4  = (\inst24|addr [0] & (!\inst24|addr [1] & (\inst24|write_req_det|q0~regout  $ (L3_q1))))
// \inst24|write_req_det|q1~regout  = DFFEAS(\inst25|Decoder0~4 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , , \inst24|write_req_det|q0~regout , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|addr [0]),
	.datab(\inst24|write_req_det|q0~regout ),
	.datac(\inst24|write_req_det|q0~regout ),
	.datad(\inst24|addr [1]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|Decoder0~4 ),
	.regout(\inst24|write_req_det|q1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|write_req_det|q1 .lut_mask = "0028";
defparam \inst24|write_req_det|q1 .operation_mode = "normal";
defparam \inst24|write_req_det|q1 .output_mode = "reg_and_comb";
defparam \inst24|write_req_det|q1 .register_cascade_mode = "off";
defparam \inst24|write_req_det|q1 .sum_lutc_input = "qfbk";
defparam \inst24|write_req_det|q1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \inst24|Add2~0 (
// Equation(s):
// \inst24|Add2~0_combout  = ((\inst24|addr [1] & ((\inst24|addr [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst24|addr [1]),
	.datac(vcc),
	.datad(\inst24|addr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst24|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|Add2~0 .lut_mask = "cc00";
defparam \inst24|Add2~0 .operation_mode = "normal";
defparam \inst24|Add2~0 .output_mode = "comb_only";
defparam \inst24|Add2~0 .register_cascade_mode = "off";
defparam \inst24|Add2~0 .sum_lutc_input = "datac";
defparam \inst24|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \inst24|addr[2] (
// Equation(s):
// \inst24|addr [2] = DFFEAS((\inst24|state.STATE_RX_DATA~regout  & ((\inst24|addr [2] $ (\inst24|Add2~0_combout )))) # (!\inst24|state.STATE_RX_DATA~regout  & (!\inst24|Add1~0 )), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~1_combout 
// , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|Add1~0 ),
	.datab(\inst24|state.STATE_RX_DATA~regout ),
	.datac(\inst24|addr [2]),
	.datad(\inst24|Add2~0_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst24|Selector17~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|addr[2] .lut_mask = "1dd1";
defparam \inst24|addr[2] .operation_mode = "normal";
defparam \inst24|addr[2] .output_mode = "reg_only";
defparam \inst24|addr[2] .register_cascade_mode = "off";
defparam \inst24|addr[2] .sum_lutc_input = "datac";
defparam \inst24|addr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \inst25|Decoder0~6 (
// Equation(s):
// \inst25|Decoder0~6_combout  = (\inst24|write_req_det|out  & (!\inst24|addr [1] & (!\inst24|addr [2] & !\inst24|addr [0])))

	.clk(gnd),
	.dataa(\inst24|write_req_det|out ),
	.datab(\inst24|addr [1]),
	.datac(\inst24|addr [2]),
	.datad(\inst24|addr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|Decoder0~6 .lut_mask = "0002";
defparam \inst25|Decoder0~6 .operation_mode = "normal";
defparam \inst25|Decoder0~6 .output_mode = "comb_only";
defparam \inst25|Decoder0~6 .register_cascade_mode = "off";
defparam \inst25|Decoder0~6 .sum_lutc_input = "datac";
defparam \inst25|Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \inst25|mem[0][2] (
// Equation(s):
// \inst25|fx2if_rst_n  = (((!\cy_pa0~combout ) # (!H1_mem[0][2])))

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|data [2]),
	.datad(\cy_pa0~combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|fx2if_rst_n ),
	.regout(\inst25|mem[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[0][2] .lut_mask = "0fff";
defparam \inst25|mem[0][2] .operation_mode = "normal";
defparam \inst25|mem[0][2] .output_mode = "comb_only";
defparam \inst25|mem[0][2] .register_cascade_mode = "off";
defparam \inst25|mem[0][2] .sum_lutc_input = "qfbk";
defparam \inst25|mem[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \inst9|write_req_det|q0 (
// Equation(s):
// \inst9|write_req_det|out  = \inst9|write_req_det|q1~regout  $ ((((L1_q0))))
// \inst9|write_req_det|q0~regout  = DFFEAS(\inst9|write_req_det|out , GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , , \cy_pa7~combout , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst9|write_req_det|q1~regout ),
	.datab(vcc),
	.datac(\cy_pa7~combout ),
	.datad(vcc),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|write_req_det|out ),
	.regout(\inst9|write_req_det|q0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|write_req_det|q0 .lut_mask = "5a5a";
defparam \inst9|write_req_det|q0 .operation_mode = "normal";
defparam \inst9|write_req_det|q0 .output_mode = "reg_and_comb";
defparam \inst9|write_req_det|q0 .register_cascade_mode = "off";
defparam \inst9|write_req_det|q0 .sum_lutc_input = "qfbk";
defparam \inst9|write_req_det|q0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \inst9|state.STATE_TRANSITION (
// Equation(s):
// \inst9|state.STATE_TRANSITION~regout  = DFFEAS(((\inst9|state.STATE_READ~regout  & (\inst9|write_req_det|q0~regout  $ (\inst9|write_req_det|q1~regout )))), GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst9|write_req_det|q0~regout ),
	.datac(\inst9|write_req_det|q1~regout ),
	.datad(\inst9|state.STATE_READ~regout ),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|state.STATE_TRANSITION~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|state.STATE_TRANSITION .lut_mask = "3c00";
defparam \inst9|state.STATE_TRANSITION .operation_mode = "normal";
defparam \inst9|state.STATE_TRANSITION .output_mode = "reg_only";
defparam \inst9|state.STATE_TRANSITION .register_cascade_mode = "off";
defparam \inst9|state.STATE_TRANSITION .sum_lutc_input = "datac";
defparam \inst9|state.STATE_TRANSITION .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \inst9|state.STATE_WRITE (
// Equation(s):
// \inst9|state.STATE_WRITE~regout  = DFFEAS((\inst9|state.STATE_TRANSITION~regout ) # ((!\inst9|state.STATE_IDLE~regout  & (\inst9|write_req_det|q1~regout  $ (\inst9|write_req_det|q0~regout )))), GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , , , , , 
// )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst9|write_req_det|q1~regout ),
	.datab(\inst9|write_req_det|q0~regout ),
	.datac(\inst9|state.STATE_IDLE~regout ),
	.datad(\inst9|state.STATE_TRANSITION~regout ),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|state.STATE_WRITE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|state.STATE_WRITE .lut_mask = "ff06";
defparam \inst9|state.STATE_WRITE .operation_mode = "normal";
defparam \inst9|state.STATE_WRITE .output_mode = "reg_only";
defparam \inst9|state.STATE_WRITE .register_cascade_mode = "off";
defparam \inst9|state.STATE_WRITE .sum_lutc_input = "datac";
defparam \inst9|state.STATE_WRITE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \inst9|Selector2~4 (
// Equation(s):
// \inst9|Selector2~4_combout  = ((\inst9|state.STATE_READ~regout ) # ((!\inst9|state.STATE_IDLE~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst9|state.STATE_READ~regout ),
	.datac(\inst9|state.STATE_IDLE~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|Selector2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|Selector2~4 .lut_mask = "cfcf";
defparam \inst9|Selector2~4 .operation_mode = "normal";
defparam \inst9|Selector2~4 .output_mode = "comb_only";
defparam \inst9|Selector2~4 .register_cascade_mode = "off";
defparam \inst9|Selector2~4 .sum_lutc_input = "datac";
defparam \inst9|Selector2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \inst9|state.STATE_IDLE (
// Equation(s):
// \inst9|state.STATE_IDLE~regout  = DFFEAS((!\inst9|state.STATE_WRITE~regout  & ((\cy_flagc~combout ) # ((\inst9|write_req_det|out ) # (!\inst9|Selector2~4_combout )))), GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\cy_flagc~combout ),
	.datab(\inst9|write_req_det|out ),
	.datac(\inst9|state.STATE_WRITE~regout ),
	.datad(\inst9|Selector2~4_combout ),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|state.STATE_IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|state.STATE_IDLE .lut_mask = "0e0f";
defparam \inst9|state.STATE_IDLE .operation_mode = "normal";
defparam \inst9|state.STATE_IDLE .output_mode = "reg_only";
defparam \inst9|state.STATE_IDLE .register_cascade_mode = "off";
defparam \inst9|state.STATE_IDLE .sum_lutc_input = "datac";
defparam \inst9|state.STATE_IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \inst9|state.STATE_READ (
// Equation(s):
// \inst9|state.STATE_READ~regout  = DFFEAS((\cy_flagc~combout  & (!\inst9|write_req_det|out  & ((\inst9|state.STATE_READ~regout ) # (!\inst9|state.STATE_IDLE~regout )))), GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\cy_flagc~combout ),
	.datab(\inst9|state.STATE_IDLE~regout ),
	.datac(\inst9|write_req_det|out ),
	.datad(\inst9|state.STATE_READ~regout ),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|state.STATE_READ~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|state.STATE_READ .lut_mask = "0a02";
defparam \inst9|state.STATE_READ .operation_mode = "normal";
defparam \inst9|state.STATE_READ .output_mode = "reg_only";
defparam \inst9|state.STATE_READ .register_cascade_mode = "off";
defparam \inst9|state.STATE_READ .sum_lutc_input = "datac";
defparam \inst9|state.STATE_READ .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \inst9|write_req_det|q1 (
// Equation(s):
// \inst9|data_out_valid~0  = (\cy_flagc~combout  & (\inst9|state.STATE_READ~regout  & (\inst9|write_req_det|q0~regout  $ (!L1_q1))))
// \inst9|write_req_det|q1~regout  = DFFEAS(\inst9|data_out_valid~0 , GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , , \inst9|write_req_det|q0~regout , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\cy_flagc~combout ),
	.datab(\inst9|write_req_det|q0~regout ),
	.datac(\inst9|write_req_det|q0~regout ),
	.datad(\inst9|state.STATE_READ~regout ),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|data_out_valid~0 ),
	.regout(\inst9|write_req_det|q1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|write_req_det|q1 .lut_mask = "8200";
defparam \inst9|write_req_det|q1 .operation_mode = "normal";
defparam \inst9|write_req_det|q1 .output_mode = "reg_and_comb";
defparam \inst9|write_req_det|q1 .register_cascade_mode = "off";
defparam \inst9|write_req_det|q1 .sum_lutc_input = "qfbk";
defparam \inst9|write_req_det|q1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \inst24|data[0] (
// Equation(s):
// \inst24|data [0] = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~0_combout , \i2c_sda~0 , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_sda~0 ),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector17~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[0] .lut_mask = "0000";
defparam \inst24|data[0] .operation_mode = "normal";
defparam \inst24|data[0] .output_mode = "reg_only";
defparam \inst24|data[0] .register_cascade_mode = "off";
defparam \inst24|data[0] .sum_lutc_input = "datac";
defparam \inst24|data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \inst25|mem[5][0] (
// Equation(s):
// \inst25|mem[5][0]~regout  = DFFEAS((\inst24|addr [2] & ((\inst25|Decoder0~4  & (\inst24|data [0])) # (!\inst25|Decoder0~4  & ((\inst25|mem[5][0]~regout ))))) # (!\inst24|addr [2] & (((\inst25|mem[5][0]~regout )))), GLOBAL(\cy_ifclk~combout ), 
// \cy_pa0~combout , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst24|addr [2]),
	.datab(\inst24|data [0]),
	.datac(\inst25|Decoder0~4 ),
	.datad(\inst25|mem[5][0]~regout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst25|mem[5][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[5][0] .lut_mask = "df80";
defparam \inst25|mem[5][0] .operation_mode = "normal";
defparam \inst25|mem[5][0] .output_mode = "reg_only";
defparam \inst25|mem[5][0] .register_cascade_mode = "off";
defparam \inst25|mem[5][0] .sum_lutc_input = "datac";
defparam \inst25|mem[5][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \inst15|Equal1~1 (
// Equation(s):
// \inst15|Equal1~1_combout  = (!\cy_fd~7  & (!\cy_fd~5  & (\cy_fd~6  & \cy_fd~4 )))

	.clk(gnd),
	.dataa(\cy_fd~7 ),
	.datab(\cy_fd~5 ),
	.datac(\cy_fd~6 ),
	.datad(\cy_fd~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Equal1~1 .lut_mask = "1000";
defparam \inst15|Equal1~1 .operation_mode = "normal";
defparam \inst15|Equal1~1 .output_mode = "comb_only";
defparam \inst15|Equal1~1 .register_cascade_mode = "off";
defparam \inst15|Equal1~1 .sum_lutc_input = "datac";
defparam \inst15|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \inst15|Equal1~0 (
// Equation(s):
// \inst15|Equal1~0_combout  = (((\cy_fd~1  & \cy_fd~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cy_fd~1 ),
	.datad(\cy_fd~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Equal1~0 .lut_mask = "f000";
defparam \inst15|Equal1~0 .operation_mode = "normal";
defparam \inst15|Equal1~0 .output_mode = "comb_only";
defparam \inst15|Equal1~0 .register_cascade_mode = "off";
defparam \inst15|Equal1~0 .sum_lutc_input = "datac";
defparam \inst15|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \inst15|Equal1~2 (
// Equation(s):
// \inst15|Equal1~2_combout  = (\inst15|Equal1~1_combout  & (\cy_fd~2  & (\cy_fd~3  & \inst15|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\inst15|Equal1~1_combout ),
	.datab(\cy_fd~2 ),
	.datac(\cy_fd~3 ),
	.datad(\inst15|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Equal1~2 .lut_mask = "8000";
defparam \inst15|Equal1~2 .operation_mode = "normal";
defparam \inst15|Equal1~2 .output_mode = "comb_only";
defparam \inst15|Equal1~2 .register_cascade_mode = "off";
defparam \inst15|Equal1~2 .sum_lutc_input = "datac";
defparam \inst15|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \inst15|Equal0~1 (
// Equation(s):
// \inst15|Equal0~1_combout  = (\cy_fd~7  & (\cy_fd~5  & (!\cy_fd~6  & !\cy_fd~4 )))

	.clk(gnd),
	.dataa(\cy_fd~7 ),
	.datab(\cy_fd~5 ),
	.datac(\cy_fd~6 ),
	.datad(\cy_fd~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Equal0~1 .lut_mask = "0008";
defparam \inst15|Equal0~1 .operation_mode = "normal";
defparam \inst15|Equal0~1 .output_mode = "comb_only";
defparam \inst15|Equal0~1 .register_cascade_mode = "off";
defparam \inst15|Equal0~1 .sum_lutc_input = "datac";
defparam \inst15|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \inst15|Equal0~0 (
// Equation(s):
// \inst15|Equal0~0_combout  = (((!\cy_fd~1  & !\cy_fd~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cy_fd~1 ),
	.datad(\cy_fd~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Equal0~0 .lut_mask = "000f";
defparam \inst15|Equal0~0 .operation_mode = "normal";
defparam \inst15|Equal0~0 .output_mode = "comb_only";
defparam \inst15|Equal0~0 .register_cascade_mode = "off";
defparam \inst15|Equal0~0 .sum_lutc_input = "datac";
defparam \inst15|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \inst15|Equal0~2 (
// Equation(s):
// \inst15|Equal0~2_combout  = (\inst15|Equal0~1_combout  & (!\cy_fd~2  & (!\cy_fd~3  & \inst15|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\inst15|Equal0~1_combout ),
	.datab(\cy_fd~2 ),
	.datac(\cy_fd~3 ),
	.datad(\inst15|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Equal0~2 .lut_mask = "0200";
defparam \inst15|Equal0~2 .operation_mode = "normal";
defparam \inst15|Equal0~2 .output_mode = "comb_only";
defparam \inst15|Equal0~2 .register_cascade_mode = "off";
defparam \inst15|Equal0~2 .sum_lutc_input = "datac";
defparam \inst15|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \inst25|mem[0][0] (
// Equation(s):
// \inst25|buf_rst_n  = (((!\cy_pa0~combout ) # (!H1_mem[0][0])))

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|data [0]),
	.datad(\cy_pa0~combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|buf_rst_n ),
	.regout(\inst25|mem[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[0][0] .lut_mask = "0fff";
defparam \inst25|mem[0][0] .operation_mode = "normal";
defparam \inst25|mem[0][0] .output_mode = "comb_only";
defparam \inst25|mem[0][0] .register_cascade_mode = "off";
defparam \inst25|mem[0][0] .sum_lutc_input = "qfbk";
defparam \inst25|mem[0][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \inst15|state.STATE_MARKER_1_1 (
// Equation(s):
// \inst15|Selector13~0  = (\inst15|Equal1~2_combout  & (((F1_state.STATE_MARKER_1_1 & \inst9|data_out_valid~0 ))))
// \inst15|state.STATE_MARKER_1_1~regout  = DFFEAS(\inst15|Selector13~0 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst9|data_out_valid~0 , \inst15|state.STATE_SKIP_1_0~regout , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|Equal1~2_combout ),
	.datab(vcc),
	.datac(\inst15|state.STATE_SKIP_1_0~regout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|data_out_valid~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Selector13~0 ),
	.regout(\inst15|state.STATE_MARKER_1_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_MARKER_1_1 .lut_mask = "a000";
defparam \inst15|state.STATE_MARKER_1_1 .operation_mode = "normal";
defparam \inst15|state.STATE_MARKER_1_1 .output_mode = "reg_and_comb";
defparam \inst15|state.STATE_MARKER_1_1 .register_cascade_mode = "off";
defparam \inst15|state.STATE_MARKER_1_1 .sum_lutc_input = "qfbk";
defparam \inst15|state.STATE_MARKER_1_1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \inst15|state.STATE_SKIP_0_0 (
// Equation(s):
// \inst15|state.STATE_SKIP_0_0~regout  = DFFEAS((\inst9|data_out_valid~0  & (\inst15|Equal0~2_combout  & ((!\inst15|state.STATE_MARKER_0_0~regout )))) # (!\inst9|data_out_valid~0  & (((\inst15|state.STATE_SKIP_0_0~regout )))), GLOBAL(\cy_ifclk~combout ), 
// !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|Equal0~2_combout ),
	.datab(\inst15|state.STATE_SKIP_0_0~regout ),
	.datac(\inst15|state.STATE_MARKER_0_0~regout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|state.STATE_SKIP_0_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_SKIP_0_0 .lut_mask = "0acc";
defparam \inst15|state.STATE_SKIP_0_0 .operation_mode = "normal";
defparam \inst15|state.STATE_SKIP_0_0 .output_mode = "reg_only";
defparam \inst15|state.STATE_SKIP_0_0 .register_cascade_mode = "off";
defparam \inst15|state.STATE_SKIP_0_0 .sum_lutc_input = "datac";
defparam \inst15|state.STATE_SKIP_0_0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \inst15|state.STATE_MARKER_0_1 (
// Equation(s):
// \inst15|WideOr0~0  = (\inst15|state.STATE_MARKER_0_0~regout  & (((!F1_state.STATE_MARKER_0_1))))
// \inst15|state.STATE_MARKER_0_1~regout  = DFFEAS(\inst15|WideOr0~0 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst9|data_out_valid~0 , \inst15|state.STATE_SKIP_0_0~regout , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|state.STATE_MARKER_0_0~regout ),
	.datab(vcc),
	.datac(\inst15|state.STATE_SKIP_0_0~regout ),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|data_out_valid~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|WideOr0~0 ),
	.regout(\inst15|state.STATE_MARKER_0_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_MARKER_0_1 .lut_mask = "0a0a";
defparam \inst15|state.STATE_MARKER_0_1 .operation_mode = "normal";
defparam \inst15|state.STATE_MARKER_0_1 .output_mode = "reg_and_comb";
defparam \inst15|state.STATE_MARKER_0_1 .register_cascade_mode = "off";
defparam \inst15|state.STATE_MARKER_0_1 .sum_lutc_input = "qfbk";
defparam \inst15|state.STATE_MARKER_0_1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \inst15|Selector0~1 (
// Equation(s):
// \inst15|Selector0~1_combout  = (\inst15|Equal1~2_combout  & (!\inst9|data_out_valid~0  & ((\inst15|state.STATE_MARKER_1_0~regout ) # (\inst15|state.STATE_MARKER_1_1~regout )))) # (!\inst15|Equal1~2_combout  & ((\inst15|state.STATE_MARKER_1_0~regout ) # 
// ((\inst15|state.STATE_MARKER_1_1~regout ))))

	.clk(gnd),
	.dataa(\inst15|Equal1~2_combout ),
	.datab(\inst15|state.STATE_MARKER_1_0~regout ),
	.datac(\inst15|state.STATE_MARKER_1_1~regout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Selector0~1 .lut_mask = "54fc";
defparam \inst15|Selector0~1 .operation_mode = "normal";
defparam \inst15|Selector0~1 .output_mode = "comb_only";
defparam \inst15|Selector0~1 .register_cascade_mode = "off";
defparam \inst15|Selector0~1 .sum_lutc_input = "datac";
defparam \inst15|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \inst15|Selector0~2 (
// Equation(s):
// \inst15|Selector0~2_combout  = (!\inst15|Selector0~1_combout  & ((\inst15|WideOr0~0 ) # ((\inst15|Equal0~2_combout  & \inst9|data_out_valid~0 ))))

	.clk(gnd),
	.dataa(\inst15|WideOr0~0 ),
	.datab(\inst15|Equal0~2_combout ),
	.datac(\inst15|Selector0~1_combout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Selector0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Selector0~2 .lut_mask = "0e0a";
defparam \inst15|Selector0~2 .operation_mode = "normal";
defparam \inst15|Selector0~2 .output_mode = "comb_only";
defparam \inst15|Selector0~2 .register_cascade_mode = "off";
defparam \inst15|Selector0~2 .sum_lutc_input = "datac";
defparam \inst15|Selector0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \inst15|state.STATE_SUCCESS (
// Equation(s):
// \inst15|state.STATE_SUCCESS~regout  = DFFEAS(((\inst15|Selector8~0_combout ) # ((\inst15|state.STATE_SUCCESS~regout  & \inst1|ef_n~regout ))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst15|state.STATE_SUCCESS~regout ),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst15|Selector8~0_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|state.STATE_SUCCESS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_SUCCESS .lut_mask = "ffc0";
defparam \inst15|state.STATE_SUCCESS .operation_mode = "normal";
defparam \inst15|state.STATE_SUCCESS .output_mode = "reg_only";
defparam \inst15|state.STATE_SUCCESS .register_cascade_mode = "off";
defparam \inst15|state.STATE_SUCCESS .sum_lutc_input = "datac";
defparam \inst15|state.STATE_SUCCESS .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \inst15|state.STATE_MARKER_1_0 (
// Equation(s):
// \inst15|Selector12~0  = (\inst15|WideOr0~0  & (((!\inst15|state.STATE_MARKER_1_1~regout  & !F1_state.STATE_MARKER_1_0)))) # (!\inst15|WideOr0~0  & (\inst15|Equal0~2_combout ))
// \inst15|state.STATE_MARKER_1_0~regout  = DFFEAS(\inst15|Selector12~0 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst9|data_out_valid~0 , \inst15|state.STATE_SKIP_0_1~regout , , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|Equal0~2_combout ),
	.datab(\inst15|state.STATE_MARKER_1_1~regout ),
	.datac(\inst15|state.STATE_SKIP_0_1~regout ),
	.datad(\inst15|WideOr0~0 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|data_out_valid~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Selector12~0 ),
	.regout(\inst15|state.STATE_MARKER_1_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_MARKER_1_0 .lut_mask = "03aa";
defparam \inst15|state.STATE_MARKER_1_0 .operation_mode = "normal";
defparam \inst15|state.STATE_MARKER_1_0 .output_mode = "reg_and_comb";
defparam \inst15|state.STATE_MARKER_1_0 .register_cascade_mode = "off";
defparam \inst15|state.STATE_MARKER_1_0 .sum_lutc_input = "qfbk";
defparam \inst15|state.STATE_MARKER_1_0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \inst15|Selector12~1 (
// Equation(s):
// \inst15|Selector12~1_combout  = (\inst15|Selector12~0 ) # (((\inst15|state.STATE_MARKER_1_0~regout  & \inst15|Equal1~2_combout )) # (!\inst9|data_out_valid~0 ))

	.clk(gnd),
	.dataa(\inst15|state.STATE_MARKER_1_0~regout ),
	.datab(\inst15|Equal1~2_combout ),
	.datac(\inst15|Selector12~0 ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Selector12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Selector12~1 .lut_mask = "f8ff";
defparam \inst15|Selector12~1 .operation_mode = "normal";
defparam \inst15|Selector12~1 .output_mode = "comb_only";
defparam \inst15|Selector12~1 .register_cascade_mode = "off";
defparam \inst15|Selector12~1 .sum_lutc_input = "datac";
defparam \inst15|Selector12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \inst15|match_count[4] (
// Equation(s):
// \inst15|match_count [4] = DFFEAS((\inst15|match_count [4] & ((\inst15|Selector12~1_combout ) # ((\inst15|Selector7~0_combout  & \inst15|Add0~1_combout )))) # (!\inst15|match_count [4] & (\inst15|Selector7~0_combout  & (\inst15|Add0~1_combout ))), 
// GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|match_count [4]),
	.datab(\inst15|Selector7~0_combout ),
	.datac(\inst15|Add0~1_combout ),
	.datad(\inst15|Selector12~1_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|match_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|match_count[4] .lut_mask = "eac0";
defparam \inst15|match_count[4] .operation_mode = "normal";
defparam \inst15|match_count[4] .output_mode = "reg_only";
defparam \inst15|match_count[4] .register_cascade_mode = "off";
defparam \inst15|match_count[4] .sum_lutc_input = "datac";
defparam \inst15|match_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \inst15|match_count[1] (
// Equation(s):
// \inst15|match_count [1] = DFFEAS((\inst15|match_count [1] & ((\inst15|Selector12~1_combout ) # ((\inst15|Selector13~0  & !\inst15|match_count [0])))) # (!\inst15|match_count [1] & (\inst15|Selector13~0  & ((\inst15|match_count [0])))), 
// GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|Selector13~0 ),
	.datab(\inst15|Selector12~1_combout ),
	.datac(\inst15|match_count [0]),
	.datad(\inst15|match_count [1]),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|match_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|match_count[1] .lut_mask = "cea0";
defparam \inst15|match_count[1] .operation_mode = "normal";
defparam \inst15|match_count[1] .output_mode = "reg_only";
defparam \inst15|match_count[1] .register_cascade_mode = "off";
defparam \inst15|match_count[1] .sum_lutc_input = "datac";
defparam \inst15|match_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \inst15|Add0~2 (
// Equation(s):
// \inst15|Add0~2_combout  = ((\inst15|match_count [0] & ((\inst15|match_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|match_count [0]),
	.datac(vcc),
	.datad(\inst15|match_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Add0~2 .lut_mask = "cc00";
defparam \inst15|Add0~2 .operation_mode = "normal";
defparam \inst15|Add0~2 .output_mode = "comb_only";
defparam \inst15|Add0~2 .register_cascade_mode = "off";
defparam \inst15|Add0~2 .sum_lutc_input = "datac";
defparam \inst15|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \inst15|match_count[2] (
// Equation(s):
// \inst15|match_count [2] = DFFEAS((\inst15|match_count [2] & ((\inst15|Selector12~1_combout ) # ((\inst15|Selector13~0  & !\inst15|Add0~2_combout )))) # (!\inst15|match_count [2] & (((\inst15|Selector13~0  & \inst15|Add0~2_combout )))), 
// GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|match_count [2]),
	.datab(\inst15|Selector12~1_combout ),
	.datac(\inst15|Selector13~0 ),
	.datad(\inst15|Add0~2_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|match_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|match_count[2] .lut_mask = "d8a8";
defparam \inst15|match_count[2] .operation_mode = "normal";
defparam \inst15|match_count[2] .output_mode = "reg_only";
defparam \inst15|match_count[2] .register_cascade_mode = "off";
defparam \inst15|match_count[2] .sum_lutc_input = "datac";
defparam \inst15|match_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \inst15|Add0~0 (
// Equation(s):
// \inst15|Add0~0_combout  = ((\inst15|match_count [0] & (\inst15|match_count [2] & \inst15|match_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|match_count [0]),
	.datac(\inst15|match_count [2]),
	.datad(\inst15|match_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Add0~0 .lut_mask = "c000";
defparam \inst15|Add0~0 .operation_mode = "normal";
defparam \inst15|Add0~0 .output_mode = "comb_only";
defparam \inst15|Add0~0 .register_cascade_mode = "off";
defparam \inst15|Add0~0 .sum_lutc_input = "datac";
defparam \inst15|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \inst15|match_count[3] (
// Equation(s):
// \inst15|match_count [3] = DFFEAS((\inst15|match_count [3] & ((\inst15|Selector12~1_combout ) # ((!\inst15|Add0~0_combout  & \inst15|Selector13~0 )))) # (!\inst15|match_count [3] & (((\inst15|Add0~0_combout  & \inst15|Selector13~0 )))), 
// GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|Selector12~1_combout ),
	.datab(\inst15|match_count [3]),
	.datac(\inst15|Add0~0_combout ),
	.datad(\inst15|Selector13~0 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|match_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|match_count[3] .lut_mask = "bc88";
defparam \inst15|match_count[3] .operation_mode = "normal";
defparam \inst15|match_count[3] .output_mode = "reg_only";
defparam \inst15|match_count[3] .register_cascade_mode = "off";
defparam \inst15|match_count[3] .sum_lutc_input = "datac";
defparam \inst15|match_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \inst15|Add0~1 (
// Equation(s):
// \inst15|Add0~1_combout  = \inst15|match_count [4] $ ((((\inst15|Add0~0_combout  & \inst15|match_count [3]))))

	.clk(gnd),
	.dataa(\inst15|match_count [4]),
	.datab(vcc),
	.datac(\inst15|Add0~0_combout ),
	.datad(\inst15|match_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Add0~1 .lut_mask = "5aaa";
defparam \inst15|Add0~1 .operation_mode = "normal";
defparam \inst15|Add0~1 .output_mode = "comb_only";
defparam \inst15|Add0~1 .register_cascade_mode = "off";
defparam \inst15|Add0~1 .sum_lutc_input = "datac";
defparam \inst15|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \inst15|Selector7~0 (
// Equation(s):
// \inst15|Selector7~0_combout  = ((\inst15|Selector13~0  & ((!\inst15|Add0~1_combout ) # (!\inst15|Equal2~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|Equal2~0_combout ),
	.datac(\inst15|Add0~1_combout ),
	.datad(\inst15|Selector13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Selector7~0 .lut_mask = "3f00";
defparam \inst15|Selector7~0 .operation_mode = "normal";
defparam \inst15|Selector7~0 .output_mode = "comb_only";
defparam \inst15|Selector7~0 .register_cascade_mode = "off";
defparam \inst15|Selector7~0 .sum_lutc_input = "datac";
defparam \inst15|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \inst15|state.STATE_SKIP_1_1 (
// Equation(s):
// \inst15|state.STATE_SKIP_1_1~regout  = DFFEAS(((\inst15|Selector7~0_combout ) # ((\inst15|state.STATE_SKIP_1_1~regout  & !\inst9|data_out_valid~0 ))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst15|Selector7~0_combout ),
	.datac(\inst15|state.STATE_SKIP_1_1~regout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|state.STATE_SKIP_1_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_SKIP_1_1 .lut_mask = "ccfc";
defparam \inst15|state.STATE_SKIP_1_1 .operation_mode = "normal";
defparam \inst15|state.STATE_SKIP_1_1 .output_mode = "reg_only";
defparam \inst15|state.STATE_SKIP_1_1 .register_cascade_mode = "off";
defparam \inst15|state.STATE_SKIP_1_1 .sum_lutc_input = "datac";
defparam \inst15|state.STATE_SKIP_1_1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \inst15|Selector0~0 (
// Equation(s):
// \inst15|Selector0~0_combout  = (\inst9|data_out_valid~0  & ((\inst15|state.STATE_SKIP_1_1~regout ) # ((\inst15|state.STATE_SUCCESS~regout  & !\inst1|ef_n~regout )))) # (!\inst9|data_out_valid~0  & (\inst15|state.STATE_SUCCESS~regout  & 
// (!\inst1|ef_n~regout )))

	.clk(gnd),
	.dataa(\inst9|data_out_valid~0 ),
	.datab(\inst15|state.STATE_SUCCESS~regout ),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst15|state.STATE_SKIP_1_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Selector0~0 .lut_mask = "ae0c";
defparam \inst15|Selector0~0 .operation_mode = "normal";
defparam \inst15|Selector0~0 .output_mode = "comb_only";
defparam \inst15|Selector0~0 .register_cascade_mode = "off";
defparam \inst15|Selector0~0 .sum_lutc_input = "datac";
defparam \inst15|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \inst15|state.STATE_MARKER_0_0 (
// Equation(s):
// \inst15|state.STATE_MARKER_0_0~regout  = DFFEAS((!\inst15|Selector0~0_combout  & ((\inst15|Selector0~2_combout ) # ((!\inst9|data_out_valid~0  & \inst15|state.STATE_MARKER_0_0~regout )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|Selector0~2_combout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst15|Selector0~0_combout ),
	.datad(\inst15|state.STATE_MARKER_0_0~regout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|state.STATE_MARKER_0_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_MARKER_0_0 .lut_mask = "0b0a";
defparam \inst15|state.STATE_MARKER_0_0 .operation_mode = "normal";
defparam \inst15|state.STATE_MARKER_0_0 .output_mode = "reg_only";
defparam \inst15|state.STATE_MARKER_0_0 .register_cascade_mode = "off";
defparam \inst15|state.STATE_MARKER_0_0 .sum_lutc_input = "datac";
defparam \inst15|state.STATE_MARKER_0_0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \inst15|state.STATE_SKIP_0_1 (
// Equation(s):
// \inst15|state.STATE_SKIP_0_1~regout  = DFFEAS((\inst9|data_out_valid~0  & (\inst15|Equal0~2_combout  & ((\inst15|state.STATE_MARKER_0_1~regout )))) # (!\inst9|data_out_valid~0  & (((\inst15|state.STATE_SKIP_0_1~regout )))), GLOBAL(\cy_ifclk~combout ), 
// !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|Equal0~2_combout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst15|state.STATE_SKIP_0_1~regout ),
	.datad(\inst15|state.STATE_MARKER_0_1~regout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|state.STATE_SKIP_0_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_SKIP_0_1 .lut_mask = "b830";
defparam \inst15|state.STATE_SKIP_0_1 .operation_mode = "normal";
defparam \inst15|state.STATE_SKIP_0_1 .output_mode = "reg_only";
defparam \inst15|state.STATE_SKIP_0_1 .register_cascade_mode = "off";
defparam \inst15|state.STATE_SKIP_0_1 .sum_lutc_input = "datac";
defparam \inst15|state.STATE_SKIP_0_1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \inst15|state.STATE_SKIP_1_0 (
// Equation(s):
// \inst15|state.STATE_SKIP_1_0~regout  = DFFEAS((\inst9|data_out_valid~0  & (((\inst15|state.STATE_MARKER_1_0~regout  & \inst15|Equal1~2_combout )))) # (!\inst9|data_out_valid~0  & (\inst15|state.STATE_SKIP_1_0~regout )), GLOBAL(\cy_ifclk~combout ), 
// !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|state.STATE_SKIP_1_0~regout ),
	.datab(\inst15|state.STATE_MARKER_1_0~regout ),
	.datac(\inst15|Equal1~2_combout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|state.STATE_SKIP_1_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|state.STATE_SKIP_1_0 .lut_mask = "c0aa";
defparam \inst15|state.STATE_SKIP_1_0 .operation_mode = "normal";
defparam \inst15|state.STATE_SKIP_1_0 .output_mode = "reg_only";
defparam \inst15|state.STATE_SKIP_1_0 .register_cascade_mode = "off";
defparam \inst15|state.STATE_SKIP_1_0 .sum_lutc_input = "datac";
defparam \inst15|state.STATE_SKIP_1_0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \inst15|match_count[0] (
// Equation(s):
// \inst15|match_count [0] = DFFEAS(((\inst15|match_count [0] & ((\inst15|Selector12~1_combout ))) # (!\inst15|match_count [0] & (\inst15|Selector13~0 ))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst15|match_count [0]),
	.datac(\inst15|Selector13~0 ),
	.datad(\inst15|Selector12~1_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|match_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|match_count[0] .lut_mask = "fc30";
defparam \inst15|match_count[0] .operation_mode = "normal";
defparam \inst15|match_count[0] .output_mode = "reg_only";
defparam \inst15|match_count[0] .register_cascade_mode = "off";
defparam \inst15|match_count[0] .sum_lutc_input = "datac";
defparam \inst15|match_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \inst15|Equal2~0 (
// Equation(s):
// \inst15|Equal2~0_combout  = (\inst15|match_count [0] & (\inst15|match_count [1] & (\inst15|match_count [2] & \inst15|match_count [3])))

	.clk(gnd),
	.dataa(\inst15|match_count [0]),
	.datab(\inst15|match_count [1]),
	.datac(\inst15|match_count [2]),
	.datad(\inst15|match_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Equal2~0 .lut_mask = "8000";
defparam \inst15|Equal2~0 .operation_mode = "normal";
defparam \inst15|Equal2~0 .output_mode = "comb_only";
defparam \inst15|Equal2~0 .register_cascade_mode = "off";
defparam \inst15|Equal2~0 .sum_lutc_input = "datac";
defparam \inst15|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \inst15|Selector8~0 (
// Equation(s):
// \inst15|Selector8~0_combout  = ((\inst15|Equal2~0_combout  & (\inst15|Add0~1_combout  & \inst15|Selector13~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|Equal2~0_combout ),
	.datac(\inst15|Add0~1_combout ),
	.datad(\inst15|Selector13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Selector8~0 .lut_mask = "c000";
defparam \inst15|Selector8~0 .operation_mode = "normal";
defparam \inst15|Selector8~0 .output_mode = "comb_only";
defparam \inst15|Selector8~0 .register_cascade_mode = "off";
defparam \inst15|Selector8~0 .sum_lutc_input = "datac";
defparam \inst15|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \inst15|success (
// Equation(s):
// \inst15|success~regout  = DFFEAS((\inst15|state.STATE_SUCCESS~regout  & (((\inst1|ef_n~regout  & \inst15|success~regout )))) # (!\inst15|state.STATE_SUCCESS~regout  & ((\inst15|Selector8~0_combout ) # ((\inst15|success~regout )))), 
// GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst15|Selector8~0_combout ),
	.datab(\inst15|state.STATE_SUCCESS~regout ),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst15|success~regout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|success~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|success .lut_mask = "f322";
defparam \inst15|success .operation_mode = "normal";
defparam \inst15|success .output_mode = "reg_only";
defparam \inst15|success .register_cascade_mode = "off";
defparam \inst15|success .sum_lutc_input = "datac";
defparam \inst15|success .synch_mode = "off";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
maxii_io \aud_ckin~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\aud_ckin~combout ),
	.padio(aud_ckin));
// synopsys translate_off
defparam \aud_ckin~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3V Schmitt Trigger Input,	 Current Strength: Default
maxii_io \aud_ck_delay_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\aud_ck_delay_in~combout ),
	.padio(aud_ck_delay_in));
// synopsys translate_off
defparam \aud_ck_delay_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell inst7(
// Equation(s):
// \inst7~combout  = LCELL(\aud_ckin~combout  $ ((((\aud_ck_delay_in~combout )))))

	.clk(gnd),
	.dataa(\aud_ckin~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\aud_ck_delay_in~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst7.lut_mask = "55aa";
defparam inst7.operation_mode = "normal";
defparam inst7.output_mode = "comb_only";
defparam inst7.register_cascade_mode = "off";
defparam inst7.sum_lutc_input = "datac";
defparam inst7.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \inst24|data[1] (
// Equation(s):
// \inst24|data [1] = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~0_combout , \inst24|rx_reg [0], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|rx_reg [0]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector17~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[1] .lut_mask = "0000";
defparam \inst24|data[1] .operation_mode = "normal";
defparam \inst24|data[1] .output_mode = "reg_only";
defparam \inst24|data[1] .register_cascade_mode = "off";
defparam \inst24|data[1] .sum_lutc_input = "datac";
defparam \inst24|data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \inst25|mem[0][1] (
// Equation(s):
// \inst25|audif_rst_n  = (((!\cy_pa0~combout ) # (!H1_mem[0][1])))
// \inst25|mem[0][1]~regout  = DFFEAS(\inst25|audif_rst_n , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~6_combout , \inst24|data [1], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|data [1]),
	.datad(\cy_pa0~combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|audif_rst_n ),
	.regout(\inst25|mem[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[0][1] .lut_mask = "0fff";
defparam \inst25|mem[0][1] .operation_mode = "normal";
defparam \inst25|mem[0][1] .output_mode = "reg_and_comb";
defparam \inst25|mem[0][1] .register_cascade_mode = "off";
defparam \inst25|mem[0][1] .sum_lutc_input = "qfbk";
defparam \inst25|mem[0][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \inst11|clk_div_inst|dff_inst0 (
// Equation(s):
// \inst11|clk_div_inst|dff_inst0~regout  = DFFEAS((((!\inst11|clk_div_inst|dff_inst0~regout ))), \inst7~combout , !\inst25|audif_rst_n , , , , , , )

	.clk(\inst7~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|clk_div_inst|dff_inst0~regout ),
	.datad(vcc),
	.aclr(\inst25|audif_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|clk_div_inst|dff_inst0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|dff_inst0 .lut_mask = "0f0f";
defparam \inst11|clk_div_inst|dff_inst0 .operation_mode = "normal";
defparam \inst11|clk_div_inst|dff_inst0 .output_mode = "reg_only";
defparam \inst11|clk_div_inst|dff_inst0 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|dff_inst0 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|dff_inst0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \inst25|Decoder0~5 (
// Equation(s):
// \inst25|Decoder0~5_combout  = (((!\inst24|addr [2] & \inst25|Decoder0~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|addr [2]),
	.datad(\inst25|Decoder0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|Decoder0~5 .lut_mask = "0f00";
defparam \inst25|Decoder0~5 .operation_mode = "normal";
defparam \inst25|Decoder0~5 .output_mode = "comb_only";
defparam \inst25|Decoder0~5 .register_cascade_mode = "off";
defparam \inst25|Decoder0~5 .sum_lutc_input = "datac";
defparam \inst25|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \inst25|mem[1][0] (
// Equation(s):
// \inst11|sck_div~0  = (\inst25|mem[5][0]~regout  $ ((!H1_mem[1][0])))
// \inst25|mem[1][0]~regout  = DFFEAS(\inst11|sck_div~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~5_combout , \inst24|data [0], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst25|mem[5][0]~regout ),
	.datac(\inst24|data [0]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|sck_div~0 ),
	.regout(\inst25|mem[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[1][0] .lut_mask = "c3c3";
defparam \inst25|mem[1][0] .operation_mode = "normal";
defparam \inst25|mem[1][0] .output_mode = "reg_and_comb";
defparam \inst25|mem[1][0] .register_cascade_mode = "off";
defparam \inst25|mem[1][0] .sum_lutc_input = "qfbk";
defparam \inst25|mem[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \inst25|mem[1][1] (
// Equation(s):
// \inst11|Add0~0  = ((H1_mem[1][1] $ (\inst25|mem[1][2]~regout )))
// \inst25|mem[1][1]~regout  = DFFEAS(\inst11|Add0~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~5_combout , \inst24|data [1], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|data [1]),
	.datad(\inst25|mem[1][2]~regout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|Add0~0 ),
	.regout(\inst25|mem[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[1][1] .lut_mask = "0ff0";
defparam \inst25|mem[1][1] .operation_mode = "normal";
defparam \inst25|mem[1][1] .output_mode = "reg_and_comb";
defparam \inst25|mem[1][1] .register_cascade_mode = "off";
defparam \inst25|mem[1][1] .sum_lutc_input = "qfbk";
defparam \inst25|mem[1][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst25|mem[1][2] (
// Equation(s):
// \inst11|Add1~0  = (H1_mem[1][2] $ (((\inst25|mem[1][0]~regout  & \inst25|mem[1][1]~regout ))))
// \inst25|mem[1][2]~regout  = DFFEAS(\inst11|Add1~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~5_combout , \inst24|data [2], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst25|mem[1][0]~regout ),
	.datac(\inst24|data [2]),
	.datad(\inst25|mem[1][1]~regout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|Add1~0 ),
	.regout(\inst25|mem[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[1][2] .lut_mask = "3cf0";
defparam \inst25|mem[1][2] .operation_mode = "normal";
defparam \inst25|mem[1][2] .output_mode = "reg_and_comb";
defparam \inst25|mem[1][2] .register_cascade_mode = "off";
defparam \inst25|mem[1][2] .sum_lutc_input = "qfbk";
defparam \inst25|mem[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst11|sck_div~2 (
// Equation(s):
// \inst11|sck_div~2_combout  = ((\inst25|mem[5][0]~regout  & ((!\inst11|Add1~0 ))) # (!\inst25|mem[5][0]~regout  & (!\inst25|mem[1][2]~regout )))

	.clk(gnd),
	.dataa(\inst25|mem[1][2]~regout ),
	.datab(vcc),
	.datac(\inst25|mem[5][0]~regout ),
	.datad(\inst11|Add1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|sck_div~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|sck_div~2 .lut_mask = "05f5";
defparam \inst11|sck_div~2 .operation_mode = "normal";
defparam \inst11|sck_div~2 .output_mode = "comb_only";
defparam \inst11|sck_div~2 .register_cascade_mode = "off";
defparam \inst11|sck_div~2 .sum_lutc_input = "datac";
defparam \inst11|sck_div~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \inst11|sck_div[2] (
// Equation(s):
// \inst11|sck_div [2] = ((\inst15|success~regout  & (\inst11|Add0~0 )) # (!\inst15|success~regout  & ((!\inst11|sck_div~2_combout ))))

	.clk(gnd),
	.dataa(\inst11|Add0~0 ),
	.datab(vcc),
	.datac(\inst15|success~regout ),
	.datad(\inst11|sck_div~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|sck_div [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|sck_div[2] .lut_mask = "a0af";
defparam \inst11|sck_div[2] .operation_mode = "normal";
defparam \inst11|sck_div[2] .output_mode = "comb_only";
defparam \inst11|sck_div[2] .register_cascade_mode = "off";
defparam \inst11|sck_div[2] .sum_lutc_input = "datac";
defparam \inst11|sck_div[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \inst11|sck_div[0] (
// Equation(s):
// \inst11|sck_div [0] = (\inst15|success~regout  & (((\inst25|mem[1][0]~regout )))) # (!\inst15|success~regout  & (!\inst11|sck_div~0 ))

	.clk(gnd),
	.dataa(\inst15|success~regout ),
	.datab(\inst11|sck_div~0 ),
	.datac(\inst25|mem[1][0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|sck_div [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|sck_div[0] .lut_mask = "b1b1";
defparam \inst11|sck_div[0] .operation_mode = "normal";
defparam \inst11|sck_div[0] .output_mode = "comb_only";
defparam \inst11|sck_div[0] .register_cascade_mode = "off";
defparam \inst11|sck_div[0] .sum_lutc_input = "datac";
defparam \inst11|sck_div[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst11|Add1~1 (
// Equation(s):
// \inst11|Add1~1_combout  = (\inst25|mem[1][1]~regout  $ ((\inst25|mem[1][0]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst25|mem[1][1]~regout ),
	.datac(\inst25|mem[1][0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|Add1~1 .lut_mask = "3c3c";
defparam \inst11|Add1~1 .operation_mode = "normal";
defparam \inst11|Add1~1 .output_mode = "comb_only";
defparam \inst11|Add1~1 .register_cascade_mode = "off";
defparam \inst11|Add1~1 .sum_lutc_input = "datac";
defparam \inst11|Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst11|sck_div~1 (
// Equation(s):
// \inst11|sck_div~1_combout  = ((\inst25|mem[5][0]~regout  & ((!\inst11|Add1~1_combout ))) # (!\inst25|mem[5][0]~regout  & (!\inst25|mem[1][1]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst25|mem[1][1]~regout ),
	.datac(\inst25|mem[5][0]~regout ),
	.datad(\inst11|Add1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|sck_div~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|sck_div~1 .lut_mask = "03f3";
defparam \inst11|sck_div~1 .operation_mode = "normal";
defparam \inst11|sck_div~1 .output_mode = "comb_only";
defparam \inst11|sck_div~1 .register_cascade_mode = "off";
defparam \inst11|sck_div~1 .sum_lutc_input = "datac";
defparam \inst11|sck_div~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \inst11|sck_div[1] (
// Equation(s):
// \inst11|sck_div [1] = ((\inst15|success~regout  & (!\inst25|mem[1][1]~regout )) # (!\inst15|success~regout  & ((!\inst11|sck_div~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst25|mem[1][1]~regout ),
	.datac(\inst15|success~regout ),
	.datad(\inst11|sck_div~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|sck_div [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|sck_div[1] .lut_mask = "303f";
defparam \inst11|sck_div[1] .operation_mode = "normal";
defparam \inst11|sck_div[1] .output_mode = "comb_only";
defparam \inst11|sck_div[1] .register_cascade_mode = "off";
defparam \inst11|sck_div[1] .sum_lutc_input = "datac";
defparam \inst11|sck_div[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \inst11|clk_div_inst|Equal0~6 (
// Equation(s):
// \inst11|clk_div_inst|Equal0~6_combout  = ((!\inst11|sck_div [2] & (\inst11|sck_div [0] & !\inst11|sck_div [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|sck_div [2]),
	.datac(\inst11|sck_div [0]),
	.datad(\inst11|sck_div [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|Equal0~6 .lut_mask = "0030";
defparam \inst11|clk_div_inst|Equal0~6 .operation_mode = "normal";
defparam \inst11|clk_div_inst|Equal0~6 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|Equal0~6 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|Equal0~6 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \inst11|clk_div_inst|_[2].dff_inst (
// Equation(s):
// \inst11|clk_div_inst|_[2].dff_inst~regout  = DFFEAS((((!\inst11|clk_div_inst|_[2].dff_inst~regout ))), \inst11|clk_div_inst|dff_inst0~regout , !\inst25|audif_rst_n , , , , , , )

	.clk(\inst11|clk_div_inst|dff_inst0~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|clk_div_inst|_[2].dff_inst~regout ),
	.datad(vcc),
	.aclr(\inst25|audif_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|clk_div_inst|_[2].dff_inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|_[2].dff_inst .lut_mask = "0f0f";
defparam \inst11|clk_div_inst|_[2].dff_inst .operation_mode = "normal";
defparam \inst11|clk_div_inst|_[2].dff_inst .output_mode = "reg_only";
defparam \inst11|clk_div_inst|_[2].dff_inst .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|_[2].dff_inst .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|_[2].dff_inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \inst11|clk_div_inst|Equal0~5 (
// Equation(s):
// \inst11|clk_div_inst|Equal0~5_combout  = ((!\inst11|sck_div [0] & (\inst11|sck_div [1] & !\inst11|sck_div [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|sck_div [0]),
	.datac(\inst11|sck_div [1]),
	.datad(\inst11|sck_div [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|Equal0~5 .lut_mask = "0030";
defparam \inst11|clk_div_inst|Equal0~5 .operation_mode = "normal";
defparam \inst11|clk_div_inst|Equal0~5 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|Equal0~5 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|Equal0~5 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \inst11|clk_div_inst|_[3].dff_inst (
// Equation(s):
// \inst11|clk_div_inst|_[3].dff_inst~regout  = DFFEAS((((!\inst11|clk_div_inst|_[3].dff_inst~regout ))), \inst11|clk_div_inst|_[2].dff_inst~regout , !\inst25|audif_rst_n , , , , , , )

	.clk(\inst11|clk_div_inst|_[2].dff_inst~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|clk_div_inst|_[3].dff_inst~regout ),
	.aclr(\inst25|audif_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|clk_div_inst|_[3].dff_inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|_[3].dff_inst .lut_mask = "00ff";
defparam \inst11|clk_div_inst|_[3].dff_inst .operation_mode = "normal";
defparam \inst11|clk_div_inst|_[3].dff_inst .output_mode = "reg_only";
defparam \inst11|clk_div_inst|_[3].dff_inst .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|_[3].dff_inst .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|_[3].dff_inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \inst11|clk_div_inst|Equal0~4 (
// Equation(s):
// \inst11|clk_div_inst|Equal0~4_combout  = ((\inst11|sck_div [0] & (\inst11|sck_div [1] & !\inst11|sck_div [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|sck_div [0]),
	.datac(\inst11|sck_div [1]),
	.datad(\inst11|sck_div [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|Equal0~4 .lut_mask = "00c0";
defparam \inst11|clk_div_inst|Equal0~4 .operation_mode = "normal";
defparam \inst11|clk_div_inst|Equal0~4 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|Equal0~4 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|Equal0~4 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \inst11|clk_div_inst|Equal0~3 (
// Equation(s):
// \inst11|clk_div_inst|Equal0~3_combout  = ((\inst11|sck_div [2] & (!\inst11|sck_div [0] & !\inst11|sck_div [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|sck_div [2]),
	.datac(\inst11|sck_div [0]),
	.datad(\inst11|sck_div [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|Equal0~3 .lut_mask = "000c";
defparam \inst11|clk_div_inst|Equal0~3 .operation_mode = "normal";
defparam \inst11|clk_div_inst|Equal0~3 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|Equal0~3 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|Equal0~3 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \inst11|clk_div_inst|_[4].dff_inst (
// Equation(s):
// \inst11|clk_div_inst|_[4].dff_inst~regout  = DFFEAS((((!\inst11|clk_div_inst|_[4].dff_inst~regout ))), \inst11|clk_div_inst|_[3].dff_inst~regout , !\inst25|audif_rst_n , , , , , , )

	.clk(\inst11|clk_div_inst|_[3].dff_inst~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|clk_div_inst|_[4].dff_inst~regout ),
	.aclr(\inst25|audif_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|clk_div_inst|_[4].dff_inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|_[4].dff_inst .lut_mask = "00ff";
defparam \inst11|clk_div_inst|_[4].dff_inst .operation_mode = "normal";
defparam \inst11|clk_div_inst|_[4].dff_inst .output_mode = "reg_only";
defparam \inst11|clk_div_inst|_[4].dff_inst .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|_[4].dff_inst .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|_[4].dff_inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \inst11|clk_div_inst|_[5].dff_inst (
// Equation(s):
// \inst11|clk_div_inst|_[5].dff_inst~regout  = DFFEAS((((!\inst11|clk_div_inst|_[5].dff_inst~regout ))), \inst11|clk_div_inst|_[4].dff_inst~regout , !\inst25|audif_rst_n , , , , , , )

	.clk(\inst11|clk_div_inst|_[4].dff_inst~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|clk_div_inst|_[5].dff_inst~regout ),
	.datad(vcc),
	.aclr(\inst25|audif_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|clk_div_inst|_[5].dff_inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|_[5].dff_inst .lut_mask = "0f0f";
defparam \inst11|clk_div_inst|_[5].dff_inst .operation_mode = "normal";
defparam \inst11|clk_div_inst|_[5].dff_inst .output_mode = "reg_only";
defparam \inst11|clk_div_inst|_[5].dff_inst .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|_[5].dff_inst .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|_[5].dff_inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \inst11|clk_div_inst|_[6].dff_inst (
// Equation(s):
// \inst11|clk_div_inst|_[6].dff_inst~regout  = DFFEAS((((!\inst11|clk_div_inst|_[6].dff_inst~regout ))), \inst11|clk_div_inst|_[5].dff_inst~regout , !\inst25|audif_rst_n , , , , , , )

	.clk(\inst11|clk_div_inst|_[5].dff_inst~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|clk_div_inst|_[6].dff_inst~regout ),
	.datad(vcc),
	.aclr(\inst25|audif_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|clk_div_inst|_[6].dff_inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|_[6].dff_inst .lut_mask = "0f0f";
defparam \inst11|clk_div_inst|_[6].dff_inst .operation_mode = "normal";
defparam \inst11|clk_div_inst|_[6].dff_inst .output_mode = "reg_only";
defparam \inst11|clk_div_inst|_[6].dff_inst .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|_[6].dff_inst .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|_[6].dff_inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \inst11|clk_div_inst|Equal0~1 (
// Equation(s):
// \inst11|clk_div_inst|Equal0~1_combout  = ((\inst11|sck_div [2] & (!\inst11|sck_div [0] & \inst11|sck_div [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|sck_div [2]),
	.datac(\inst11|sck_div [0]),
	.datad(\inst11|sck_div [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|Equal0~1 .lut_mask = "0c00";
defparam \inst11|clk_div_inst|Equal0~1 .operation_mode = "normal";
defparam \inst11|clk_div_inst|Equal0~1 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|Equal0~1 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|Equal0~1 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \inst11|clk_div_inst|Equal0~0 (
// Equation(s):
// \inst11|clk_div_inst|Equal0~0_combout  = ((\inst11|sck_div [2] & (\inst11|sck_div [0] & \inst11|sck_div [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|sck_div [2]),
	.datac(\inst11|sck_div [0]),
	.datad(\inst11|sck_div [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|Equal0~0 .lut_mask = "c000";
defparam \inst11|clk_div_inst|Equal0~0 .operation_mode = "normal";
defparam \inst11|clk_div_inst|Equal0~0 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|Equal0~0 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|Equal0~0 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \inst11|clk_div_inst|_[7].dff_inst (
// Equation(s):
// \inst11|clk_div_inst|_[7].dff_inst~regout  = DFFEAS((((!\inst11|clk_div_inst|_[7].dff_inst~regout ))), \inst11|clk_div_inst|_[6].dff_inst~regout , !\inst25|audif_rst_n , , , , , , )

	.clk(\inst11|clk_div_inst|_[6].dff_inst~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|clk_div_inst|_[7].dff_inst~regout ),
	.datad(vcc),
	.aclr(\inst25|audif_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|clk_div_inst|_[7].dff_inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|_[7].dff_inst .lut_mask = "0f0f";
defparam \inst11|clk_div_inst|_[7].dff_inst .operation_mode = "normal";
defparam \inst11|clk_div_inst|_[7].dff_inst .output_mode = "reg_only";
defparam \inst11|clk_div_inst|_[7].dff_inst .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|_[7].dff_inst .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|_[7].dff_inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \inst11|clk_div_inst|clk1_out~6 (
// Equation(s):
// \inst11|clk_div_inst|clk1_out~6_combout  = (\inst11|clk_div_inst|Equal0~0_combout  & (((!\inst11|clk_div_inst|_[7].dff_inst~regout )))) # (!\inst11|clk_div_inst|Equal0~0_combout  & (!\inst7~combout ))

	.clk(gnd),
	.dataa(\inst7~combout ),
	.datab(\inst11|clk_div_inst|Equal0~0_combout ),
	.datac(\inst11|clk_div_inst|_[7].dff_inst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk1_out~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk1_out~6 .lut_mask = "1d1d";
defparam \inst11|clk_div_inst|clk1_out~6 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk1_out~6 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk1_out~6 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk1_out~6 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk1_out~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \inst11|clk_div_inst|clk1_out~5 (
// Equation(s):
// \inst11|clk_div_inst|clk1_out~5_combout  = ((\inst11|clk_div_inst|Equal0~1_combout  & (\inst11|clk_div_inst|_[6].dff_inst~regout )) # (!\inst11|clk_div_inst|Equal0~1_combout  & ((!\inst11|clk_div_inst|clk1_out~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|clk_div_inst|_[6].dff_inst~regout ),
	.datac(\inst11|clk_div_inst|Equal0~1_combout ),
	.datad(\inst11|clk_div_inst|clk1_out~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk1_out~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk1_out~5 .lut_mask = "c0cf";
defparam \inst11|clk_div_inst|clk1_out~5 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk1_out~5 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk1_out~5 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk1_out~5 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk1_out~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \inst11|clk_div_inst|Equal0~2 (
// Equation(s):
// \inst11|clk_div_inst|Equal0~2_combout  = ((\inst11|sck_div [0] & (!\inst11|sck_div [1] & \inst11|sck_div [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|sck_div [0]),
	.datac(\inst11|sck_div [1]),
	.datad(\inst11|sck_div [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|Equal0~2 .lut_mask = "0c00";
defparam \inst11|clk_div_inst|Equal0~2 .operation_mode = "normal";
defparam \inst11|clk_div_inst|Equal0~2 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|Equal0~2 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|Equal0~2 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \inst11|clk_div_inst|clk1_out~4 (
// Equation(s):
// \inst11|clk_div_inst|clk1_out~4_combout  = ((\inst11|clk_div_inst|Equal0~2_combout  & (!\inst11|clk_div_inst|_[5].dff_inst~regout )) # (!\inst11|clk_div_inst|Equal0~2_combout  & ((!\inst11|clk_div_inst|clk1_out~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|clk_div_inst|_[5].dff_inst~regout ),
	.datac(\inst11|clk_div_inst|clk1_out~5_combout ),
	.datad(\inst11|clk_div_inst|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk1_out~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk1_out~4 .lut_mask = "330f";
defparam \inst11|clk_div_inst|clk1_out~4 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk1_out~4 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk1_out~4 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk1_out~4 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk1_out~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \inst11|clk_div_inst|clk1_out~3 (
// Equation(s):
// \inst11|clk_div_inst|clk1_out~3_combout  = (\inst11|clk_div_inst|Equal0~3_combout  & (!\inst11|clk_div_inst|_[4].dff_inst~regout )) # (!\inst11|clk_div_inst|Equal0~3_combout  & (((\inst11|clk_div_inst|clk1_out~4_combout ))))

	.clk(gnd),
	.dataa(\inst11|clk_div_inst|Equal0~3_combout ),
	.datab(\inst11|clk_div_inst|_[4].dff_inst~regout ),
	.datac(vcc),
	.datad(\inst11|clk_div_inst|clk1_out~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk1_out~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk1_out~3 .lut_mask = "7722";
defparam \inst11|clk_div_inst|clk1_out~3 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk1_out~3 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk1_out~3 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk1_out~3 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk1_out~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \inst11|clk_div_inst|clk1_out~2 (
// Equation(s):
// \inst11|clk_div_inst|clk1_out~2_combout  = ((\inst11|clk_div_inst|Equal0~4_combout  & (\inst11|clk_div_inst|_[3].dff_inst~regout )) # (!\inst11|clk_div_inst|Equal0~4_combout  & ((!\inst11|clk_div_inst|clk1_out~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|clk_div_inst|_[3].dff_inst~regout ),
	.datac(\inst11|clk_div_inst|Equal0~4_combout ),
	.datad(\inst11|clk_div_inst|clk1_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk1_out~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk1_out~2 .lut_mask = "c0cf";
defparam \inst11|clk_div_inst|clk1_out~2 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk1_out~2 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk1_out~2 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk1_out~2 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk1_out~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \inst11|clk_div_inst|clk1_out~1 (
// Equation(s):
// \inst11|clk_div_inst|clk1_out~1_combout  = ((\inst11|clk_div_inst|Equal0~5_combout  & (!\inst11|clk_div_inst|_[2].dff_inst~regout )) # (!\inst11|clk_div_inst|Equal0~5_combout  & ((!\inst11|clk_div_inst|clk1_out~2_combout ))))

	.clk(gnd),
	.dataa(\inst11|clk_div_inst|_[2].dff_inst~regout ),
	.datab(vcc),
	.datac(\inst11|clk_div_inst|Equal0~5_combout ),
	.datad(\inst11|clk_div_inst|clk1_out~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk1_out~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk1_out~1 .lut_mask = "505f";
defparam \inst11|clk_div_inst|clk1_out~1 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk1_out~1 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk1_out~1 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk1_out~1 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk1_out~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \inst11|clk_div_inst|clk1_out~0 (
// Equation(s):
// \inst11|clk_div_inst|clk1_out~0_combout  = ((\inst11|clk_div_inst|Equal0~6_combout  & (!\inst11|clk_div_inst|dff_inst0~regout )) # (!\inst11|clk_div_inst|Equal0~6_combout  & ((\inst11|clk_div_inst|clk1_out~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|clk_div_inst|dff_inst0~regout ),
	.datac(\inst11|clk_div_inst|Equal0~6_combout ),
	.datad(\inst11|clk_div_inst|clk1_out~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk1_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk1_out~0 .lut_mask = "3f30";
defparam \inst11|clk_div_inst|clk1_out~0 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk1_out~0 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk1_out~0 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk1_out~0 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk1_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \inst11|clk_div_inst|Equal0~7 (
// Equation(s):
// \inst11|clk_div_inst|Equal0~7_combout  = ((!\inst11|sck_div [2] & (!\inst11|sck_div [0] & !\inst11|sck_div [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|sck_div [2]),
	.datac(\inst11|sck_div [0]),
	.datad(\inst11|sck_div [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|Equal0~7 .lut_mask = "0003";
defparam \inst11|clk_div_inst|Equal0~7 .operation_mode = "normal";
defparam \inst11|clk_div_inst|Equal0~7 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|Equal0~7 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|Equal0~7 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \inst11|clk_div_inst|clk1_out (
// Equation(s):
// \inst11|clk_div_inst|clk1_out~combout  = LCELL(((\inst11|clk_div_inst|Equal0~7_combout  & ((\inst7~combout ))) # (!\inst11|clk_div_inst|Equal0~7_combout  & (!\inst11|clk_div_inst|clk1_out~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|clk_div_inst|clk1_out~0_combout ),
	.datac(\inst11|clk_div_inst|Equal0~7_combout ),
	.datad(\inst7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk1_out~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk1_out .lut_mask = "f303";
defparam \inst11|clk_div_inst|clk1_out .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk1_out .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk1_out .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk1_out .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk1_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \inst11|i2s_rst_n (
// Equation(s):
// \inst11|i2s_rst_n~combout  = (((\inst15|success~regout ) # (\inst25|mem[5][0]~regout )) # (!\inst25|mem[0][1]~regout )) # (!\cy_pa0~combout )

	.clk(gnd),
	.dataa(\cy_pa0~combout ),
	.datab(\inst25|mem[0][1]~regout ),
	.datac(\inst15|success~regout ),
	.datad(\inst25|mem[5][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|i2s_rst_n~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_rst_n .lut_mask = "fff7";
defparam \inst11|i2s_rst_n .operation_mode = "normal";
defparam \inst11|i2s_rst_n .output_mode = "comb_only";
defparam \inst11|i2s_rst_n .register_cascade_mode = "off";
defparam \inst11|i2s_rst_n .sum_lutc_input = "datac";
defparam \inst11|i2s_rst_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \inst11|i2s_master_inst|word_bit_count[2] (
// Equation(s):
// \inst11|i2s_master_inst|word_bit_count [2] = DFFEAS((\inst11|i2s_master_inst|word_bit_count [2] $ (((\inst11|i2s_master_inst|word_bit_count [0] & \inst11|i2s_master_inst|word_bit_count [1])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), 
// !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|word_bit_count [0]),
	.datab(vcc),
	.datac(\inst11|i2s_master_inst|word_bit_count [2]),
	.datad(\inst11|i2s_master_inst|word_bit_count [1]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|word_bit_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|word_bit_count[2] .lut_mask = "5af0";
defparam \inst11|i2s_master_inst|word_bit_count[2] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|word_bit_count[2] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|word_bit_count[2] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|word_bit_count[2] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|word_bit_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \inst11|i2s_master_inst|Equal0~0 (
// Equation(s):
// \inst11|i2s_master_inst|Equal0~0_combout  = (\inst11|i2s_master_inst|word_bit_count [0] & (\inst11|i2s_master_inst|word_bit_count [3] & (\inst11|i2s_master_inst|word_bit_count [1] & \inst11|i2s_master_inst|word_bit_count [2])))

	.clk(gnd),
	.dataa(\inst11|i2s_master_inst|word_bit_count [0]),
	.datab(\inst11|i2s_master_inst|word_bit_count [3]),
	.datac(\inst11|i2s_master_inst|word_bit_count [1]),
	.datad(\inst11|i2s_master_inst|word_bit_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|i2s_master_inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|Equal0~0 .lut_mask = "8000";
defparam \inst11|i2s_master_inst|Equal0~0 .operation_mode = "normal";
defparam \inst11|i2s_master_inst|Equal0~0 .output_mode = "comb_only";
defparam \inst11|i2s_master_inst|Equal0~0 .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|Equal0~0 .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \inst1|size[17] (
// Equation(s):
// \inst1|Add2~6  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[17])) # (!\inst1|do_write~combout  & ((\inst1|Add2~5_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~5_combout ))))
// \inst1|size [17] = DFFEAS(\inst1|Add2~6 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~5_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~6 ),
	.regout(\inst1|size [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[17] .lut_mask = "f780";
defparam \inst1|size[17] .operation_mode = "normal";
defparam \inst1|size[17] .output_mode = "reg_and_comb";
defparam \inst1|size[17] .register_cascade_mode = "off";
defparam \inst1|size[17] .sum_lutc_input = "qfbk";
defparam \inst1|size[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \inst1|Add2~119 (
// Equation(s):
// \inst1|Add2~119_combout  = ((!\inst1|size [0]))
// \inst1|Add2~121  = CARRY(((\inst1|size [0])))
// \inst1|Add2~121COUT1_127  = CARRY(((\inst1|size [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~119_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~121 ),
	.cout1(\inst1|Add2~121COUT1_127 ));
// synopsys translate_off
defparam \inst1|Add2~119 .lut_mask = "33cc";
defparam \inst1|Add2~119 .operation_mode = "arithmetic";
defparam \inst1|Add2~119 .output_mode = "comb_only";
defparam \inst1|Add2~119 .register_cascade_mode = "off";
defparam \inst1|Add2~119 .sum_lutc_input = "datac";
defparam \inst1|Add2~119 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \inst1|Add3~85 (
// Equation(s):
// \inst1|Add3~85_combout  = \inst1|size [0] $ ((\inst1|do_read~combout ))
// \inst1|Add3~87  = CARRY((\inst1|size [0] & (\inst1|do_read~combout )))
// \inst1|Add3~87COUT1_91  = CARRY((\inst1|size [0] & (\inst1|do_read~combout )))

	.clk(gnd),
	.dataa(\inst1|size [0]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~85_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~87 ),
	.cout1(\inst1|Add3~87COUT1_91 ));
// synopsys translate_off
defparam \inst1|Add3~85 .lut_mask = "6688";
defparam \inst1|Add3~85 .operation_mode = "arithmetic";
defparam \inst1|Add3~85 .output_mode = "comb_only";
defparam \inst1|Add3~85 .register_cascade_mode = "off";
defparam \inst1|Add3~85 .sum_lutc_input = "datac";
defparam \inst1|Add3~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \inst1|Add2~124 (
// Equation(s):
// \inst1|Add2~124_combout  = (\inst9|data_out_valid~0  & ((\inst1|ff_n~regout  & ((\inst1|Add3~85_combout ))) # (!\inst1|ff_n~regout  & (\inst1|Add2~119_combout )))) # (!\inst9|data_out_valid~0  & (((\inst1|Add3~85_combout ))))

	.clk(gnd),
	.dataa(\inst1|Add2~119_combout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|ff_n~regout ),
	.datad(\inst1|Add3~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~124_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~124 .lut_mask = "fb08";
defparam \inst1|Add2~124 .operation_mode = "normal";
defparam \inst1|Add2~124 .output_mode = "comb_only";
defparam \inst1|Add2~124 .register_cascade_mode = "off";
defparam \inst1|Add2~124 .sum_lutc_input = "datac";
defparam \inst1|Add2~124 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \inst1|size[0] (
// Equation(s):
// \inst1|Add2~125  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[0])) # (!\inst1|do_write~combout  & ((\inst1|Add2~124_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~124_combout ))))
// \inst1|size [0] = DFFEAS(\inst1|Add2~125 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~124_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~125 ),
	.regout(\inst1|size [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[0] .lut_mask = "f780";
defparam \inst1|size[0] .operation_mode = "normal";
defparam \inst1|size[0] .output_mode = "reg_and_comb";
defparam \inst1|size[0] .register_cascade_mode = "off";
defparam \inst1|size[0] .sum_lutc_input = "qfbk";
defparam \inst1|size[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \inst1|Add2~112 (
// Equation(s):
// \inst1|Add2~112_combout  = \inst1|size [1] $ ((((\inst1|Add2~121 ))))
// \inst1|Add2~114  = CARRY(((!\inst1|Add2~121 )) # (!\inst1|size [1]))
// \inst1|Add2~114COUT1_128  = CARRY(((!\inst1|Add2~121COUT1_127 )) # (!\inst1|size [1]))

	.clk(gnd),
	.dataa(\inst1|size [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|Add2~121 ),
	.cin1(\inst1|Add2~121COUT1_127 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~112_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~114 ),
	.cout1(\inst1|Add2~114COUT1_128 ));
// synopsys translate_off
defparam \inst1|Add2~112 .cin0_used = "true";
defparam \inst1|Add2~112 .cin1_used = "true";
defparam \inst1|Add2~112 .lut_mask = "5a5f";
defparam \inst1|Add2~112 .operation_mode = "arithmetic";
defparam \inst1|Add2~112 .output_mode = "comb_only";
defparam \inst1|Add2~112 .register_cascade_mode = "off";
defparam \inst1|Add2~112 .sum_lutc_input = "cin";
defparam \inst1|Add2~112 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \inst1|Add3~80 (
// Equation(s):
// \inst1|Add3~80_combout  = \inst1|size [1] $ (\inst1|do_read~combout  $ ((\inst1|Add3~87 )))
// \inst1|Add3~82  = CARRY((\inst1|size [1] & (!\inst1|do_read~combout  & !\inst1|Add3~87 )) # (!\inst1|size [1] & ((!\inst1|Add3~87 ) # (!\inst1|do_read~combout ))))
// \inst1|Add3~82COUT1_92  = CARRY((\inst1|size [1] & (!\inst1|do_read~combout  & !\inst1|Add3~87COUT1_91 )) # (!\inst1|size [1] & ((!\inst1|Add3~87COUT1_91 ) # (!\inst1|do_read~combout ))))

	.clk(gnd),
	.dataa(\inst1|size [1]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|Add3~87 ),
	.cin1(\inst1|Add3~87COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~80_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~82 ),
	.cout1(\inst1|Add3~82COUT1_92 ));
// synopsys translate_off
defparam \inst1|Add3~80 .cin0_used = "true";
defparam \inst1|Add3~80 .cin1_used = "true";
defparam \inst1|Add3~80 .lut_mask = "9617";
defparam \inst1|Add3~80 .operation_mode = "arithmetic";
defparam \inst1|Add3~80 .output_mode = "comb_only";
defparam \inst1|Add3~80 .register_cascade_mode = "off";
defparam \inst1|Add3~80 .sum_lutc_input = "cin";
defparam \inst1|Add3~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \inst1|Add2~117 (
// Equation(s):
// \inst1|Add2~117_combout  = (\inst9|data_out_valid~0  & ((\inst1|ff_n~regout  & ((\inst1|Add3~80_combout ))) # (!\inst1|ff_n~regout  & (\inst1|Add2~112_combout )))) # (!\inst9|data_out_valid~0  & (((\inst1|Add3~80_combout ))))

	.clk(gnd),
	.dataa(\inst1|Add2~112_combout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|ff_n~regout ),
	.datad(\inst1|Add3~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~117_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~117 .lut_mask = "fb08";
defparam \inst1|Add2~117 .operation_mode = "normal";
defparam \inst1|Add2~117 .output_mode = "comb_only";
defparam \inst1|Add2~117 .register_cascade_mode = "off";
defparam \inst1|Add2~117 .sum_lutc_input = "datac";
defparam \inst1|Add2~117 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \inst1|size[1] (
// Equation(s):
// \inst1|Add2~118  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[1])) # (!\inst1|do_write~combout  & ((\inst1|Add2~117_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~117_combout ))))
// \inst1|size [1] = DFFEAS(\inst1|Add2~118 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~117_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~118 ),
	.regout(\inst1|size [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[1] .lut_mask = "f780";
defparam \inst1|size[1] .operation_mode = "normal";
defparam \inst1|size[1] .output_mode = "reg_and_comb";
defparam \inst1|size[1] .register_cascade_mode = "off";
defparam \inst1|size[1] .sum_lutc_input = "qfbk";
defparam \inst1|size[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \inst1|Add2~105 (
// Equation(s):
// \inst1|Add2~105_combout  = (\inst1|size [2] $ ((!\inst1|Add2~114 )))
// \inst1|Add2~107  = CARRY(((\inst1|size [2] & !\inst1|Add2~114 )))
// \inst1|Add2~107COUT1_129  = CARRY(((\inst1|size [2] & !\inst1|Add2~114COUT1_128 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|Add2~114 ),
	.cin1(\inst1|Add2~114COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~105_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~107 ),
	.cout1(\inst1|Add2~107COUT1_129 ));
// synopsys translate_off
defparam \inst1|Add2~105 .cin0_used = "true";
defparam \inst1|Add2~105 .cin1_used = "true";
defparam \inst1|Add2~105 .lut_mask = "c30c";
defparam \inst1|Add2~105 .operation_mode = "arithmetic";
defparam \inst1|Add2~105 .output_mode = "comb_only";
defparam \inst1|Add2~105 .register_cascade_mode = "off";
defparam \inst1|Add2~105 .sum_lutc_input = "cin";
defparam \inst1|Add2~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \inst1|Add3~75 (
// Equation(s):
// \inst1|Add3~75_combout  = \inst1|size [2] $ (\inst1|do_read~combout  $ ((!\inst1|Add3~82 )))
// \inst1|Add3~77  = CARRY((\inst1|size [2] & ((\inst1|do_read~combout ) # (!\inst1|Add3~82 ))) # (!\inst1|size [2] & (\inst1|do_read~combout  & !\inst1|Add3~82 )))
// \inst1|Add3~77COUT1_93  = CARRY((\inst1|size [2] & ((\inst1|do_read~combout ) # (!\inst1|Add3~82COUT1_92 ))) # (!\inst1|size [2] & (\inst1|do_read~combout  & !\inst1|Add3~82COUT1_92 )))

	.clk(gnd),
	.dataa(\inst1|size [2]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|Add3~82 ),
	.cin1(\inst1|Add3~82COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~75_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~77 ),
	.cout1(\inst1|Add3~77COUT1_93 ));
// synopsys translate_off
defparam \inst1|Add3~75 .cin0_used = "true";
defparam \inst1|Add3~75 .cin1_used = "true";
defparam \inst1|Add3~75 .lut_mask = "698e";
defparam \inst1|Add3~75 .operation_mode = "arithmetic";
defparam \inst1|Add3~75 .output_mode = "comb_only";
defparam \inst1|Add3~75 .register_cascade_mode = "off";
defparam \inst1|Add3~75 .sum_lutc_input = "cin";
defparam \inst1|Add3~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \inst1|Add2~110 (
// Equation(s):
// \inst1|Add2~110_combout  = (\inst9|data_out_valid~0  & ((\inst1|ff_n~regout  & ((\inst1|Add3~75_combout ))) # (!\inst1|ff_n~regout  & (\inst1|Add2~105_combout )))) # (!\inst9|data_out_valid~0  & (((\inst1|Add3~75_combout ))))

	.clk(gnd),
	.dataa(\inst9|data_out_valid~0 ),
	.datab(\inst1|Add2~105_combout ),
	.datac(\inst1|ff_n~regout ),
	.datad(\inst1|Add3~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~110_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~110 .lut_mask = "fd08";
defparam \inst1|Add2~110 .operation_mode = "normal";
defparam \inst1|Add2~110 .output_mode = "comb_only";
defparam \inst1|Add2~110 .register_cascade_mode = "off";
defparam \inst1|Add2~110 .sum_lutc_input = "datac";
defparam \inst1|Add2~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \inst1|size[2] (
// Equation(s):
// \inst1|Add2~111  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[2])) # (!\inst1|do_write~combout  & ((\inst1|Add2~110_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~110_combout ))))
// \inst1|size [2] = DFFEAS(\inst1|Add2~111 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~110_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~111 ),
	.regout(\inst1|size [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[2] .lut_mask = "f780";
defparam \inst1|size[2] .operation_mode = "normal";
defparam \inst1|size[2] .output_mode = "reg_and_comb";
defparam \inst1|size[2] .register_cascade_mode = "off";
defparam \inst1|size[2] .sum_lutc_input = "qfbk";
defparam \inst1|size[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \inst1|Add2~98 (
// Equation(s):
// \inst1|Add2~98_combout  = (\inst1|size [3] $ ((\inst1|Add2~107 )))
// \inst1|Add2~100  = CARRY(((!\inst1|Add2~107COUT1_129 ) # (!\inst1|size [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|Add2~107 ),
	.cin1(\inst1|Add2~107COUT1_129 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~98_combout ),
	.regout(),
	.cout(\inst1|Add2~100 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~98 .cin0_used = "true";
defparam \inst1|Add2~98 .cin1_used = "true";
defparam \inst1|Add2~98 .lut_mask = "3c3f";
defparam \inst1|Add2~98 .operation_mode = "arithmetic";
defparam \inst1|Add2~98 .output_mode = "comb_only";
defparam \inst1|Add2~98 .register_cascade_mode = "off";
defparam \inst1|Add2~98 .sum_lutc_input = "cin";
defparam \inst1|Add2~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \inst1|Add3~70 (
// Equation(s):
// \inst1|Add3~70_combout  = \inst1|size [3] $ (\inst1|do_read~combout  $ ((\inst1|Add3~77 )))
// \inst1|Add3~72  = CARRY((\inst1|size [3] & (!\inst1|do_read~combout  & !\inst1|Add3~77COUT1_93 )) # (!\inst1|size [3] & ((!\inst1|Add3~77COUT1_93 ) # (!\inst1|do_read~combout ))))

	.clk(gnd),
	.dataa(\inst1|size [3]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|Add3~77 ),
	.cin1(\inst1|Add3~77COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~70_combout ),
	.regout(),
	.cout(\inst1|Add3~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add3~70 .cin0_used = "true";
defparam \inst1|Add3~70 .cin1_used = "true";
defparam \inst1|Add3~70 .lut_mask = "9617";
defparam \inst1|Add3~70 .operation_mode = "arithmetic";
defparam \inst1|Add3~70 .output_mode = "comb_only";
defparam \inst1|Add3~70 .register_cascade_mode = "off";
defparam \inst1|Add3~70 .sum_lutc_input = "cin";
defparam \inst1|Add3~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \inst1|Add2~103 (
// Equation(s):
// \inst1|Add2~103_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~70_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~98_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~70_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst1|Add2~98_combout ),
	.datac(\inst9|data_out_valid~0 ),
	.datad(\inst1|Add3~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~103 .lut_mask = "ef40";
defparam \inst1|Add2~103 .operation_mode = "normal";
defparam \inst1|Add2~103 .output_mode = "comb_only";
defparam \inst1|Add2~103 .register_cascade_mode = "off";
defparam \inst1|Add2~103 .sum_lutc_input = "datac";
defparam \inst1|Add2~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \inst1|size[3] (
// Equation(s):
// \inst1|Add2~104  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[3])) # (!\inst1|do_write~combout  & ((\inst1|Add2~103_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~103_combout ))))
// \inst1|size [3] = DFFEAS(\inst1|Add2~104 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~103_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~104 ),
	.regout(\inst1|size [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[3] .lut_mask = "f780";
defparam \inst1|size[3] .operation_mode = "normal";
defparam \inst1|size[3] .output_mode = "reg_and_comb";
defparam \inst1|size[3] .register_cascade_mode = "off";
defparam \inst1|size[3] .sum_lutc_input = "qfbk";
defparam \inst1|size[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \inst1|Add2~91 (
// Equation(s):
// \inst1|Add2~91_combout  = (\inst1|size [4] $ ((!\inst1|Add2~100 )))
// \inst1|Add2~93  = CARRY(((\inst1|size [4] & !\inst1|Add2~100 )))
// \inst1|Add2~93COUT1_130  = CARRY(((\inst1|size [4] & !\inst1|Add2~100 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~100 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~91_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~93 ),
	.cout1(\inst1|Add2~93COUT1_130 ));
// synopsys translate_off
defparam \inst1|Add2~91 .cin_used = "true";
defparam \inst1|Add2~91 .lut_mask = "c30c";
defparam \inst1|Add2~91 .operation_mode = "arithmetic";
defparam \inst1|Add2~91 .output_mode = "comb_only";
defparam \inst1|Add2~91 .register_cascade_mode = "off";
defparam \inst1|Add2~91 .sum_lutc_input = "cin";
defparam \inst1|Add2~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \inst1|Add3~65 (
// Equation(s):
// \inst1|Add3~65_combout  = \inst1|size [4] $ (\inst1|do_read~combout  $ ((!\inst1|Add3~72 )))
// \inst1|Add3~67  = CARRY((\inst1|size [4] & ((\inst1|do_read~combout ) # (!\inst1|Add3~72 ))) # (!\inst1|size [4] & (\inst1|do_read~combout  & !\inst1|Add3~72 )))
// \inst1|Add3~67COUT1_94  = CARRY((\inst1|size [4] & ((\inst1|do_read~combout ) # (!\inst1|Add3~72 ))) # (!\inst1|size [4] & (\inst1|do_read~combout  & !\inst1|Add3~72 )))

	.clk(gnd),
	.dataa(\inst1|size [4]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~65_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~67 ),
	.cout1(\inst1|Add3~67COUT1_94 ));
// synopsys translate_off
defparam \inst1|Add3~65 .cin_used = "true";
defparam \inst1|Add3~65 .lut_mask = "698e";
defparam \inst1|Add3~65 .operation_mode = "arithmetic";
defparam \inst1|Add3~65 .output_mode = "comb_only";
defparam \inst1|Add3~65 .register_cascade_mode = "off";
defparam \inst1|Add3~65 .sum_lutc_input = "cin";
defparam \inst1|Add3~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \inst1|Add2~96 (
// Equation(s):
// \inst1|Add2~96_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~65_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~91_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~65_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst1|Add2~91_combout ),
	.datac(\inst1|Add3~65_combout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~96 .lut_mask = "e4f0";
defparam \inst1|Add2~96 .operation_mode = "normal";
defparam \inst1|Add2~96 .output_mode = "comb_only";
defparam \inst1|Add2~96 .register_cascade_mode = "off";
defparam \inst1|Add2~96 .sum_lutc_input = "datac";
defparam \inst1|Add2~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \inst1|size[4] (
// Equation(s):
// \inst1|Add2~97  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[4])) # (!\inst1|do_write~combout  & ((\inst1|Add2~96_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~96_combout ))))
// \inst1|size [4] = DFFEAS(\inst1|Add2~97 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~96_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~97 ),
	.regout(\inst1|size [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[4] .lut_mask = "f780";
defparam \inst1|size[4] .operation_mode = "normal";
defparam \inst1|size[4] .output_mode = "reg_and_comb";
defparam \inst1|size[4] .register_cascade_mode = "off";
defparam \inst1|size[4] .sum_lutc_input = "qfbk";
defparam \inst1|size[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \inst1|Add3~60 (
// Equation(s):
// \inst1|Add3~60_combout  = \inst1|size [5] $ (\inst1|do_read~combout  $ (((!\inst1|Add3~72  & \inst1|Add3~67 ) # (\inst1|Add3~72  & \inst1|Add3~67COUT1_94 ))))
// \inst1|Add3~62  = CARRY((\inst1|size [5] & (!\inst1|do_read~combout  & !\inst1|Add3~67 )) # (!\inst1|size [5] & ((!\inst1|Add3~67 ) # (!\inst1|do_read~combout ))))
// \inst1|Add3~62COUT1_95  = CARRY((\inst1|size [5] & (!\inst1|do_read~combout  & !\inst1|Add3~67COUT1_94 )) # (!\inst1|size [5] & ((!\inst1|Add3~67COUT1_94 ) # (!\inst1|do_read~combout ))))

	.clk(gnd),
	.dataa(\inst1|size [5]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~72 ),
	.cin0(\inst1|Add3~67 ),
	.cin1(\inst1|Add3~67COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~60_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~62 ),
	.cout1(\inst1|Add3~62COUT1_95 ));
// synopsys translate_off
defparam \inst1|Add3~60 .cin0_used = "true";
defparam \inst1|Add3~60 .cin1_used = "true";
defparam \inst1|Add3~60 .cin_used = "true";
defparam \inst1|Add3~60 .lut_mask = "9617";
defparam \inst1|Add3~60 .operation_mode = "arithmetic";
defparam \inst1|Add3~60 .output_mode = "comb_only";
defparam \inst1|Add3~60 .register_cascade_mode = "off";
defparam \inst1|Add3~60 .sum_lutc_input = "cin";
defparam \inst1|Add3~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \inst1|Add2~84 (
// Equation(s):
// \inst1|Add2~84_combout  = (\inst1|size [5] $ (((!\inst1|Add2~100  & \inst1|Add2~93 ) # (\inst1|Add2~100  & \inst1|Add2~93COUT1_130 ))))
// \inst1|Add2~86  = CARRY(((!\inst1|Add2~93 ) # (!\inst1|size [5])))
// \inst1|Add2~86COUT1_131  = CARRY(((!\inst1|Add2~93COUT1_130 ) # (!\inst1|size [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~100 ),
	.cin0(\inst1|Add2~93 ),
	.cin1(\inst1|Add2~93COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~84_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~86 ),
	.cout1(\inst1|Add2~86COUT1_131 ));
// synopsys translate_off
defparam \inst1|Add2~84 .cin0_used = "true";
defparam \inst1|Add2~84 .cin1_used = "true";
defparam \inst1|Add2~84 .cin_used = "true";
defparam \inst1|Add2~84 .lut_mask = "3c3f";
defparam \inst1|Add2~84 .operation_mode = "arithmetic";
defparam \inst1|Add2~84 .output_mode = "comb_only";
defparam \inst1|Add2~84 .register_cascade_mode = "off";
defparam \inst1|Add2~84 .sum_lutc_input = "cin";
defparam \inst1|Add2~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \inst1|Add2~89 (
// Equation(s):
// \inst1|Add2~89_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~60_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & ((\inst1|Add2~84_combout ))) # (!\inst9|data_out_valid~0  & (\inst1|Add3~60_combout ))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|Add3~60_combout ),
	.datad(\inst1|Add2~84_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~89 .lut_mask = "f4b0";
defparam \inst1|Add2~89 .operation_mode = "normal";
defparam \inst1|Add2~89 .output_mode = "comb_only";
defparam \inst1|Add2~89 .register_cascade_mode = "off";
defparam \inst1|Add2~89 .sum_lutc_input = "datac";
defparam \inst1|Add2~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \inst1|size[5] (
// Equation(s):
// \inst1|Add2~90  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[5])) # (!\inst1|do_write~combout  & ((\inst1|Add2~89_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~89_combout ))))
// \inst1|size [5] = DFFEAS(\inst1|Add2~90 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~89_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~90 ),
	.regout(\inst1|size [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[5] .lut_mask = "f780";
defparam \inst1|size[5] .operation_mode = "normal";
defparam \inst1|size[5] .output_mode = "reg_and_comb";
defparam \inst1|size[5] .register_cascade_mode = "off";
defparam \inst1|size[5] .sum_lutc_input = "qfbk";
defparam \inst1|size[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \inst1|Add3~55 (
// Equation(s):
// \inst1|Add3~55_combout  = \inst1|size [6] $ (\inst1|do_read~combout  $ ((!(!\inst1|Add3~72  & \inst1|Add3~62 ) # (\inst1|Add3~72  & \inst1|Add3~62COUT1_95 ))))
// \inst1|Add3~57  = CARRY((\inst1|size [6] & ((\inst1|do_read~combout ) # (!\inst1|Add3~62 ))) # (!\inst1|size [6] & (\inst1|do_read~combout  & !\inst1|Add3~62 )))
// \inst1|Add3~57COUT1_96  = CARRY((\inst1|size [6] & ((\inst1|do_read~combout ) # (!\inst1|Add3~62COUT1_95 ))) # (!\inst1|size [6] & (\inst1|do_read~combout  & !\inst1|Add3~62COUT1_95 )))

	.clk(gnd),
	.dataa(\inst1|size [6]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~72 ),
	.cin0(\inst1|Add3~62 ),
	.cin1(\inst1|Add3~62COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~55_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~57 ),
	.cout1(\inst1|Add3~57COUT1_96 ));
// synopsys translate_off
defparam \inst1|Add3~55 .cin0_used = "true";
defparam \inst1|Add3~55 .cin1_used = "true";
defparam \inst1|Add3~55 .cin_used = "true";
defparam \inst1|Add3~55 .lut_mask = "698e";
defparam \inst1|Add3~55 .operation_mode = "arithmetic";
defparam \inst1|Add3~55 .output_mode = "comb_only";
defparam \inst1|Add3~55 .register_cascade_mode = "off";
defparam \inst1|Add3~55 .sum_lutc_input = "cin";
defparam \inst1|Add3~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \inst1|Add2~77 (
// Equation(s):
// \inst1|Add2~77_combout  = (\inst1|size [6] $ ((!(!\inst1|Add2~100  & \inst1|Add2~86 ) # (\inst1|Add2~100  & \inst1|Add2~86COUT1_131 ))))
// \inst1|Add2~79  = CARRY(((\inst1|size [6] & !\inst1|Add2~86 )))
// \inst1|Add2~79COUT1_132  = CARRY(((\inst1|size [6] & !\inst1|Add2~86COUT1_131 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~100 ),
	.cin0(\inst1|Add2~86 ),
	.cin1(\inst1|Add2~86COUT1_131 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~77_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~79 ),
	.cout1(\inst1|Add2~79COUT1_132 ));
// synopsys translate_off
defparam \inst1|Add2~77 .cin0_used = "true";
defparam \inst1|Add2~77 .cin1_used = "true";
defparam \inst1|Add2~77 .cin_used = "true";
defparam \inst1|Add2~77 .lut_mask = "c30c";
defparam \inst1|Add2~77 .operation_mode = "arithmetic";
defparam \inst1|Add2~77 .output_mode = "comb_only";
defparam \inst1|Add2~77 .register_cascade_mode = "off";
defparam \inst1|Add2~77 .sum_lutc_input = "cin";
defparam \inst1|Add2~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \inst1|Add2~82 (
// Equation(s):
// \inst1|Add2~82_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~55_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & ((\inst1|Add2~77_combout ))) # (!\inst9|data_out_valid~0  & (\inst1|Add3~55_combout ))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|Add3~55_combout ),
	.datad(\inst1|Add2~77_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~82 .lut_mask = "f4b0";
defparam \inst1|Add2~82 .operation_mode = "normal";
defparam \inst1|Add2~82 .output_mode = "comb_only";
defparam \inst1|Add2~82 .register_cascade_mode = "off";
defparam \inst1|Add2~82 .sum_lutc_input = "datac";
defparam \inst1|Add2~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \inst1|size[6] (
// Equation(s):
// \inst1|Add2~83  = (\inst1|do_write~combout  & ((\inst1|do_read~combout  & (B1_size[6])) # (!\inst1|do_read~combout  & ((\inst1|Add2~82_combout ))))) # (!\inst1|do_write~combout  & (((\inst1|Add2~82_combout ))))
// \inst1|size [6] = DFFEAS(\inst1|Add2~83 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_write~combout ),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~82_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~83 ),
	.regout(\inst1|size [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[6] .lut_mask = "f780";
defparam \inst1|size[6] .operation_mode = "normal";
defparam \inst1|size[6] .output_mode = "reg_and_comb";
defparam \inst1|size[6] .register_cascade_mode = "off";
defparam \inst1|size[6] .sum_lutc_input = "qfbk";
defparam \inst1|size[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \inst1|Add2~70 (
// Equation(s):
// \inst1|Add2~70_combout  = \inst1|size [7] $ (((((!\inst1|Add2~100  & \inst1|Add2~79 ) # (\inst1|Add2~100  & \inst1|Add2~79COUT1_132 )))))
// \inst1|Add2~72  = CARRY(((!\inst1|Add2~79 )) # (!\inst1|size [7]))
// \inst1|Add2~72COUT1_133  = CARRY(((!\inst1|Add2~79COUT1_132 )) # (!\inst1|size [7]))

	.clk(gnd),
	.dataa(\inst1|size [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~100 ),
	.cin0(\inst1|Add2~79 ),
	.cin1(\inst1|Add2~79COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~70_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~72 ),
	.cout1(\inst1|Add2~72COUT1_133 ));
// synopsys translate_off
defparam \inst1|Add2~70 .cin0_used = "true";
defparam \inst1|Add2~70 .cin1_used = "true";
defparam \inst1|Add2~70 .cin_used = "true";
defparam \inst1|Add2~70 .lut_mask = "5a5f";
defparam \inst1|Add2~70 .operation_mode = "arithmetic";
defparam \inst1|Add2~70 .output_mode = "comb_only";
defparam \inst1|Add2~70 .register_cascade_mode = "off";
defparam \inst1|Add2~70 .sum_lutc_input = "cin";
defparam \inst1|Add2~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \inst1|Add3~50 (
// Equation(s):
// \inst1|Add3~50_combout  = \inst1|size [7] $ (\inst1|do_read~combout  $ (((!\inst1|Add3~72  & \inst1|Add3~57 ) # (\inst1|Add3~72  & \inst1|Add3~57COUT1_96 ))))
// \inst1|Add3~52  = CARRY((\inst1|size [7] & (!\inst1|do_read~combout  & !\inst1|Add3~57 )) # (!\inst1|size [7] & ((!\inst1|Add3~57 ) # (!\inst1|do_read~combout ))))
// \inst1|Add3~52COUT1_97  = CARRY((\inst1|size [7] & (!\inst1|do_read~combout  & !\inst1|Add3~57COUT1_96 )) # (!\inst1|size [7] & ((!\inst1|Add3~57COUT1_96 ) # (!\inst1|do_read~combout ))))

	.clk(gnd),
	.dataa(\inst1|size [7]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~72 ),
	.cin0(\inst1|Add3~57 ),
	.cin1(\inst1|Add3~57COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~50_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~52 ),
	.cout1(\inst1|Add3~52COUT1_97 ));
// synopsys translate_off
defparam \inst1|Add3~50 .cin0_used = "true";
defparam \inst1|Add3~50 .cin1_used = "true";
defparam \inst1|Add3~50 .cin_used = "true";
defparam \inst1|Add3~50 .lut_mask = "9617";
defparam \inst1|Add3~50 .operation_mode = "arithmetic";
defparam \inst1|Add3~50 .output_mode = "comb_only";
defparam \inst1|Add3~50 .register_cascade_mode = "off";
defparam \inst1|Add3~50 .sum_lutc_input = "cin";
defparam \inst1|Add3~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \inst1|Add2~75 (
// Equation(s):
// \inst1|Add2~75_combout  = (\inst9|data_out_valid~0  & ((\inst1|ff_n~regout  & ((\inst1|Add3~50_combout ))) # (!\inst1|ff_n~regout  & (\inst1|Add2~70_combout )))) # (!\inst9|data_out_valid~0  & (((\inst1|Add3~50_combout ))))

	.clk(gnd),
	.dataa(\inst9|data_out_valid~0 ),
	.datab(\inst1|ff_n~regout ),
	.datac(\inst1|Add2~70_combout ),
	.datad(\inst1|Add3~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~75 .lut_mask = "fd20";
defparam \inst1|Add2~75 .operation_mode = "normal";
defparam \inst1|Add2~75 .output_mode = "comb_only";
defparam \inst1|Add2~75 .register_cascade_mode = "off";
defparam \inst1|Add2~75 .sum_lutc_input = "datac";
defparam \inst1|Add2~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \inst1|size[7] (
// Equation(s):
// \inst1|Add2~76  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[7])) # (!\inst1|do_write~combout  & ((\inst1|Add2~75_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~75_combout ))))
// \inst1|size [7] = DFFEAS(\inst1|Add2~76 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~75_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~76 ),
	.regout(\inst1|size [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[7] .lut_mask = "f780";
defparam \inst1|size[7] .operation_mode = "normal";
defparam \inst1|size[7] .output_mode = "reg_and_comb";
defparam \inst1|size[7] .register_cascade_mode = "off";
defparam \inst1|size[7] .sum_lutc_input = "qfbk";
defparam \inst1|size[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \inst1|Add2~63 (
// Equation(s):
// \inst1|Add2~63_combout  = \inst1|size [8] $ ((((!(!\inst1|Add2~100  & \inst1|Add2~72 ) # (\inst1|Add2~100  & \inst1|Add2~72COUT1_133 )))))
// \inst1|Add2~65  = CARRY((\inst1|size [8] & ((!\inst1|Add2~72COUT1_133 ))))

	.clk(gnd),
	.dataa(\inst1|size [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~100 ),
	.cin0(\inst1|Add2~72 ),
	.cin1(\inst1|Add2~72COUT1_133 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~63_combout ),
	.regout(),
	.cout(\inst1|Add2~65 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~63 .cin0_used = "true";
defparam \inst1|Add2~63 .cin1_used = "true";
defparam \inst1|Add2~63 .cin_used = "true";
defparam \inst1|Add2~63 .lut_mask = "a50a";
defparam \inst1|Add2~63 .operation_mode = "arithmetic";
defparam \inst1|Add2~63 .output_mode = "comb_only";
defparam \inst1|Add2~63 .register_cascade_mode = "off";
defparam \inst1|Add2~63 .sum_lutc_input = "cin";
defparam \inst1|Add2~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \inst1|Add3~45 (
// Equation(s):
// \inst1|Add3~45_combout  = \inst1|size [8] $ (\inst1|do_read~combout  $ ((!(!\inst1|Add3~72  & \inst1|Add3~52 ) # (\inst1|Add3~72  & \inst1|Add3~52COUT1_97 ))))
// \inst1|Add3~47  = CARRY((\inst1|size [8] & ((\inst1|do_read~combout ) # (!\inst1|Add3~52COUT1_97 ))) # (!\inst1|size [8] & (\inst1|do_read~combout  & !\inst1|Add3~52COUT1_97 )))

	.clk(gnd),
	.dataa(\inst1|size [8]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~72 ),
	.cin0(\inst1|Add3~52 ),
	.cin1(\inst1|Add3~52COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~45_combout ),
	.regout(),
	.cout(\inst1|Add3~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add3~45 .cin0_used = "true";
defparam \inst1|Add3~45 .cin1_used = "true";
defparam \inst1|Add3~45 .cin_used = "true";
defparam \inst1|Add3~45 .lut_mask = "698e";
defparam \inst1|Add3~45 .operation_mode = "arithmetic";
defparam \inst1|Add3~45 .output_mode = "comb_only";
defparam \inst1|Add3~45 .register_cascade_mode = "off";
defparam \inst1|Add3~45 .sum_lutc_input = "cin";
defparam \inst1|Add3~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \inst1|Add2~68 (
// Equation(s):
// \inst1|Add2~68_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~45_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~63_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~45_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst1|Add2~63_combout ),
	.datac(\inst9|data_out_valid~0 ),
	.datad(\inst1|Add3~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~68 .lut_mask = "ef40";
defparam \inst1|Add2~68 .operation_mode = "normal";
defparam \inst1|Add2~68 .output_mode = "comb_only";
defparam \inst1|Add2~68 .register_cascade_mode = "off";
defparam \inst1|Add2~68 .sum_lutc_input = "datac";
defparam \inst1|Add2~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \inst1|size[8] (
// Equation(s):
// \inst1|Add2~69  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[8])) # (!\inst1|do_write~combout  & ((\inst1|Add2~68_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~68_combout ))))
// \inst1|size [8] = DFFEAS(\inst1|Add2~69 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~68_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~69 ),
	.regout(\inst1|size [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[8] .lut_mask = "f780";
defparam \inst1|size[8] .operation_mode = "normal";
defparam \inst1|size[8] .output_mode = "reg_and_comb";
defparam \inst1|size[8] .register_cascade_mode = "off";
defparam \inst1|size[8] .sum_lutc_input = "qfbk";
defparam \inst1|size[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \inst1|Add2~56 (
// Equation(s):
// \inst1|Add2~56_combout  = (\inst1|size [9] $ ((\inst1|Add2~65 )))
// \inst1|Add2~58  = CARRY(((!\inst1|Add2~65 ) # (!\inst1|size [9])))
// \inst1|Add2~58COUT1_134  = CARRY(((!\inst1|Add2~65 ) # (!\inst1|size [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~65 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~56_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~58 ),
	.cout1(\inst1|Add2~58COUT1_134 ));
// synopsys translate_off
defparam \inst1|Add2~56 .cin_used = "true";
defparam \inst1|Add2~56 .lut_mask = "3c3f";
defparam \inst1|Add2~56 .operation_mode = "arithmetic";
defparam \inst1|Add2~56 .output_mode = "comb_only";
defparam \inst1|Add2~56 .register_cascade_mode = "off";
defparam \inst1|Add2~56 .sum_lutc_input = "cin";
defparam \inst1|Add2~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \inst1|Add3~40 (
// Equation(s):
// \inst1|Add3~40_combout  = \inst1|do_read~combout  $ (\inst1|size [9] $ ((\inst1|Add3~47 )))
// \inst1|Add3~42  = CARRY((\inst1|do_read~combout  & (!\inst1|size [9] & !\inst1|Add3~47 )) # (!\inst1|do_read~combout  & ((!\inst1|Add3~47 ) # (!\inst1|size [9]))))
// \inst1|Add3~42COUT1_98  = CARRY((\inst1|do_read~combout  & (!\inst1|size [9] & !\inst1|Add3~47 )) # (!\inst1|do_read~combout  & ((!\inst1|Add3~47 ) # (!\inst1|size [9]))))

	.clk(gnd),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|size [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~40_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~42 ),
	.cout1(\inst1|Add3~42COUT1_98 ));
// synopsys translate_off
defparam \inst1|Add3~40 .cin_used = "true";
defparam \inst1|Add3~40 .lut_mask = "9617";
defparam \inst1|Add3~40 .operation_mode = "arithmetic";
defparam \inst1|Add3~40 .output_mode = "comb_only";
defparam \inst1|Add3~40 .register_cascade_mode = "off";
defparam \inst1|Add3~40 .sum_lutc_input = "cin";
defparam \inst1|Add3~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \inst1|Add2~61 (
// Equation(s):
// \inst1|Add2~61_combout  = (\inst9|data_out_valid~0  & ((\inst1|ff_n~regout  & ((\inst1|Add3~40_combout ))) # (!\inst1|ff_n~regout  & (\inst1|Add2~56_combout )))) # (!\inst9|data_out_valid~0  & (((\inst1|Add3~40_combout ))))

	.clk(gnd),
	.dataa(\inst9|data_out_valid~0 ),
	.datab(\inst1|ff_n~regout ),
	.datac(\inst1|Add2~56_combout ),
	.datad(\inst1|Add3~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~61 .lut_mask = "fd20";
defparam \inst1|Add2~61 .operation_mode = "normal";
defparam \inst1|Add2~61 .output_mode = "comb_only";
defparam \inst1|Add2~61 .register_cascade_mode = "off";
defparam \inst1|Add2~61 .sum_lutc_input = "datac";
defparam \inst1|Add2~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \inst1|size[9] (
// Equation(s):
// \inst1|Add2~62  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[9])) # (!\inst1|do_write~combout  & ((\inst1|Add2~61_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~61_combout ))))
// \inst1|size [9] = DFFEAS(\inst1|Add2~62 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~61_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~62 ),
	.regout(\inst1|size [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[9] .lut_mask = "f780";
defparam \inst1|size[9] .operation_mode = "normal";
defparam \inst1|size[9] .output_mode = "reg_and_comb";
defparam \inst1|size[9] .register_cascade_mode = "off";
defparam \inst1|size[9] .sum_lutc_input = "qfbk";
defparam \inst1|size[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \inst1|Add2~49 (
// Equation(s):
// \inst1|Add2~49_combout  = \inst1|size [10] $ ((((!(!\inst1|Add2~65  & \inst1|Add2~58 ) # (\inst1|Add2~65  & \inst1|Add2~58COUT1_134 )))))
// \inst1|Add2~51  = CARRY((\inst1|size [10] & ((!\inst1|Add2~58 ))))
// \inst1|Add2~51COUT1_135  = CARRY((\inst1|size [10] & ((!\inst1|Add2~58COUT1_134 ))))

	.clk(gnd),
	.dataa(\inst1|size [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~65 ),
	.cin0(\inst1|Add2~58 ),
	.cin1(\inst1|Add2~58COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~49_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~51 ),
	.cout1(\inst1|Add2~51COUT1_135 ));
// synopsys translate_off
defparam \inst1|Add2~49 .cin0_used = "true";
defparam \inst1|Add2~49 .cin1_used = "true";
defparam \inst1|Add2~49 .cin_used = "true";
defparam \inst1|Add2~49 .lut_mask = "a50a";
defparam \inst1|Add2~49 .operation_mode = "arithmetic";
defparam \inst1|Add2~49 .output_mode = "comb_only";
defparam \inst1|Add2~49 .register_cascade_mode = "off";
defparam \inst1|Add2~49 .sum_lutc_input = "cin";
defparam \inst1|Add2~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \inst1|Add3~35 (
// Equation(s):
// \inst1|Add3~35_combout  = \inst1|do_read~combout  $ (\inst1|size [10] $ ((!(!\inst1|Add3~47  & \inst1|Add3~42 ) # (\inst1|Add3~47  & \inst1|Add3~42COUT1_98 ))))
// \inst1|Add3~37  = CARRY((\inst1|do_read~combout  & ((\inst1|size [10]) # (!\inst1|Add3~42 ))) # (!\inst1|do_read~combout  & (\inst1|size [10] & !\inst1|Add3~42 )))
// \inst1|Add3~37COUT1_99  = CARRY((\inst1|do_read~combout  & ((\inst1|size [10]) # (!\inst1|Add3~42COUT1_98 ))) # (!\inst1|do_read~combout  & (\inst1|size [10] & !\inst1|Add3~42COUT1_98 )))

	.clk(gnd),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|size [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~47 ),
	.cin0(\inst1|Add3~42 ),
	.cin1(\inst1|Add3~42COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~37 ),
	.cout1(\inst1|Add3~37COUT1_99 ));
// synopsys translate_off
defparam \inst1|Add3~35 .cin0_used = "true";
defparam \inst1|Add3~35 .cin1_used = "true";
defparam \inst1|Add3~35 .cin_used = "true";
defparam \inst1|Add3~35 .lut_mask = "698e";
defparam \inst1|Add3~35 .operation_mode = "arithmetic";
defparam \inst1|Add3~35 .output_mode = "comb_only";
defparam \inst1|Add3~35 .register_cascade_mode = "off";
defparam \inst1|Add3~35 .sum_lutc_input = "cin";
defparam \inst1|Add3~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \inst1|Add2~54 (
// Equation(s):
// \inst1|Add2~54_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~35_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~49_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~35_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst1|Add2~49_combout ),
	.datac(\inst1|Add3~35_combout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~54 .lut_mask = "e4f0";
defparam \inst1|Add2~54 .operation_mode = "normal";
defparam \inst1|Add2~54 .output_mode = "comb_only";
defparam \inst1|Add2~54 .register_cascade_mode = "off";
defparam \inst1|Add2~54 .sum_lutc_input = "datac";
defparam \inst1|Add2~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \inst1|size[10] (
// Equation(s):
// \inst1|Add2~55  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[10])) # (!\inst1|do_write~combout  & ((\inst1|Add2~54_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~54_combout ))))
// \inst1|size [10] = DFFEAS(\inst1|Add2~55 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~54_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~55 ),
	.regout(\inst1|size [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[10] .lut_mask = "f780";
defparam \inst1|size[10] .operation_mode = "normal";
defparam \inst1|size[10] .output_mode = "reg_and_comb";
defparam \inst1|size[10] .register_cascade_mode = "off";
defparam \inst1|size[10] .sum_lutc_input = "qfbk";
defparam \inst1|size[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \inst1|Add2~42 (
// Equation(s):
// \inst1|Add2~42_combout  = (\inst1|size [11] $ (((!\inst1|Add2~65  & \inst1|Add2~51 ) # (\inst1|Add2~65  & \inst1|Add2~51COUT1_135 ))))
// \inst1|Add2~44  = CARRY(((!\inst1|Add2~51 ) # (!\inst1|size [11])))
// \inst1|Add2~44COUT1_136  = CARRY(((!\inst1|Add2~51COUT1_135 ) # (!\inst1|size [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~65 ),
	.cin0(\inst1|Add2~51 ),
	.cin1(\inst1|Add2~51COUT1_135 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~42_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~44 ),
	.cout1(\inst1|Add2~44COUT1_136 ));
// synopsys translate_off
defparam \inst1|Add2~42 .cin0_used = "true";
defparam \inst1|Add2~42 .cin1_used = "true";
defparam \inst1|Add2~42 .cin_used = "true";
defparam \inst1|Add2~42 .lut_mask = "3c3f";
defparam \inst1|Add2~42 .operation_mode = "arithmetic";
defparam \inst1|Add2~42 .output_mode = "comb_only";
defparam \inst1|Add2~42 .register_cascade_mode = "off";
defparam \inst1|Add2~42 .sum_lutc_input = "cin";
defparam \inst1|Add2~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \inst1|Add3~30 (
// Equation(s):
// \inst1|Add3~30_combout  = \inst1|do_read~combout  $ (\inst1|size [11] $ (((!\inst1|Add3~47  & \inst1|Add3~37 ) # (\inst1|Add3~47  & \inst1|Add3~37COUT1_99 ))))
// \inst1|Add3~32  = CARRY((\inst1|do_read~combout  & (!\inst1|size [11] & !\inst1|Add3~37 )) # (!\inst1|do_read~combout  & ((!\inst1|Add3~37 ) # (!\inst1|size [11]))))
// \inst1|Add3~32COUT1_100  = CARRY((\inst1|do_read~combout  & (!\inst1|size [11] & !\inst1|Add3~37COUT1_99 )) # (!\inst1|do_read~combout  & ((!\inst1|Add3~37COUT1_99 ) # (!\inst1|size [11]))))

	.clk(gnd),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|size [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~47 ),
	.cin0(\inst1|Add3~37 ),
	.cin1(\inst1|Add3~37COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~32 ),
	.cout1(\inst1|Add3~32COUT1_100 ));
// synopsys translate_off
defparam \inst1|Add3~30 .cin0_used = "true";
defparam \inst1|Add3~30 .cin1_used = "true";
defparam \inst1|Add3~30 .cin_used = "true";
defparam \inst1|Add3~30 .lut_mask = "9617";
defparam \inst1|Add3~30 .operation_mode = "arithmetic";
defparam \inst1|Add3~30 .output_mode = "comb_only";
defparam \inst1|Add3~30 .register_cascade_mode = "off";
defparam \inst1|Add3~30 .sum_lutc_input = "cin";
defparam \inst1|Add3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \inst1|Add2~47 (
// Equation(s):
// \inst1|Add2~47_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~30_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~42_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~30_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|Add2~42_combout ),
	.datad(\inst1|Add3~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~47 .lut_mask = "fb40";
defparam \inst1|Add2~47 .operation_mode = "normal";
defparam \inst1|Add2~47 .output_mode = "comb_only";
defparam \inst1|Add2~47 .register_cascade_mode = "off";
defparam \inst1|Add2~47 .sum_lutc_input = "datac";
defparam \inst1|Add2~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \inst1|size[11] (
// Equation(s):
// \inst1|Add2~48  = (\inst1|do_write~combout  & ((\inst1|do_read~combout  & (B1_size[11])) # (!\inst1|do_read~combout  & ((\inst1|Add2~47_combout ))))) # (!\inst1|do_write~combout  & (((\inst1|Add2~47_combout ))))
// \inst1|size [11] = DFFEAS(\inst1|Add2~48 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_write~combout ),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~47_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~48 ),
	.regout(\inst1|size [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[11] .lut_mask = "f780";
defparam \inst1|size[11] .operation_mode = "normal";
defparam \inst1|size[11] .output_mode = "reg_and_comb";
defparam \inst1|size[11] .register_cascade_mode = "off";
defparam \inst1|size[11] .sum_lutc_input = "qfbk";
defparam \inst1|size[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \inst1|Add2~35 (
// Equation(s):
// \inst1|Add2~35_combout  = (\inst1|size [12] $ ((!(!\inst1|Add2~65  & \inst1|Add2~44 ) # (\inst1|Add2~65  & \inst1|Add2~44COUT1_136 ))))
// \inst1|Add2~37  = CARRY(((\inst1|size [12] & !\inst1|Add2~44 )))
// \inst1|Add2~37COUT1_137  = CARRY(((\inst1|size [12] & !\inst1|Add2~44COUT1_136 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~65 ),
	.cin0(\inst1|Add2~44 ),
	.cin1(\inst1|Add2~44COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~37 ),
	.cout1(\inst1|Add2~37COUT1_137 ));
// synopsys translate_off
defparam \inst1|Add2~35 .cin0_used = "true";
defparam \inst1|Add2~35 .cin1_used = "true";
defparam \inst1|Add2~35 .cin_used = "true";
defparam \inst1|Add2~35 .lut_mask = "c30c";
defparam \inst1|Add2~35 .operation_mode = "arithmetic";
defparam \inst1|Add2~35 .output_mode = "comb_only";
defparam \inst1|Add2~35 .register_cascade_mode = "off";
defparam \inst1|Add2~35 .sum_lutc_input = "cin";
defparam \inst1|Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \inst1|Add3~25 (
// Equation(s):
// \inst1|Add3~25_combout  = \inst1|do_read~combout  $ (\inst1|size [12] $ ((!(!\inst1|Add3~47  & \inst1|Add3~32 ) # (\inst1|Add3~47  & \inst1|Add3~32COUT1_100 ))))
// \inst1|Add3~27  = CARRY((\inst1|do_read~combout  & ((\inst1|size [12]) # (!\inst1|Add3~32 ))) # (!\inst1|do_read~combout  & (\inst1|size [12] & !\inst1|Add3~32 )))
// \inst1|Add3~27COUT1_101  = CARRY((\inst1|do_read~combout  & ((\inst1|size [12]) # (!\inst1|Add3~32COUT1_100 ))) # (!\inst1|do_read~combout  & (\inst1|size [12] & !\inst1|Add3~32COUT1_100 )))

	.clk(gnd),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|size [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~47 ),
	.cin0(\inst1|Add3~32 ),
	.cin1(\inst1|Add3~32COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~27 ),
	.cout1(\inst1|Add3~27COUT1_101 ));
// synopsys translate_off
defparam \inst1|Add3~25 .cin0_used = "true";
defparam \inst1|Add3~25 .cin1_used = "true";
defparam \inst1|Add3~25 .cin_used = "true";
defparam \inst1|Add3~25 .lut_mask = "698e";
defparam \inst1|Add3~25 .operation_mode = "arithmetic";
defparam \inst1|Add3~25 .output_mode = "comb_only";
defparam \inst1|Add3~25 .register_cascade_mode = "off";
defparam \inst1|Add3~25 .sum_lutc_input = "cin";
defparam \inst1|Add3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \inst1|Add2~40 (
// Equation(s):
// \inst1|Add2~40_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~25_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~35_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~25_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst1|Add2~35_combout ),
	.datac(\inst9|data_out_valid~0 ),
	.datad(\inst1|Add3~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~40 .lut_mask = "ef40";
defparam \inst1|Add2~40 .operation_mode = "normal";
defparam \inst1|Add2~40 .output_mode = "comb_only";
defparam \inst1|Add2~40 .register_cascade_mode = "off";
defparam \inst1|Add2~40 .sum_lutc_input = "datac";
defparam \inst1|Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \inst1|size[12] (
// Equation(s):
// \inst1|Add2~41  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[12])) # (!\inst1|do_write~combout  & ((\inst1|Add2~40_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~40_combout ))))
// \inst1|size [12] = DFFEAS(\inst1|Add2~41 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~40_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~41 ),
	.regout(\inst1|size [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[12] .lut_mask = "f780";
defparam \inst1|size[12] .operation_mode = "normal";
defparam \inst1|size[12] .output_mode = "reg_and_comb";
defparam \inst1|size[12] .register_cascade_mode = "off";
defparam \inst1|size[12] .sum_lutc_input = "qfbk";
defparam \inst1|size[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \inst1|Add2~28 (
// Equation(s):
// \inst1|Add2~28_combout  = (\inst1|size [13] $ (((!\inst1|Add2~65  & \inst1|Add2~37 ) # (\inst1|Add2~65  & \inst1|Add2~37COUT1_137 ))))
// \inst1|Add2~30  = CARRY(((!\inst1|Add2~37COUT1_137 ) # (!\inst1|size [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~65 ),
	.cin0(\inst1|Add2~37 ),
	.cin1(\inst1|Add2~37COUT1_137 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~28_combout ),
	.regout(),
	.cout(\inst1|Add2~30 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~28 .cin0_used = "true";
defparam \inst1|Add2~28 .cin1_used = "true";
defparam \inst1|Add2~28 .cin_used = "true";
defparam \inst1|Add2~28 .lut_mask = "3c3f";
defparam \inst1|Add2~28 .operation_mode = "arithmetic";
defparam \inst1|Add2~28 .output_mode = "comb_only";
defparam \inst1|Add2~28 .register_cascade_mode = "off";
defparam \inst1|Add2~28 .sum_lutc_input = "cin";
defparam \inst1|Add2~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \inst1|Add3~20 (
// Equation(s):
// \inst1|Add3~20_combout  = \inst1|do_read~combout  $ (\inst1|size [13] $ (((!\inst1|Add3~47  & \inst1|Add3~27 ) # (\inst1|Add3~47  & \inst1|Add3~27COUT1_101 ))))
// \inst1|Add3~22  = CARRY((\inst1|do_read~combout  & (!\inst1|size [13] & !\inst1|Add3~27COUT1_101 )) # (!\inst1|do_read~combout  & ((!\inst1|Add3~27COUT1_101 ) # (!\inst1|size [13]))))

	.clk(gnd),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|size [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~47 ),
	.cin0(\inst1|Add3~27 ),
	.cin1(\inst1|Add3~27COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~20_combout ),
	.regout(),
	.cout(\inst1|Add3~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add3~20 .cin0_used = "true";
defparam \inst1|Add3~20 .cin1_used = "true";
defparam \inst1|Add3~20 .cin_used = "true";
defparam \inst1|Add3~20 .lut_mask = "9617";
defparam \inst1|Add3~20 .operation_mode = "arithmetic";
defparam \inst1|Add3~20 .output_mode = "comb_only";
defparam \inst1|Add3~20 .register_cascade_mode = "off";
defparam \inst1|Add3~20 .sum_lutc_input = "cin";
defparam \inst1|Add3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \inst1|Add2~33 (
// Equation(s):
// \inst1|Add2~33_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~20_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~28_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~20_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|Add2~28_combout ),
	.datad(\inst1|Add3~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~33 .lut_mask = "fb40";
defparam \inst1|Add2~33 .operation_mode = "normal";
defparam \inst1|Add2~33 .output_mode = "comb_only";
defparam \inst1|Add2~33 .register_cascade_mode = "off";
defparam \inst1|Add2~33 .sum_lutc_input = "datac";
defparam \inst1|Add2~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \inst1|size[13] (
// Equation(s):
// \inst1|Add2~34  = (\inst1|do_write~combout  & ((\inst1|do_read~combout  & (B1_size[13])) # (!\inst1|do_read~combout  & ((\inst1|Add2~33_combout ))))) # (!\inst1|do_write~combout  & (((\inst1|Add2~33_combout ))))
// \inst1|size [13] = DFFEAS(\inst1|Add2~34 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_write~combout ),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~33_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~34 ),
	.regout(\inst1|size [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[13] .lut_mask = "f780";
defparam \inst1|size[13] .operation_mode = "normal";
defparam \inst1|size[13] .output_mode = "reg_and_comb";
defparam \inst1|size[13] .register_cascade_mode = "off";
defparam \inst1|size[13] .sum_lutc_input = "qfbk";
defparam \inst1|size[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \inst1|Add2~21 (
// Equation(s):
// \inst1|Add2~21_combout  = (\inst1|size [14] $ ((!\inst1|Add2~30 )))
// \inst1|Add2~23  = CARRY(((\inst1|size [14] & !\inst1|Add2~30 )))
// \inst1|Add2~23COUT1_138  = CARRY(((\inst1|size [14] & !\inst1|Add2~30 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~30 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~21_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~23 ),
	.cout1(\inst1|Add2~23COUT1_138 ));
// synopsys translate_off
defparam \inst1|Add2~21 .cin_used = "true";
defparam \inst1|Add2~21 .lut_mask = "c30c";
defparam \inst1|Add2~21 .operation_mode = "arithmetic";
defparam \inst1|Add2~21 .output_mode = "comb_only";
defparam \inst1|Add2~21 .register_cascade_mode = "off";
defparam \inst1|Add2~21 .sum_lutc_input = "cin";
defparam \inst1|Add2~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \inst1|Add3~15 (
// Equation(s):
// \inst1|Add3~15_combout  = \inst1|do_read~combout  $ (\inst1|size [14] $ ((!\inst1|Add3~22 )))
// \inst1|Add3~17  = CARRY((\inst1|do_read~combout  & ((\inst1|size [14]) # (!\inst1|Add3~22 ))) # (!\inst1|do_read~combout  & (\inst1|size [14] & !\inst1|Add3~22 )))
// \inst1|Add3~17COUT1_102  = CARRY((\inst1|do_read~combout  & ((\inst1|size [14]) # (!\inst1|Add3~22 ))) # (!\inst1|do_read~combout  & (\inst1|size [14] & !\inst1|Add3~22 )))

	.clk(gnd),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|size [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~17 ),
	.cout1(\inst1|Add3~17COUT1_102 ));
// synopsys translate_off
defparam \inst1|Add3~15 .cin_used = "true";
defparam \inst1|Add3~15 .lut_mask = "698e";
defparam \inst1|Add3~15 .operation_mode = "arithmetic";
defparam \inst1|Add3~15 .output_mode = "comb_only";
defparam \inst1|Add3~15 .register_cascade_mode = "off";
defparam \inst1|Add3~15 .sum_lutc_input = "cin";
defparam \inst1|Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \inst1|Add2~26 (
// Equation(s):
// \inst1|Add2~26_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~15_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~21_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~15_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|Add2~21_combout ),
	.datad(\inst1|Add3~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~26 .lut_mask = "fb40";
defparam \inst1|Add2~26 .operation_mode = "normal";
defparam \inst1|Add2~26 .output_mode = "comb_only";
defparam \inst1|Add2~26 .register_cascade_mode = "off";
defparam \inst1|Add2~26 .sum_lutc_input = "datac";
defparam \inst1|Add2~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \inst1|size[14] (
// Equation(s):
// \inst1|Add2~27  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[14])) # (!\inst1|do_write~combout  & ((\inst1|Add2~26_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~26_combout ))))
// \inst1|size [14] = DFFEAS(\inst1|Add2~27 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~26_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~27 ),
	.regout(\inst1|size [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[14] .lut_mask = "f780";
defparam \inst1|size[14] .operation_mode = "normal";
defparam \inst1|size[14] .output_mode = "reg_and_comb";
defparam \inst1|size[14] .register_cascade_mode = "off";
defparam \inst1|size[14] .sum_lutc_input = "qfbk";
defparam \inst1|size[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \inst1|Add2~14 (
// Equation(s):
// \inst1|Add2~14_combout  = \inst1|size [15] $ (((((!\inst1|Add2~30  & \inst1|Add2~23 ) # (\inst1|Add2~30  & \inst1|Add2~23COUT1_138 )))))
// \inst1|Add2~16  = CARRY(((!\inst1|Add2~23 )) # (!\inst1|size [15]))
// \inst1|Add2~16COUT1_139  = CARRY(((!\inst1|Add2~23COUT1_138 )) # (!\inst1|size [15]))

	.clk(gnd),
	.dataa(\inst1|size [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~30 ),
	.cin0(\inst1|Add2~23 ),
	.cin1(\inst1|Add2~23COUT1_138 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~14_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~16 ),
	.cout1(\inst1|Add2~16COUT1_139 ));
// synopsys translate_off
defparam \inst1|Add2~14 .cin0_used = "true";
defparam \inst1|Add2~14 .cin1_used = "true";
defparam \inst1|Add2~14 .cin_used = "true";
defparam \inst1|Add2~14 .lut_mask = "5a5f";
defparam \inst1|Add2~14 .operation_mode = "arithmetic";
defparam \inst1|Add2~14 .output_mode = "comb_only";
defparam \inst1|Add2~14 .register_cascade_mode = "off";
defparam \inst1|Add2~14 .sum_lutc_input = "cin";
defparam \inst1|Add2~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \inst1|Add3~10 (
// Equation(s):
// \inst1|Add3~10_combout  = \inst1|size [15] $ (\inst1|do_read~combout  $ (((!\inst1|Add3~22  & \inst1|Add3~17 ) # (\inst1|Add3~22  & \inst1|Add3~17COUT1_102 ))))
// \inst1|Add3~12  = CARRY((\inst1|size [15] & (!\inst1|do_read~combout  & !\inst1|Add3~17 )) # (!\inst1|size [15] & ((!\inst1|Add3~17 ) # (!\inst1|do_read~combout ))))
// \inst1|Add3~12COUT1_103  = CARRY((\inst1|size [15] & (!\inst1|do_read~combout  & !\inst1|Add3~17COUT1_102 )) # (!\inst1|size [15] & ((!\inst1|Add3~17COUT1_102 ) # (!\inst1|do_read~combout ))))

	.clk(gnd),
	.dataa(\inst1|size [15]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~22 ),
	.cin0(\inst1|Add3~17 ),
	.cin1(\inst1|Add3~17COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~12 ),
	.cout1(\inst1|Add3~12COUT1_103 ));
// synopsys translate_off
defparam \inst1|Add3~10 .cin0_used = "true";
defparam \inst1|Add3~10 .cin1_used = "true";
defparam \inst1|Add3~10 .cin_used = "true";
defparam \inst1|Add3~10 .lut_mask = "9617";
defparam \inst1|Add3~10 .operation_mode = "arithmetic";
defparam \inst1|Add3~10 .output_mode = "comb_only";
defparam \inst1|Add3~10 .register_cascade_mode = "off";
defparam \inst1|Add3~10 .sum_lutc_input = "cin";
defparam \inst1|Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \inst1|Add2~19 (
// Equation(s):
// \inst1|Add2~19_combout  = (\inst9|data_out_valid~0  & ((\inst1|ff_n~regout  & ((\inst1|Add3~10_combout ))) # (!\inst1|ff_n~regout  & (\inst1|Add2~14_combout )))) # (!\inst9|data_out_valid~0  & (((\inst1|Add3~10_combout ))))

	.clk(gnd),
	.dataa(\inst1|Add2~14_combout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|Add3~10_combout ),
	.datad(\inst1|ff_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~19 .lut_mask = "f0b8";
defparam \inst1|Add2~19 .operation_mode = "normal";
defparam \inst1|Add2~19 .output_mode = "comb_only";
defparam \inst1|Add2~19 .register_cascade_mode = "off";
defparam \inst1|Add2~19 .sum_lutc_input = "datac";
defparam \inst1|Add2~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \inst1|size[15] (
// Equation(s):
// \inst1|Add2~20  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[15])) # (!\inst1|do_write~combout  & ((\inst1|Add2~19_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~19_combout ))))
// \inst1|size [15] = DFFEAS(\inst1|Add2~20 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~19_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~20 ),
	.regout(\inst1|size [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[15] .lut_mask = "f780";
defparam \inst1|size[15] .operation_mode = "normal";
defparam \inst1|size[15] .output_mode = "reg_and_comb";
defparam \inst1|size[15] .register_cascade_mode = "off";
defparam \inst1|size[15] .sum_lutc_input = "qfbk";
defparam \inst1|size[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \inst1|Add2~7 (
// Equation(s):
// \inst1|Add2~7_combout  = (\inst1|size [16] $ ((!(!\inst1|Add2~30  & \inst1|Add2~16 ) # (\inst1|Add2~30  & \inst1|Add2~16COUT1_139 ))))
// \inst1|Add2~9  = CARRY(((\inst1|size [16] & !\inst1|Add2~16 )))
// \inst1|Add2~9COUT1_140  = CARRY(((\inst1|size [16] & !\inst1|Add2~16COUT1_139 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|size [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~30 ),
	.cin0(\inst1|Add2~16 ),
	.cin1(\inst1|Add2~16COUT1_139 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~7_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add2~9 ),
	.cout1(\inst1|Add2~9COUT1_140 ));
// synopsys translate_off
defparam \inst1|Add2~7 .cin0_used = "true";
defparam \inst1|Add2~7 .cin1_used = "true";
defparam \inst1|Add2~7 .cin_used = "true";
defparam \inst1|Add2~7 .lut_mask = "c30c";
defparam \inst1|Add2~7 .operation_mode = "arithmetic";
defparam \inst1|Add2~7 .output_mode = "comb_only";
defparam \inst1|Add2~7 .register_cascade_mode = "off";
defparam \inst1|Add2~7 .sum_lutc_input = "cin";
defparam \inst1|Add2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \inst1|Add3~5 (
// Equation(s):
// \inst1|Add3~5_combout  = \inst1|size [16] $ (\inst1|do_read~combout  $ ((!(!\inst1|Add3~22  & \inst1|Add3~12 ) # (\inst1|Add3~22  & \inst1|Add3~12COUT1_103 ))))
// \inst1|Add3~7  = CARRY((\inst1|size [16] & ((\inst1|do_read~combout ) # (!\inst1|Add3~12 ))) # (!\inst1|size [16] & (\inst1|do_read~combout  & !\inst1|Add3~12 )))
// \inst1|Add3~7COUT1_104  = CARRY((\inst1|size [16] & ((\inst1|do_read~combout ) # (!\inst1|Add3~12COUT1_103 ))) # (!\inst1|size [16] & (\inst1|do_read~combout  & !\inst1|Add3~12COUT1_103 )))

	.clk(gnd),
	.dataa(\inst1|size [16]),
	.datab(\inst1|do_read~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~22 ),
	.cin0(\inst1|Add3~12 ),
	.cin1(\inst1|Add3~12COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add3~7 ),
	.cout1(\inst1|Add3~7COUT1_104 ));
// synopsys translate_off
defparam \inst1|Add3~5 .cin0_used = "true";
defparam \inst1|Add3~5 .cin1_used = "true";
defparam \inst1|Add3~5 .cin_used = "true";
defparam \inst1|Add3~5 .lut_mask = "698e";
defparam \inst1|Add3~5 .operation_mode = "arithmetic";
defparam \inst1|Add3~5 .output_mode = "comb_only";
defparam \inst1|Add3~5 .register_cascade_mode = "off";
defparam \inst1|Add3~5 .sum_lutc_input = "cin";
defparam \inst1|Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \inst1|Add2~12 (
// Equation(s):
// \inst1|Add2~12_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~5_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & (\inst1|Add2~7_combout )) # (!\inst9|data_out_valid~0  & ((\inst1|Add3~5_combout )))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|Add2~7_combout ),
	.datad(\inst1|Add3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~12 .lut_mask = "fb40";
defparam \inst1|Add2~12 .operation_mode = "normal";
defparam \inst1|Add2~12 .output_mode = "comb_only";
defparam \inst1|Add2~12 .register_cascade_mode = "off";
defparam \inst1|Add2~12 .sum_lutc_input = "datac";
defparam \inst1|Add2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \inst1|size[16] (
// Equation(s):
// \inst1|Add2~13  = (\inst1|do_read~combout  & ((\inst1|do_write~combout  & (B1_size[16])) # (!\inst1|do_write~combout  & ((\inst1|Add2~12_combout ))))) # (!\inst1|do_read~combout  & (((\inst1|Add2~12_combout ))))
// \inst1|size [16] = DFFEAS(\inst1|Add2~13 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|do_write~combout ),
	.datac(vcc),
	.datad(\inst1|Add2~12_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~13 ),
	.regout(\inst1|size [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|size[16] .lut_mask = "f780";
defparam \inst1|size[16] .operation_mode = "normal";
defparam \inst1|size[16] .output_mode = "reg_and_comb";
defparam \inst1|size[16] .register_cascade_mode = "off";
defparam \inst1|size[16] .sum_lutc_input = "qfbk";
defparam \inst1|size[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \inst1|Add3~0 (
// Equation(s):
// \inst1|Add3~0_combout  = \inst1|size [17] $ ((((!\inst1|Add3~22  & \inst1|Add3~7 ) # (\inst1|Add3~22  & \inst1|Add3~7COUT1_104 ) $ (\inst1|do_read~combout ))))

	.clk(gnd),
	.dataa(\inst1|size [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|do_read~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add3~22 ),
	.cin0(\inst1|Add3~7 ),
	.cin1(\inst1|Add3~7COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add3~0 .cin0_used = "true";
defparam \inst1|Add3~0 .cin1_used = "true";
defparam \inst1|Add3~0 .cin_used = "true";
defparam \inst1|Add3~0 .lut_mask = "a55a";
defparam \inst1|Add3~0 .operation_mode = "normal";
defparam \inst1|Add3~0 .output_mode = "comb_only";
defparam \inst1|Add3~0 .register_cascade_mode = "off";
defparam \inst1|Add3~0 .sum_lutc_input = "cin";
defparam \inst1|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \inst1|Add2~0 (
// Equation(s):
// \inst1|Add2~0_combout  = (((!\inst1|Add2~30  & \inst1|Add2~9 ) # (\inst1|Add2~30  & \inst1|Add2~9COUT1_140 ) $ (\inst1|size [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|size [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add2~30 ),
	.cin0(\inst1|Add2~9 ),
	.cin1(\inst1|Add2~9COUT1_140 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~0 .cin0_used = "true";
defparam \inst1|Add2~0 .cin1_used = "true";
defparam \inst1|Add2~0 .cin_used = "true";
defparam \inst1|Add2~0 .lut_mask = "0ff0";
defparam \inst1|Add2~0 .operation_mode = "normal";
defparam \inst1|Add2~0 .output_mode = "comb_only";
defparam \inst1|Add2~0 .register_cascade_mode = "off";
defparam \inst1|Add2~0 .sum_lutc_input = "cin";
defparam \inst1|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \inst1|Add2~5 (
// Equation(s):
// \inst1|Add2~5_combout  = (\inst1|ff_n~regout  & (((\inst1|Add3~0_combout )))) # (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0  & ((\inst1|Add2~0_combout ))) # (!\inst9|data_out_valid~0  & (\inst1|Add3~0_combout ))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst9|data_out_valid~0 ),
	.datac(\inst1|Add3~0_combout ),
	.datad(\inst1|Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add2~5 .lut_mask = "f4b0";
defparam \inst1|Add2~5 .operation_mode = "normal";
defparam \inst1|Add2~5 .output_mode = "comb_only";
defparam \inst1|Add2~5 .register_cascade_mode = "off";
defparam \inst1|Add2~5 .sum_lutc_input = "datac";
defparam \inst1|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxii_lcell \inst1|wr_addr[10] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[10]~10  = (\inst1|wr_addr_plus_one[10]~65_combout  & (((!\inst1|Equal0~10_combout ) # (!\inst1|Equal0~4_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [10] = DFFEAS(\inst1|wr_addr_plus_one_wrap[10]~10 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|wr_addr_plus_one[10]~65_combout ),
	.datab(\inst1|Equal0~5 ),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~10_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[10]~10 ),
	.regout(\inst1|wr_addr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[10] .lut_mask = "2aaa";
defparam \inst1|wr_addr[10] .operation_mode = "normal";
defparam \inst1|wr_addr[10] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[10] .register_cascade_mode = "off";
defparam \inst1|wr_addr[10] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \inst1|wr_addr_plus_one[0]~0 (
// Equation(s):
// \inst1|wr_addr_plus_one[0]~0_combout  = ((!\inst1|wr_addr [0]))
// \inst1|wr_addr_plus_one[0]~2  = CARRY(((\inst1|wr_addr [0])))
// \inst1|wr_addr_plus_one[0]~2COUT1_91  = CARRY(((\inst1|wr_addr [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[0]~2 ),
	.cout1(\inst1|wr_addr_plus_one[0]~2COUT1_91 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[0]~0 .lut_mask = "33cc";
defparam \inst1|wr_addr_plus_one[0]~0 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[0]~0 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[0]~0 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[0]~0 .sum_lutc_input = "datac";
defparam \inst1|wr_addr_plus_one[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \inst1|wr_addr[0] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[0]~0  = (\inst1|wr_addr_plus_one[0]~0_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [0] = DFFEAS(\inst1|wr_addr_plus_one_wrap[0]~0 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[0]~0_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[0]~0 ),
	.regout(\inst1|wr_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[0] .lut_mask = "4ccc";
defparam \inst1|wr_addr[0] .operation_mode = "normal";
defparam \inst1|wr_addr[0] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[0] .register_cascade_mode = "off";
defparam \inst1|wr_addr[0] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \inst1|wr_addr_plus_one[1]~5 (
// Equation(s):
// \inst1|wr_addr_plus_one[1]~5_combout  = (\inst1|wr_addr [1] $ ((\inst1|wr_addr_plus_one[0]~2 )))
// \inst1|wr_addr_plus_one[1]~7  = CARRY(((!\inst1|wr_addr_plus_one[0]~2 ) # (!\inst1|wr_addr [1])))
// \inst1|wr_addr_plus_one[1]~7COUT1_92  = CARRY(((!\inst1|wr_addr_plus_one[0]~2COUT1_91 ) # (!\inst1|wr_addr [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|wr_addr_plus_one[0]~2 ),
	.cin1(\inst1|wr_addr_plus_one[0]~2COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[1]~7 ),
	.cout1(\inst1|wr_addr_plus_one[1]~7COUT1_92 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[1]~5 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[1]~5 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[1]~5 .lut_mask = "3c3f";
defparam \inst1|wr_addr_plus_one[1]~5 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[1]~5 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[1]~5 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[1]~5 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \inst1|wr_addr[1] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[1]~1  = (\inst1|wr_addr_plus_one[1]~5_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [1] = DFFEAS(\inst1|wr_addr_plus_one_wrap[1]~1 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[1]~5_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[1]~1 ),
	.regout(\inst1|wr_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[1] .lut_mask = "4ccc";
defparam \inst1|wr_addr[1] .operation_mode = "normal";
defparam \inst1|wr_addr[1] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[1] .register_cascade_mode = "off";
defparam \inst1|wr_addr[1] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \inst1|wr_addr_plus_one[2]~15 (
// Equation(s):
// \inst1|wr_addr_plus_one[2]~15_combout  = (\inst1|wr_addr [2] $ ((!\inst1|wr_addr_plus_one[1]~7 )))
// \inst1|wr_addr_plus_one[2]~17  = CARRY(((\inst1|wr_addr [2] & !\inst1|wr_addr_plus_one[1]~7 )))
// \inst1|wr_addr_plus_one[2]~17COUT1_93  = CARRY(((\inst1|wr_addr [2] & !\inst1|wr_addr_plus_one[1]~7COUT1_92 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|wr_addr_plus_one[1]~7 ),
	.cin1(\inst1|wr_addr_plus_one[1]~7COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[2]~17 ),
	.cout1(\inst1|wr_addr_plus_one[2]~17COUT1_93 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[2]~15 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[2]~15 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[2]~15 .lut_mask = "c30c";
defparam \inst1|wr_addr_plus_one[2]~15 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[2]~15 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[2]~15 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[2]~15 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \inst1|wr_addr[2] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[2]~2  = (\inst1|wr_addr_plus_one[2]~15_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [2] = DFFEAS(\inst1|wr_addr_plus_one_wrap[2]~2 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|Equal0~10_combout ),
	.datac(\inst1|wr_addr_plus_one[2]~15_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[2]~2 ),
	.regout(\inst1|wr_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[2] .lut_mask = "70f0";
defparam \inst1|wr_addr[2] .operation_mode = "normal";
defparam \inst1|wr_addr[2] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[2] .register_cascade_mode = "off";
defparam \inst1|wr_addr[2] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \inst1|wr_addr_plus_one[3]~10 (
// Equation(s):
// \inst1|wr_addr_plus_one[3]~10_combout  = \inst1|wr_addr [3] $ ((((\inst1|wr_addr_plus_one[2]~17 ))))
// \inst1|wr_addr_plus_one[3]~12  = CARRY(((!\inst1|wr_addr_plus_one[2]~17COUT1_93 )) # (!\inst1|wr_addr [3]))

	.clk(gnd),
	.dataa(\inst1|wr_addr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|wr_addr_plus_one[2]~17 ),
	.cin1(\inst1|wr_addr_plus_one[2]~17COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[3]~10_combout ),
	.regout(),
	.cout(\inst1|wr_addr_plus_one[3]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[3]~10 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[3]~10 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[3]~10 .lut_mask = "5a5f";
defparam \inst1|wr_addr_plus_one[3]~10 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[3]~10 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[3]~10 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[3]~10 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \inst1|wr_addr[3] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[3]~3  = (\inst1|wr_addr_plus_one[3]~10_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [3] = DFFEAS(\inst1|wr_addr_plus_one_wrap[3]~3 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|Equal0~10_combout ),
	.datac(\inst1|wr_addr_plus_one[3]~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[3]~3 ),
	.regout(\inst1|wr_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[3] .lut_mask = "70f0";
defparam \inst1|wr_addr[3] .operation_mode = "normal";
defparam \inst1|wr_addr[3] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[3] .register_cascade_mode = "off";
defparam \inst1|wr_addr[3] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \inst1|wr_addr_plus_one[4]~25 (
// Equation(s):
// \inst1|wr_addr_plus_one[4]~25_combout  = (\inst1|wr_addr [4] $ ((!\inst1|wr_addr_plus_one[3]~12 )))
// \inst1|wr_addr_plus_one[4]~27  = CARRY(((\inst1|wr_addr [4] & !\inst1|wr_addr_plus_one[3]~12 )))
// \inst1|wr_addr_plus_one[4]~27COUT1_94  = CARRY(((\inst1|wr_addr [4] & !\inst1|wr_addr_plus_one[3]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[3]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[4]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[4]~27 ),
	.cout1(\inst1|wr_addr_plus_one[4]~27COUT1_94 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[4]~25 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[4]~25 .lut_mask = "c30c";
defparam \inst1|wr_addr_plus_one[4]~25 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[4]~25 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[4]~25 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[4]~25 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[4]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \inst1|wr_addr[4] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[4]~4  = (\inst1|wr_addr_plus_one[4]~25_combout  & (((!\inst1|Equal0~10_combout ) # (!\inst1|Equal0~4_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [4] = DFFEAS(\inst1|wr_addr_plus_one_wrap[4]~4 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[4]~25_combout ),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~10_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[4]~4 ),
	.regout(\inst1|wr_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[4] .lut_mask = "4ccc";
defparam \inst1|wr_addr[4] .operation_mode = "normal";
defparam \inst1|wr_addr[4] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[4] .register_cascade_mode = "off";
defparam \inst1|wr_addr[4] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \inst1|wr_addr_plus_one[5]~20 (
// Equation(s):
// \inst1|wr_addr_plus_one[5]~20_combout  = \inst1|wr_addr [5] $ (((((!\inst1|wr_addr_plus_one[3]~12  & \inst1|wr_addr_plus_one[4]~27 ) # (\inst1|wr_addr_plus_one[3]~12  & \inst1|wr_addr_plus_one[4]~27COUT1_94 )))))
// \inst1|wr_addr_plus_one[5]~22  = CARRY(((!\inst1|wr_addr_plus_one[4]~27 )) # (!\inst1|wr_addr [5]))
// \inst1|wr_addr_plus_one[5]~22COUT1_95  = CARRY(((!\inst1|wr_addr_plus_one[4]~27COUT1_94 )) # (!\inst1|wr_addr [5]))

	.clk(gnd),
	.dataa(\inst1|wr_addr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[3]~12 ),
	.cin0(\inst1|wr_addr_plus_one[4]~27 ),
	.cin1(\inst1|wr_addr_plus_one[4]~27COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[5]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[5]~22 ),
	.cout1(\inst1|wr_addr_plus_one[5]~22COUT1_95 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[5]~20 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[5]~20 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[5]~20 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[5]~20 .lut_mask = "5a5f";
defparam \inst1|wr_addr_plus_one[5]~20 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[5]~20 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[5]~20 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[5]~20 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[5]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \inst1|wr_addr[5] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[5]~5  = (\inst1|wr_addr_plus_one[5]~20_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [5] = DFFEAS(\inst1|wr_addr_plus_one_wrap[5]~5 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|Equal0~10_combout ),
	.datac(\inst1|wr_addr_plus_one[5]~20_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[5]~5 ),
	.regout(\inst1|wr_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[5] .lut_mask = "70f0";
defparam \inst1|wr_addr[5] .operation_mode = "normal";
defparam \inst1|wr_addr[5] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[5] .register_cascade_mode = "off";
defparam \inst1|wr_addr[5] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \inst1|wr_addr_plus_one[6]~35 (
// Equation(s):
// \inst1|wr_addr_plus_one[6]~35_combout  = (\inst1|wr_addr [6] $ ((!(!\inst1|wr_addr_plus_one[3]~12  & \inst1|wr_addr_plus_one[5]~22 ) # (\inst1|wr_addr_plus_one[3]~12  & \inst1|wr_addr_plus_one[5]~22COUT1_95 ))))
// \inst1|wr_addr_plus_one[6]~37  = CARRY(((\inst1|wr_addr [6] & !\inst1|wr_addr_plus_one[5]~22 )))
// \inst1|wr_addr_plus_one[6]~37COUT1_96  = CARRY(((\inst1|wr_addr [6] & !\inst1|wr_addr_plus_one[5]~22COUT1_95 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[3]~12 ),
	.cin0(\inst1|wr_addr_plus_one[5]~22 ),
	.cin1(\inst1|wr_addr_plus_one[5]~22COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[6]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[6]~37 ),
	.cout1(\inst1|wr_addr_plus_one[6]~37COUT1_96 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[6]~35 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[6]~35 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[6]~35 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[6]~35 .lut_mask = "c30c";
defparam \inst1|wr_addr_plus_one[6]~35 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[6]~35 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[6]~35 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[6]~35 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[6]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \inst1|wr_addr[6] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[6]~6  = (\inst1|wr_addr_plus_one[6]~35_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [6] = DFFEAS(\inst1|wr_addr_plus_one_wrap[6]~6 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[6]~35_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[6]~6 ),
	.regout(\inst1|wr_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[6] .lut_mask = "4ccc";
defparam \inst1|wr_addr[6] .operation_mode = "normal";
defparam \inst1|wr_addr[6] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[6] .register_cascade_mode = "off";
defparam \inst1|wr_addr[6] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \inst1|wr_addr_plus_one[7]~30 (
// Equation(s):
// \inst1|wr_addr_plus_one[7]~30_combout  = (\inst1|wr_addr [7] $ (((!\inst1|wr_addr_plus_one[3]~12  & \inst1|wr_addr_plus_one[6]~37 ) # (\inst1|wr_addr_plus_one[3]~12  & \inst1|wr_addr_plus_one[6]~37COUT1_96 ))))
// \inst1|wr_addr_plus_one[7]~32  = CARRY(((!\inst1|wr_addr_plus_one[6]~37 ) # (!\inst1|wr_addr [7])))
// \inst1|wr_addr_plus_one[7]~32COUT1_97  = CARRY(((!\inst1|wr_addr_plus_one[6]~37COUT1_96 ) # (!\inst1|wr_addr [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[3]~12 ),
	.cin0(\inst1|wr_addr_plus_one[6]~37 ),
	.cin1(\inst1|wr_addr_plus_one[6]~37COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[7]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[7]~32 ),
	.cout1(\inst1|wr_addr_plus_one[7]~32COUT1_97 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[7]~30 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[7]~30 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[7]~30 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[7]~30 .lut_mask = "3c3f";
defparam \inst1|wr_addr_plus_one[7]~30 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[7]~30 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[7]~30 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[7]~30 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[7]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \inst1|wr_addr[7] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[7]~7  = (\inst1|wr_addr_plus_one[7]~30_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [7] = DFFEAS(\inst1|wr_addr_plus_one_wrap[7]~7 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[7]~30_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[7]~7 ),
	.regout(\inst1|wr_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[7] .lut_mask = "4ccc";
defparam \inst1|wr_addr[7] .operation_mode = "normal";
defparam \inst1|wr_addr[7] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[7] .register_cascade_mode = "off";
defparam \inst1|wr_addr[7] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \inst1|wr_addr_plus_one[8]~55 (
// Equation(s):
// \inst1|wr_addr_plus_one[8]~55_combout  = (\inst1|wr_addr [8] $ ((!(!\inst1|wr_addr_plus_one[3]~12  & \inst1|wr_addr_plus_one[7]~32 ) # (\inst1|wr_addr_plus_one[3]~12  & \inst1|wr_addr_plus_one[7]~32COUT1_97 ))))
// \inst1|wr_addr_plus_one[8]~57  = CARRY(((\inst1|wr_addr [8] & !\inst1|wr_addr_plus_one[7]~32COUT1_97 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[3]~12 ),
	.cin0(\inst1|wr_addr_plus_one[7]~32 ),
	.cin1(\inst1|wr_addr_plus_one[7]~32COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[8]~55_combout ),
	.regout(),
	.cout(\inst1|wr_addr_plus_one[8]~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[8]~55 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[8]~55 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[8]~55 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[8]~55 .lut_mask = "c30c";
defparam \inst1|wr_addr_plus_one[8]~55 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[8]~55 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[8]~55 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[8]~55 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[8]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \inst1|wr_addr[8] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[8]~8  = (\inst1|wr_addr_plus_one[8]~55_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [8] = DFFEAS(\inst1|wr_addr_plus_one_wrap[8]~8 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[8]~55_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[8]~8 ),
	.regout(\inst1|wr_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[8] .lut_mask = "4ccc";
defparam \inst1|wr_addr[8] .operation_mode = "normal";
defparam \inst1|wr_addr[8] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[8] .register_cascade_mode = "off";
defparam \inst1|wr_addr[8] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxii_lcell \inst1|wr_addr_plus_one[9]~50 (
// Equation(s):
// \inst1|wr_addr_plus_one[9]~50_combout  = (\inst1|wr_addr [9] $ ((\inst1|wr_addr_plus_one[8]~57 )))
// \inst1|wr_addr_plus_one[9]~52  = CARRY(((!\inst1|wr_addr_plus_one[8]~57 ) # (!\inst1|wr_addr [9])))
// \inst1|wr_addr_plus_one[9]~52COUT1_98  = CARRY(((!\inst1|wr_addr_plus_one[8]~57 ) # (!\inst1|wr_addr [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[8]~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[9]~50_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[9]~52 ),
	.cout1(\inst1|wr_addr_plus_one[9]~52COUT1_98 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[9]~50 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[9]~50 .lut_mask = "3c3f";
defparam \inst1|wr_addr_plus_one[9]~50 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[9]~50 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[9]~50 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[9]~50 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[9]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \inst1|wr_addr[9] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[9]~9  = (\inst1|wr_addr_plus_one[9]~50_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [9] = DFFEAS(\inst1|wr_addr_plus_one_wrap[9]~9 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[9]~50_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[9]~9 ),
	.regout(\inst1|wr_addr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[9] .lut_mask = "4ccc";
defparam \inst1|wr_addr[9] .operation_mode = "normal";
defparam \inst1|wr_addr[9] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[9] .register_cascade_mode = "off";
defparam \inst1|wr_addr[9] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxii_lcell \inst1|wr_addr_plus_one[10]~65 (
// Equation(s):
// \inst1|wr_addr_plus_one[10]~65_combout  = \inst1|wr_addr [10] $ ((((!(!\inst1|wr_addr_plus_one[8]~57  & \inst1|wr_addr_plus_one[9]~52 ) # (\inst1|wr_addr_plus_one[8]~57  & \inst1|wr_addr_plus_one[9]~52COUT1_98 )))))
// \inst1|wr_addr_plus_one[10]~67  = CARRY((\inst1|wr_addr [10] & ((!\inst1|wr_addr_plus_one[9]~52 ))))
// \inst1|wr_addr_plus_one[10]~67COUT1_99  = CARRY((\inst1|wr_addr [10] & ((!\inst1|wr_addr_plus_one[9]~52COUT1_98 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[8]~57 ),
	.cin0(\inst1|wr_addr_plus_one[9]~52 ),
	.cin1(\inst1|wr_addr_plus_one[9]~52COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[10]~65_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[10]~67 ),
	.cout1(\inst1|wr_addr_plus_one[10]~67COUT1_99 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[10]~65 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[10]~65 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[10]~65 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[10]~65 .lut_mask = "a50a";
defparam \inst1|wr_addr_plus_one[10]~65 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[10]~65 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[10]~65 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[10]~65 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[10]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \inst25|Decoder0~7 (
// Equation(s):
// \inst25|Decoder0~7_combout  = (!\inst24|addr [0] & (!\inst24|addr [2] & (\inst24|write_req_det|out  & \inst24|addr [1])))

	.clk(gnd),
	.dataa(\inst24|addr [0]),
	.datab(\inst24|addr [2]),
	.datac(\inst24|write_req_det|out ),
	.datad(\inst24|addr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|Decoder0~7 .lut_mask = "1000";
defparam \inst25|Decoder0~7 .operation_mode = "normal";
defparam \inst25|Decoder0~7 .output_mode = "comb_only";
defparam \inst25|Decoder0~7 .register_cascade_mode = "off";
defparam \inst25|Decoder0~7 .sum_lutc_input = "datac";
defparam \inst25|Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \inst25|mem[2][0] (
// Equation(s):
// \inst1|Equal0~0  = (\inst25|mem[2][1]~regout  & (\inst1|wr_addr_plus_one[1]~5_combout  & (H1_mem[2][0] $ (!\inst1|wr_addr_plus_one[0]~0_combout )))) # (!\inst25|mem[2][1]~regout  & (!\inst1|wr_addr_plus_one[1]~5_combout  & (H1_mem[2][0] $ 
// (!\inst1|wr_addr_plus_one[0]~0_combout ))))
// \inst25|mem[2][0]~regout  = DFFEAS(\inst1|Equal0~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~7_combout , \inst24|data [0], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[2][1]~regout ),
	.datab(\inst1|wr_addr_plus_one[1]~5_combout ),
	.datac(\inst24|data [0]),
	.datad(\inst1|wr_addr_plus_one[0]~0_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~0 ),
	.regout(\inst25|mem[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[2][0] .lut_mask = "9009";
defparam \inst25|mem[2][0] .operation_mode = "normal";
defparam \inst25|mem[2][0] .output_mode = "reg_and_comb";
defparam \inst25|mem[2][0] .register_cascade_mode = "off";
defparam \inst25|mem[2][0] .sum_lutc_input = "qfbk";
defparam \inst25|mem[2][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \inst1|rd_addr[1] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[1]~1  = (\inst1|rd_addr_plus_one[1]~5_combout  & (((!\inst1|Equal1~10_combout ) # (!\inst1|Equal1~5 )) # (!\inst1|Equal1~4_combout )))
// \inst1|rd_addr [1] = DFFEAS(\inst1|rd_addr_plus_one_wrap[1]~1 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[1]~5_combout ),
	.datab(\inst1|Equal1~4_combout ),
	.datac(\inst1|Equal1~5 ),
	.datad(\inst1|Equal1~10_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[1]~1 ),
	.regout(\inst1|rd_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[1] .lut_mask = "2aaa";
defparam \inst1|rd_addr[1] .operation_mode = "normal";
defparam \inst1|rd_addr[1] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[1] .register_cascade_mode = "off";
defparam \inst1|rd_addr[1] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \inst1|rd_addr_plus_one[0]~0 (
// Equation(s):
// \inst1|rd_addr_plus_one[0]~0_combout  = ((!\inst1|rd_addr [0]))
// \inst1|rd_addr_plus_one[0]~2  = CARRY(((\inst1|rd_addr [0])))
// \inst1|rd_addr_plus_one[0]~2COUT1_91  = CARRY(((\inst1|rd_addr [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[0]~2 ),
	.cout1(\inst1|rd_addr_plus_one[0]~2COUT1_91 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[0]~0 .lut_mask = "33cc";
defparam \inst1|rd_addr_plus_one[0]~0 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[0]~0 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[0]~0 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[0]~0 .sum_lutc_input = "datac";
defparam \inst1|rd_addr_plus_one[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \inst1|rd_addr_plus_one[1]~5 (
// Equation(s):
// \inst1|rd_addr_plus_one[1]~5_combout  = (\inst1|rd_addr [1] $ ((\inst1|rd_addr_plus_one[0]~2 )))
// \inst1|rd_addr_plus_one[1]~7  = CARRY(((!\inst1|rd_addr_plus_one[0]~2 ) # (!\inst1|rd_addr [1])))
// \inst1|rd_addr_plus_one[1]~7COUT1_92  = CARRY(((!\inst1|rd_addr_plus_one[0]~2COUT1_91 ) # (!\inst1|rd_addr [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|rd_addr_plus_one[0]~2 ),
	.cin1(\inst1|rd_addr_plus_one[0]~2COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[1]~7 ),
	.cout1(\inst1|rd_addr_plus_one[1]~7COUT1_92 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[1]~5 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[1]~5 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[1]~5 .lut_mask = "3c3f";
defparam \inst1|rd_addr_plus_one[1]~5 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[1]~5 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[1]~5 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[1]~5 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \inst25|mem[2][1] (
// Equation(s):
// \inst1|Equal1~0  = (\inst1|rd_addr_plus_one[0]~0_combout  & (\inst25|mem[2][0]~regout  & (H1_mem[2][1] $ (!\inst1|rd_addr_plus_one[1]~5_combout )))) # (!\inst1|rd_addr_plus_one[0]~0_combout  & (!\inst25|mem[2][0]~regout  & (H1_mem[2][1] $ 
// (!\inst1|rd_addr_plus_one[1]~5_combout ))))
// \inst25|mem[2][1]~regout  = DFFEAS(\inst1|Equal1~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~7_combout , \inst24|data [1], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[0]~0_combout ),
	.datab(\inst25|mem[2][0]~regout ),
	.datac(\inst24|data [1]),
	.datad(\inst1|rd_addr_plus_one[1]~5_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~0 ),
	.regout(\inst25|mem[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[2][1] .lut_mask = "9009";
defparam \inst25|mem[2][1] .operation_mode = "normal";
defparam \inst25|mem[2][1] .output_mode = "reg_and_comb";
defparam \inst25|mem[2][1] .register_cascade_mode = "off";
defparam \inst25|mem[2][1] .sum_lutc_input = "qfbk";
defparam \inst25|mem[2][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \inst1|rd_addr[3] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[3]~3  = (\inst1|rd_addr_plus_one[3]~10_combout  & (((!\inst1|Equal1~10_combout ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~5 )))
// \inst1|rd_addr [3] = DFFEAS(\inst1|rd_addr_plus_one_wrap[3]~3 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[3]~10_combout ),
	.datab(\inst1|Equal1~5 ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~10_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[3]~3 ),
	.regout(\inst1|rd_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[3] .lut_mask = "2aaa";
defparam \inst1|rd_addr[3] .operation_mode = "normal";
defparam \inst1|rd_addr[3] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[3] .register_cascade_mode = "off";
defparam \inst1|rd_addr[3] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \inst1|rd_addr_plus_one[2]~15 (
// Equation(s):
// \inst1|rd_addr_plus_one[2]~15_combout  = (\inst1|rd_addr [2] $ ((!\inst1|rd_addr_plus_one[1]~7 )))
// \inst1|rd_addr_plus_one[2]~17  = CARRY(((\inst1|rd_addr [2] & !\inst1|rd_addr_plus_one[1]~7 )))
// \inst1|rd_addr_plus_one[2]~17COUT1_93  = CARRY(((\inst1|rd_addr [2] & !\inst1|rd_addr_plus_one[1]~7COUT1_92 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|rd_addr_plus_one[1]~7 ),
	.cin1(\inst1|rd_addr_plus_one[1]~7COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[2]~17 ),
	.cout1(\inst1|rd_addr_plus_one[2]~17COUT1_93 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[2]~15 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[2]~15 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[2]~15 .lut_mask = "c30c";
defparam \inst1|rd_addr_plus_one[2]~15 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[2]~15 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[2]~15 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[2]~15 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \inst1|rd_addr[2] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[2]~2  = (\inst1|rd_addr_plus_one[2]~15_combout  & (((!\inst1|Equal1~10_combout ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~5 )))
// \inst1|rd_addr [2] = DFFEAS(\inst1|rd_addr_plus_one_wrap[2]~2 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[2]~15_combout ),
	.datab(\inst1|Equal1~5 ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~10_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[2]~2 ),
	.regout(\inst1|rd_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[2] .lut_mask = "2aaa";
defparam \inst1|rd_addr[2] .operation_mode = "normal";
defparam \inst1|rd_addr[2] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[2] .register_cascade_mode = "off";
defparam \inst1|rd_addr[2] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \inst1|rd_addr_plus_one[3]~10 (
// Equation(s):
// \inst1|rd_addr_plus_one[3]~10_combout  = (\inst1|rd_addr [3] $ ((\inst1|rd_addr_plus_one[2]~17 )))
// \inst1|rd_addr_plus_one[3]~12  = CARRY(((!\inst1|rd_addr_plus_one[2]~17COUT1_93 ) # (!\inst1|rd_addr [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|rd_addr_plus_one[2]~17 ),
	.cin1(\inst1|rd_addr_plus_one[2]~17COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[3]~10_combout ),
	.regout(),
	.cout(\inst1|rd_addr_plus_one[3]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[3]~10 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[3]~10 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[3]~10 .lut_mask = "3c3f";
defparam \inst1|rd_addr_plus_one[3]~10 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[3]~10 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[3]~10 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[3]~10 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \inst24|data[3] (
// Equation(s):
// \inst24|data [3] = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~0_combout , \inst24|rx_reg [2], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|rx_reg [2]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector17~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[3] .lut_mask = "0000";
defparam \inst24|data[3] .operation_mode = "normal";
defparam \inst24|data[3] .output_mode = "reg_only";
defparam \inst24|data[3] .register_cascade_mode = "off";
defparam \inst24|data[3] .sum_lutc_input = "datac";
defparam \inst24|data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \inst25|mem[2][3] (
// Equation(s):
// \inst1|Equal1~1  = (\inst25|mem[2][2]~regout  & (\inst1|rd_addr_plus_one[2]~15_combout  & (\inst1|rd_addr_plus_one[3]~10_combout  $ (!H1_mem[2][3])))) # (!\inst25|mem[2][2]~regout  & (!\inst1|rd_addr_plus_one[2]~15_combout  & 
// (\inst1|rd_addr_plus_one[3]~10_combout  $ (!H1_mem[2][3]))))
// \inst25|mem[2][3]~regout  = DFFEAS(\inst1|Equal1~1 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~7_combout , \inst24|data [3], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[2][2]~regout ),
	.datab(\inst1|rd_addr_plus_one[3]~10_combout ),
	.datac(\inst24|data [3]),
	.datad(\inst1|rd_addr_plus_one[2]~15_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~1 ),
	.regout(\inst25|mem[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[2][3] .lut_mask = "8241";
defparam \inst25|mem[2][3] .operation_mode = "normal";
defparam \inst25|mem[2][3] .output_mode = "reg_and_comb";
defparam \inst25|mem[2][3] .register_cascade_mode = "off";
defparam \inst25|mem[2][3] .sum_lutc_input = "qfbk";
defparam \inst25|mem[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxii_lcell \inst25|mem[2][2] (
// Equation(s):
// \inst1|Equal0~1  = (\inst1|wr_addr_plus_one[3]~10_combout  & (\inst25|mem[2][3]~regout  & (H1_mem[2][2] $ (!\inst1|wr_addr_plus_one[2]~15_combout )))) # (!\inst1|wr_addr_plus_one[3]~10_combout  & (!\inst25|mem[2][3]~regout  & (H1_mem[2][2] $ 
// (!\inst1|wr_addr_plus_one[2]~15_combout ))))
// \inst25|mem[2][2]~regout  = DFFEAS(\inst1|Equal0~1 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~7_combout , \inst24|data [2], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|wr_addr_plus_one[3]~10_combout ),
	.datab(\inst25|mem[2][3]~regout ),
	.datac(\inst24|data [2]),
	.datad(\inst1|wr_addr_plus_one[2]~15_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~1 ),
	.regout(\inst25|mem[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[2][2] .lut_mask = "9009";
defparam \inst25|mem[2][2] .operation_mode = "normal";
defparam \inst25|mem[2][2] .output_mode = "reg_and_comb";
defparam \inst25|mem[2][2] .register_cascade_mode = "off";
defparam \inst25|mem[2][2] .sum_lutc_input = "qfbk";
defparam \inst25|mem[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \inst1|rd_addr[5] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[5]~5  = (\inst1|rd_addr_plus_one[5]~20_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [5] = DFFEAS(\inst1|rd_addr_plus_one_wrap[5]~5 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[5]~20_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~5 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[5]~5 ),
	.regout(\inst1|rd_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[5] .lut_mask = "2aaa";
defparam \inst1|rd_addr[5] .operation_mode = "normal";
defparam \inst1|rd_addr[5] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[5] .register_cascade_mode = "off";
defparam \inst1|rd_addr[5] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \inst1|rd_addr_plus_one[4]~25 (
// Equation(s):
// \inst1|rd_addr_plus_one[4]~25_combout  = \inst1|rd_addr [4] $ ((((!\inst1|rd_addr_plus_one[3]~12 ))))
// \inst1|rd_addr_plus_one[4]~27  = CARRY((\inst1|rd_addr [4] & ((!\inst1|rd_addr_plus_one[3]~12 ))))
// \inst1|rd_addr_plus_one[4]~27COUT1_94  = CARRY((\inst1|rd_addr [4] & ((!\inst1|rd_addr_plus_one[3]~12 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[3]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[4]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[4]~27 ),
	.cout1(\inst1|rd_addr_plus_one[4]~27COUT1_94 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[4]~25 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[4]~25 .lut_mask = "a50a";
defparam \inst1|rd_addr_plus_one[4]~25 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[4]~25 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[4]~25 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[4]~25 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[4]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \inst1|rd_addr[4] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[4]~4  = (\inst1|rd_addr_plus_one[4]~25_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~10_combout )) # (!\inst1|Equal1~4_combout )))
// \inst1|rd_addr [4] = DFFEAS(\inst1|rd_addr_plus_one_wrap[4]~4 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal1~4_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~5 ),
	.datad(\inst1|rd_addr_plus_one[4]~25_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[4]~4 ),
	.regout(\inst1|rd_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[4] .lut_mask = "7f00";
defparam \inst1|rd_addr[4] .operation_mode = "normal";
defparam \inst1|rd_addr[4] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[4] .register_cascade_mode = "off";
defparam \inst1|rd_addr[4] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \inst1|rd_addr_plus_one[5]~20 (
// Equation(s):
// \inst1|rd_addr_plus_one[5]~20_combout  = (\inst1|rd_addr [5] $ (((!\inst1|rd_addr_plus_one[3]~12  & \inst1|rd_addr_plus_one[4]~27 ) # (\inst1|rd_addr_plus_one[3]~12  & \inst1|rd_addr_plus_one[4]~27COUT1_94 ))))
// \inst1|rd_addr_plus_one[5]~22  = CARRY(((!\inst1|rd_addr_plus_one[4]~27 ) # (!\inst1|rd_addr [5])))
// \inst1|rd_addr_plus_one[5]~22COUT1_95  = CARRY(((!\inst1|rd_addr_plus_one[4]~27COUT1_94 ) # (!\inst1|rd_addr [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[3]~12 ),
	.cin0(\inst1|rd_addr_plus_one[4]~27 ),
	.cin1(\inst1|rd_addr_plus_one[4]~27COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[5]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[5]~22 ),
	.cout1(\inst1|rd_addr_plus_one[5]~22COUT1_95 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[5]~20 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[5]~20 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[5]~20 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[5]~20 .lut_mask = "3c3f";
defparam \inst1|rd_addr_plus_one[5]~20 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[5]~20 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[5]~20 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[5]~20 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[5]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \inst24|data[5] (
// Equation(s):
// \inst24|data [5] = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~0_combout , \inst24|rx_reg [4], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|rx_reg [4]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector17~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[5] .lut_mask = "0000";
defparam \inst24|data[5] .operation_mode = "normal";
defparam \inst24|data[5] .output_mode = "reg_only";
defparam \inst24|data[5] .register_cascade_mode = "off";
defparam \inst24|data[5] .sum_lutc_input = "datac";
defparam \inst24|data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \inst25|mem[2][5] (
// Equation(s):
// \inst1|Equal1~2  = (\inst25|mem[2][4]~regout  & (\inst1|rd_addr_plus_one[4]~25_combout  & (\inst1|rd_addr_plus_one[5]~20_combout  $ (!H1_mem[2][5])))) # (!\inst25|mem[2][4]~regout  & (!\inst1|rd_addr_plus_one[4]~25_combout  & 
// (\inst1|rd_addr_plus_one[5]~20_combout  $ (!H1_mem[2][5]))))
// \inst25|mem[2][5]~regout  = DFFEAS(\inst1|Equal1~2 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~7_combout , \inst24|data [5], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[2][4]~regout ),
	.datab(\inst1|rd_addr_plus_one[5]~20_combout ),
	.datac(\inst24|data [5]),
	.datad(\inst1|rd_addr_plus_one[4]~25_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~2 ),
	.regout(\inst25|mem[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[2][5] .lut_mask = "8241";
defparam \inst25|mem[2][5] .operation_mode = "normal";
defparam \inst25|mem[2][5] .output_mode = "reg_and_comb";
defparam \inst25|mem[2][5] .register_cascade_mode = "off";
defparam \inst25|mem[2][5] .sum_lutc_input = "qfbk";
defparam \inst25|mem[2][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \inst24|data[4] (
// Equation(s):
// \inst24|data [4] = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~0_combout , \inst24|rx_reg [3], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|rx_reg [3]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector17~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[4] .lut_mask = "0000";
defparam \inst24|data[4] .operation_mode = "normal";
defparam \inst24|data[4] .output_mode = "reg_only";
defparam \inst24|data[4] .register_cascade_mode = "off";
defparam \inst24|data[4] .sum_lutc_input = "datac";
defparam \inst24|data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \inst25|mem[2][4] (
// Equation(s):
// \inst1|Equal0~2  = (\inst25|mem[2][5]~regout  & (\inst1|wr_addr_plus_one[5]~20_combout  & (H1_mem[2][4] $ (!\inst1|wr_addr_plus_one[4]~25_combout )))) # (!\inst25|mem[2][5]~regout  & (!\inst1|wr_addr_plus_one[5]~20_combout  & (H1_mem[2][4] $ 
// (!\inst1|wr_addr_plus_one[4]~25_combout ))))
// \inst25|mem[2][4]~regout  = DFFEAS(\inst1|Equal0~2 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~7_combout , \inst24|data [4], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[2][5]~regout ),
	.datab(\inst1|wr_addr_plus_one[5]~20_combout ),
	.datac(\inst24|data [4]),
	.datad(\inst1|wr_addr_plus_one[4]~25_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~2 ),
	.regout(\inst25|mem[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[2][4] .lut_mask = "9009";
defparam \inst25|mem[2][4] .operation_mode = "normal";
defparam \inst25|mem[2][4] .output_mode = "reg_and_comb";
defparam \inst25|mem[2][4] .register_cascade_mode = "off";
defparam \inst25|mem[2][4] .sum_lutc_input = "qfbk";
defparam \inst25|mem[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \inst1|rd_addr[6] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[6]~6  = (\inst1|rd_addr_plus_one[6]~35_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [6] = DFFEAS(\inst1|rd_addr_plus_one_wrap[6]~6 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[6]~35_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~5 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[6]~6 ),
	.regout(\inst1|rd_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[6] .lut_mask = "2aaa";
defparam \inst1|rd_addr[6] .operation_mode = "normal";
defparam \inst1|rd_addr[6] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[6] .register_cascade_mode = "off";
defparam \inst1|rd_addr[6] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \inst1|rd_addr_plus_one[6]~35 (
// Equation(s):
// \inst1|rd_addr_plus_one[6]~35_combout  = \inst1|rd_addr [6] $ ((((!(!\inst1|rd_addr_plus_one[3]~12  & \inst1|rd_addr_plus_one[5]~22 ) # (\inst1|rd_addr_plus_one[3]~12  & \inst1|rd_addr_plus_one[5]~22COUT1_95 )))))
// \inst1|rd_addr_plus_one[6]~37  = CARRY((\inst1|rd_addr [6] & ((!\inst1|rd_addr_plus_one[5]~22 ))))
// \inst1|rd_addr_plus_one[6]~37COUT1_96  = CARRY((\inst1|rd_addr [6] & ((!\inst1|rd_addr_plus_one[5]~22COUT1_95 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[3]~12 ),
	.cin0(\inst1|rd_addr_plus_one[5]~22 ),
	.cin1(\inst1|rd_addr_plus_one[5]~22COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[6]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[6]~37 ),
	.cout1(\inst1|rd_addr_plus_one[6]~37COUT1_96 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[6]~35 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[6]~35 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[6]~35 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[6]~35 .lut_mask = "a50a";
defparam \inst1|rd_addr_plus_one[6]~35 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[6]~35 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[6]~35 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[6]~35 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[6]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \inst24|data[7] (
// Equation(s):
// \inst24|data [7] = DFFEAS((((\inst24|rx_reg [6]))), GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~0_combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|rx_reg [6]),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst24|Selector17~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[7] .lut_mask = "ff00";
defparam \inst24|data[7] .operation_mode = "normal";
defparam \inst24|data[7] .output_mode = "reg_only";
defparam \inst24|data[7] .register_cascade_mode = "off";
defparam \inst24|data[7] .sum_lutc_input = "datac";
defparam \inst24|data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \inst1|rd_addr[7] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[7]~7  = (\inst1|rd_addr_plus_one[7]~30_combout  & (((!\inst1|Equal1~10_combout ) # (!\inst1|Equal1~5 )) # (!\inst1|Equal1~4_combout )))
// \inst1|rd_addr [7] = DFFEAS(\inst1|rd_addr_plus_one_wrap[7]~7 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal1~4_combout ),
	.datab(\inst1|rd_addr_plus_one[7]~30_combout ),
	.datac(\inst1|Equal1~5 ),
	.datad(\inst1|Equal1~10_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[7]~7 ),
	.regout(\inst1|rd_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[7] .lut_mask = "4ccc";
defparam \inst1|rd_addr[7] .operation_mode = "normal";
defparam \inst1|rd_addr[7] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[7] .register_cascade_mode = "off";
defparam \inst1|rd_addr[7] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \inst1|rd_addr_plus_one[7]~30 (
// Equation(s):
// \inst1|rd_addr_plus_one[7]~30_combout  = (\inst1|rd_addr [7] $ (((!\inst1|rd_addr_plus_one[3]~12  & \inst1|rd_addr_plus_one[6]~37 ) # (\inst1|rd_addr_plus_one[3]~12  & \inst1|rd_addr_plus_one[6]~37COUT1_96 ))))
// \inst1|rd_addr_plus_one[7]~32  = CARRY(((!\inst1|rd_addr_plus_one[6]~37 ) # (!\inst1|rd_addr [7])))
// \inst1|rd_addr_plus_one[7]~32COUT1_97  = CARRY(((!\inst1|rd_addr_plus_one[6]~37COUT1_96 ) # (!\inst1|rd_addr [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[3]~12 ),
	.cin0(\inst1|rd_addr_plus_one[6]~37 ),
	.cin1(\inst1|rd_addr_plus_one[6]~37COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[7]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[7]~32 ),
	.cout1(\inst1|rd_addr_plus_one[7]~32COUT1_97 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[7]~30 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[7]~30 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[7]~30 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[7]~30 .lut_mask = "3c3f";
defparam \inst1|rd_addr_plus_one[7]~30 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[7]~30 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[7]~30 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[7]~30 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[7]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \inst25|mem[2][7] (
// Equation(s):
// \inst1|Equal1~3  = (\inst1|rd_addr_plus_one[6]~35_combout  & (\inst25|mem[2][6]~regout  & (H1_mem[2][7] $ (!\inst1|rd_addr_plus_one[7]~30_combout )))) # (!\inst1|rd_addr_plus_one[6]~35_combout  & (!\inst25|mem[2][6]~regout  & (H1_mem[2][7] $ 
// (!\inst1|rd_addr_plus_one[7]~30_combout ))))
// \inst25|mem[2][7]~regout  = DFFEAS(\inst1|Equal1~3 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~7_combout , \inst24|data [7], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[6]~35_combout ),
	.datab(\inst25|mem[2][6]~regout ),
	.datac(\inst24|data [7]),
	.datad(\inst1|rd_addr_plus_one[7]~30_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~3 ),
	.regout(\inst25|mem[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[2][7] .lut_mask = "9009";
defparam \inst25|mem[2][7] .operation_mode = "normal";
defparam \inst25|mem[2][7] .output_mode = "reg_and_comb";
defparam \inst25|mem[2][7] .register_cascade_mode = "off";
defparam \inst25|mem[2][7] .sum_lutc_input = "qfbk";
defparam \inst25|mem[2][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxii_lcell \inst24|data[6] (
// Equation(s):
// \inst24|data [6] = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst24|Selector17~0_combout , \inst24|rx_reg [5], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|rx_reg [5]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst24|Selector17~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst24|data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst24|data[6] .lut_mask = "0000";
defparam \inst24|data[6] .operation_mode = "normal";
defparam \inst24|data[6] .output_mode = "reg_only";
defparam \inst24|data[6] .register_cascade_mode = "off";
defparam \inst24|data[6] .sum_lutc_input = "datac";
defparam \inst24|data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \inst25|mem[2][6] (
// Equation(s):
// \inst1|Equal0~3  = (\inst25|mem[2][7]~regout  & (\inst1|wr_addr_plus_one[7]~30_combout  & (\inst1|wr_addr_plus_one[6]~35_combout  $ (!H1_mem[2][6])))) # (!\inst25|mem[2][7]~regout  & (!\inst1|wr_addr_plus_one[7]~30_combout  & 
// (\inst1|wr_addr_plus_one[6]~35_combout  $ (!H1_mem[2][6]))))
// \inst25|mem[2][6]~regout  = DFFEAS(\inst1|Equal0~3 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~7_combout , \inst24|data [6], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[2][7]~regout ),
	.datab(\inst1|wr_addr_plus_one[6]~35_combout ),
	.datac(\inst24|data [6]),
	.datad(\inst1|wr_addr_plus_one[7]~30_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~3 ),
	.regout(\inst25|mem[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[2][6] .lut_mask = "8241";
defparam \inst25|mem[2][6] .operation_mode = "normal";
defparam \inst25|mem[2][6] .output_mode = "reg_and_comb";
defparam \inst25|mem[2][6] .register_cascade_mode = "off";
defparam \inst25|mem[2][6] .sum_lutc_input = "qfbk";
defparam \inst25|mem[2][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \inst1|Equal1~4 (
// Equation(s):
// \inst1|Equal1~4_combout  = (\inst1|Equal1~0  & (\inst1|Equal1~1  & (\inst1|Equal1~2  & \inst1|Equal1~3 )))

	.clk(gnd),
	.dataa(\inst1|Equal1~0 ),
	.datab(\inst1|Equal1~1 ),
	.datac(\inst1|Equal1~2 ),
	.datad(\inst1|Equal1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal1~4 .lut_mask = "8000";
defparam \inst1|Equal1~4 .operation_mode = "normal";
defparam \inst1|Equal1~4 .output_mode = "comb_only";
defparam \inst1|Equal1~4 .register_cascade_mode = "off";
defparam \inst1|Equal1~4 .sum_lutc_input = "datac";
defparam \inst1|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \inst1|rd_addr[16] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[16]~16  = (\inst1|rd_addr_plus_one[16]~45_combout  & (((!\inst1|Equal1~4_combout ) # (!\inst1|Equal1~5 )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [16] = DFFEAS(\inst1|rd_addr_plus_one_wrap[16]~16 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[16]~45_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~5 ),
	.datad(\inst1|Equal1~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[16]~16 ),
	.regout(\inst1|rd_addr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[16] .lut_mask = "2aaa";
defparam \inst1|rd_addr[16] .operation_mode = "normal";
defparam \inst1|rd_addr[16] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[16] .register_cascade_mode = "off";
defparam \inst1|rd_addr[16] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \inst1|rd_addr_plus_one[8]~55 (
// Equation(s):
// \inst1|rd_addr_plus_one[8]~55_combout  = (\inst1|rd_addr [8] $ ((!(!\inst1|rd_addr_plus_one[3]~12  & \inst1|rd_addr_plus_one[7]~32 ) # (\inst1|rd_addr_plus_one[3]~12  & \inst1|rd_addr_plus_one[7]~32COUT1_97 ))))
// \inst1|rd_addr_plus_one[8]~57  = CARRY(((\inst1|rd_addr [8] & !\inst1|rd_addr_plus_one[7]~32COUT1_97 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[3]~12 ),
	.cin0(\inst1|rd_addr_plus_one[7]~32 ),
	.cin1(\inst1|rd_addr_plus_one[7]~32COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[8]~55_combout ),
	.regout(),
	.cout(\inst1|rd_addr_plus_one[8]~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[8]~55 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[8]~55 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[8]~55 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[8]~55 .lut_mask = "c30c";
defparam \inst1|rd_addr_plus_one[8]~55 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[8]~55 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[8]~55 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[8]~55 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[8]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \inst1|rd_addr[8] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[8]~8  = (\inst1|rd_addr_plus_one[8]~55_combout  & (((!\inst1|Equal1~4_combout ) # (!\inst1|Equal1~5 )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [8] = DFFEAS(\inst1|rd_addr_plus_one_wrap[8]~8 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal1~10_combout ),
	.datab(\inst1|rd_addr_plus_one[8]~55_combout ),
	.datac(\inst1|Equal1~5 ),
	.datad(\inst1|Equal1~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[8]~8 ),
	.regout(\inst1|rd_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[8] .lut_mask = "4ccc";
defparam \inst1|rd_addr[8] .operation_mode = "normal";
defparam \inst1|rd_addr[8] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[8] .register_cascade_mode = "off";
defparam \inst1|rd_addr[8] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \inst1|rd_addr_plus_one[9]~50 (
// Equation(s):
// \inst1|rd_addr_plus_one[9]~50_combout  = (\inst1|rd_addr [9] $ ((\inst1|rd_addr_plus_one[8]~57 )))
// \inst1|rd_addr_plus_one[9]~52  = CARRY(((!\inst1|rd_addr_plus_one[8]~57 ) # (!\inst1|rd_addr [9])))
// \inst1|rd_addr_plus_one[9]~52COUT1_98  = CARRY(((!\inst1|rd_addr_plus_one[8]~57 ) # (!\inst1|rd_addr [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[8]~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[9]~50_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[9]~52 ),
	.cout1(\inst1|rd_addr_plus_one[9]~52COUT1_98 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[9]~50 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[9]~50 .lut_mask = "3c3f";
defparam \inst1|rd_addr_plus_one[9]~50 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[9]~50 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[9]~50 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[9]~50 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[9]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \inst1|rd_addr[9] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[9]~9  = (\inst1|rd_addr_plus_one[9]~50_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [9] = DFFEAS(\inst1|rd_addr_plus_one_wrap[9]~9 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[9]~50_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~5 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[9]~9 ),
	.regout(\inst1|rd_addr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[9] .lut_mask = "2aaa";
defparam \inst1|rd_addr[9] .operation_mode = "normal";
defparam \inst1|rd_addr[9] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[9] .register_cascade_mode = "off";
defparam \inst1|rd_addr[9] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \inst1|rd_addr_plus_one[10]~65 (
// Equation(s):
// \inst1|rd_addr_plus_one[10]~65_combout  = (\inst1|rd_addr [10] $ ((!(!\inst1|rd_addr_plus_one[8]~57  & \inst1|rd_addr_plus_one[9]~52 ) # (\inst1|rd_addr_plus_one[8]~57  & \inst1|rd_addr_plus_one[9]~52COUT1_98 ))))
// \inst1|rd_addr_plus_one[10]~67  = CARRY(((\inst1|rd_addr [10] & !\inst1|rd_addr_plus_one[9]~52 )))
// \inst1|rd_addr_plus_one[10]~67COUT1_99  = CARRY(((\inst1|rd_addr [10] & !\inst1|rd_addr_plus_one[9]~52COUT1_98 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[8]~57 ),
	.cin0(\inst1|rd_addr_plus_one[9]~52 ),
	.cin1(\inst1|rd_addr_plus_one[9]~52COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[10]~65_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[10]~67 ),
	.cout1(\inst1|rd_addr_plus_one[10]~67COUT1_99 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[10]~65 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[10]~65 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[10]~65 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[10]~65 .lut_mask = "c30c";
defparam \inst1|rd_addr_plus_one[10]~65 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[10]~65 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[10]~65 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[10]~65 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[10]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \inst1|rd_addr[10] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[10]~10  = (\inst1|rd_addr_plus_one[10]~65_combout  & (((!\inst1|Equal1~4_combout ) # (!\inst1|Equal1~10_combout )) # (!\inst1|Equal1~5 )))
// \inst1|rd_addr [10] = DFFEAS(\inst1|rd_addr_plus_one_wrap[10]~10 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal1~5 ),
	.datab(\inst1|rd_addr_plus_one[10]~65_combout ),
	.datac(\inst1|Equal1~10_combout ),
	.datad(\inst1|Equal1~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[10]~10 ),
	.regout(\inst1|rd_addr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[10] .lut_mask = "4ccc";
defparam \inst1|rd_addr[10] .operation_mode = "normal";
defparam \inst1|rd_addr[10] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[10] .register_cascade_mode = "off";
defparam \inst1|rd_addr[10] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \inst1|rd_addr_plus_one[11]~60 (
// Equation(s):
// \inst1|rd_addr_plus_one[11]~60_combout  = \inst1|rd_addr [11] $ (((((!\inst1|rd_addr_plus_one[8]~57  & \inst1|rd_addr_plus_one[10]~67 ) # (\inst1|rd_addr_plus_one[8]~57  & \inst1|rd_addr_plus_one[10]~67COUT1_99 )))))
// \inst1|rd_addr_plus_one[11]~62  = CARRY(((!\inst1|rd_addr_plus_one[10]~67 )) # (!\inst1|rd_addr [11]))
// \inst1|rd_addr_plus_one[11]~62COUT1_100  = CARRY(((!\inst1|rd_addr_plus_one[10]~67COUT1_99 )) # (!\inst1|rd_addr [11]))

	.clk(gnd),
	.dataa(\inst1|rd_addr [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[8]~57 ),
	.cin0(\inst1|rd_addr_plus_one[10]~67 ),
	.cin1(\inst1|rd_addr_plus_one[10]~67COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[11]~60_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[11]~62 ),
	.cout1(\inst1|rd_addr_plus_one[11]~62COUT1_100 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[11]~60 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[11]~60 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[11]~60 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[11]~60 .lut_mask = "5a5f";
defparam \inst1|rd_addr_plus_one[11]~60 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[11]~60 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[11]~60 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[11]~60 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[11]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \inst1|rd_addr_plus_one[12]~75 (
// Equation(s):
// \inst1|rd_addr_plus_one[12]~75_combout  = (\inst1|rd_addr [12] $ ((!(!\inst1|rd_addr_plus_one[8]~57  & \inst1|rd_addr_plus_one[11]~62 ) # (\inst1|rd_addr_plus_one[8]~57  & \inst1|rd_addr_plus_one[11]~62COUT1_100 ))))
// \inst1|rd_addr_plus_one[12]~77  = CARRY(((\inst1|rd_addr [12] & !\inst1|rd_addr_plus_one[11]~62 )))
// \inst1|rd_addr_plus_one[12]~77COUT1_101  = CARRY(((\inst1|rd_addr [12] & !\inst1|rd_addr_plus_one[11]~62COUT1_100 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[8]~57 ),
	.cin0(\inst1|rd_addr_plus_one[11]~62 ),
	.cin1(\inst1|rd_addr_plus_one[11]~62COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[12]~75_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[12]~77 ),
	.cout1(\inst1|rd_addr_plus_one[12]~77COUT1_101 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[12]~75 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[12]~75 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[12]~75 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[12]~75 .lut_mask = "c30c";
defparam \inst1|rd_addr_plus_one[12]~75 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[12]~75 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[12]~75 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[12]~75 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[12]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \inst1|rd_addr[12] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[12]~12  = (\inst1|rd_addr_plus_one[12]~75_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [12] = DFFEAS(\inst1|rd_addr_plus_one_wrap[12]~12 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[12]~75_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~5 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[12]~12 ),
	.regout(\inst1|rd_addr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[12] .lut_mask = "2aaa";
defparam \inst1|rd_addr[12] .operation_mode = "normal";
defparam \inst1|rd_addr[12] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[12] .register_cascade_mode = "off";
defparam \inst1|rd_addr[12] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \inst1|rd_addr_plus_one[13]~70 (
// Equation(s):
// \inst1|rd_addr_plus_one[13]~70_combout  = \inst1|rd_addr [13] $ (((((!\inst1|rd_addr_plus_one[8]~57  & \inst1|rd_addr_plus_one[12]~77 ) # (\inst1|rd_addr_plus_one[8]~57  & \inst1|rd_addr_plus_one[12]~77COUT1_101 )))))
// \inst1|rd_addr_plus_one[13]~72  = CARRY(((!\inst1|rd_addr_plus_one[12]~77COUT1_101 )) # (!\inst1|rd_addr [13]))

	.clk(gnd),
	.dataa(\inst1|rd_addr [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[8]~57 ),
	.cin0(\inst1|rd_addr_plus_one[12]~77 ),
	.cin1(\inst1|rd_addr_plus_one[12]~77COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[13]~70_combout ),
	.regout(),
	.cout(\inst1|rd_addr_plus_one[13]~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[13]~70 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[13]~70 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[13]~70 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[13]~70 .lut_mask = "5a5f";
defparam \inst1|rd_addr_plus_one[13]~70 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[13]~70 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[13]~70 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[13]~70 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[13]~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxii_lcell \inst1|rd_addr[13] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[13]~13  = (\inst1|rd_addr_plus_one[13]~70_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [13] = DFFEAS(\inst1|rd_addr_plus_one_wrap[13]~13 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[13]~70_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~5 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[13]~13 ),
	.regout(\inst1|rd_addr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[13] .lut_mask = "2aaa";
defparam \inst1|rd_addr[13] .operation_mode = "normal";
defparam \inst1|rd_addr[13] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[13] .register_cascade_mode = "off";
defparam \inst1|rd_addr[13] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \inst1|rd_addr_plus_one[14]~85 (
// Equation(s):
// \inst1|rd_addr_plus_one[14]~85_combout  = \inst1|rd_addr [14] $ ((((!\inst1|rd_addr_plus_one[13]~72 ))))
// \inst1|rd_addr_plus_one[14]~87  = CARRY((\inst1|rd_addr [14] & ((!\inst1|rd_addr_plus_one[13]~72 ))))
// \inst1|rd_addr_plus_one[14]~87COUT1_102  = CARRY((\inst1|rd_addr [14] & ((!\inst1|rd_addr_plus_one[13]~72 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[13]~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[14]~85_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[14]~87 ),
	.cout1(\inst1|rd_addr_plus_one[14]~87COUT1_102 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[14]~85 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[14]~85 .lut_mask = "a50a";
defparam \inst1|rd_addr_plus_one[14]~85 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[14]~85 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[14]~85 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[14]~85 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[14]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \inst1|rd_addr[14] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[14]~14  = (\inst1|rd_addr_plus_one[14]~85_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [14] = DFFEAS(\inst1|rd_addr_plus_one_wrap[14]~14 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[14]~85_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~5 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[14]~14 ),
	.regout(\inst1|rd_addr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[14] .lut_mask = "2aaa";
defparam \inst1|rd_addr[14] .operation_mode = "normal";
defparam \inst1|rd_addr[14] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[14] .register_cascade_mode = "off";
defparam \inst1|rd_addr[14] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \inst1|rd_addr_plus_one[15]~80 (
// Equation(s):
// \inst1|rd_addr_plus_one[15]~80_combout  = (\inst1|rd_addr [15] $ (((!\inst1|rd_addr_plus_one[13]~72  & \inst1|rd_addr_plus_one[14]~87 ) # (\inst1|rd_addr_plus_one[13]~72  & \inst1|rd_addr_plus_one[14]~87COUT1_102 ))))
// \inst1|rd_addr_plus_one[15]~82  = CARRY(((!\inst1|rd_addr_plus_one[14]~87 ) # (!\inst1|rd_addr [15])))
// \inst1|rd_addr_plus_one[15]~82COUT1_103  = CARRY(((!\inst1|rd_addr_plus_one[14]~87COUT1_102 ) # (!\inst1|rd_addr [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[13]~72 ),
	.cin0(\inst1|rd_addr_plus_one[14]~87 ),
	.cin1(\inst1|rd_addr_plus_one[14]~87COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[15]~80_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[15]~82 ),
	.cout1(\inst1|rd_addr_plus_one[15]~82COUT1_103 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[15]~80 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[15]~80 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[15]~80 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[15]~80 .lut_mask = "3c3f";
defparam \inst1|rd_addr_plus_one[15]~80 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[15]~80 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[15]~80 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[15]~80 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[15]~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \inst1|rd_addr[15] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[15]~15  = (\inst1|rd_addr_plus_one[15]~80_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [15] = DFFEAS(\inst1|rd_addr_plus_one_wrap[15]~15 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[15]~80_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~5 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[15]~15 ),
	.regout(\inst1|rd_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[15] .lut_mask = "2aaa";
defparam \inst1|rd_addr[15] .operation_mode = "normal";
defparam \inst1|rd_addr[15] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[15] .register_cascade_mode = "off";
defparam \inst1|rd_addr[15] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \inst1|rd_addr_plus_one[16]~45 (
// Equation(s):
// \inst1|rd_addr_plus_one[16]~45_combout  = (\inst1|rd_addr [16] $ ((!(!\inst1|rd_addr_plus_one[13]~72  & \inst1|rd_addr_plus_one[15]~82 ) # (\inst1|rd_addr_plus_one[13]~72  & \inst1|rd_addr_plus_one[15]~82COUT1_103 ))))
// \inst1|rd_addr_plus_one[16]~47  = CARRY(((\inst1|rd_addr [16] & !\inst1|rd_addr_plus_one[15]~82 )))
// \inst1|rd_addr_plus_one[16]~47COUT1_104  = CARRY(((\inst1|rd_addr [16] & !\inst1|rd_addr_plus_one[15]~82COUT1_103 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[13]~72 ),
	.cin0(\inst1|rd_addr_plus_one[15]~82 ),
	.cin1(\inst1|rd_addr_plus_one[15]~82COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[16]~45_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|rd_addr_plus_one[16]~47 ),
	.cout1(\inst1|rd_addr_plus_one[16]~47COUT1_104 ));
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[16]~45 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[16]~45 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[16]~45 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[16]~45 .lut_mask = "c30c";
defparam \inst1|rd_addr_plus_one[16]~45 .operation_mode = "arithmetic";
defparam \inst1|rd_addr_plus_one[16]~45 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[16]~45 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[16]~45 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[16]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \inst1|rd_addr[17] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[17]~17  = (\inst1|rd_addr_plus_one[17]~40_combout  & (((!\inst1|Equal1~4_combout ) # (!\inst1|Equal1~5 )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [17] = DFFEAS(\inst1|rd_addr_plus_one_wrap[17]~17 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal1~10_combout ),
	.datab(\inst1|rd_addr_plus_one[17]~40_combout ),
	.datac(\inst1|Equal1~5 ),
	.datad(\inst1|Equal1~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[17]~17 ),
	.regout(\inst1|rd_addr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[17] .lut_mask = "4ccc";
defparam \inst1|rd_addr[17] .operation_mode = "normal";
defparam \inst1|rd_addr[17] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[17] .register_cascade_mode = "off";
defparam \inst1|rd_addr[17] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \inst1|rd_addr_plus_one[17]~40 (
// Equation(s):
// \inst1|rd_addr_plus_one[17]~40_combout  = (((!\inst1|rd_addr_plus_one[13]~72  & \inst1|rd_addr_plus_one[16]~47 ) # (\inst1|rd_addr_plus_one[13]~72  & \inst1|rd_addr_plus_one[16]~47COUT1_104 ) $ (\inst1|rd_addr [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|rd_addr [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|rd_addr_plus_one[13]~72 ),
	.cin0(\inst1|rd_addr_plus_one[16]~47 ),
	.cin1(\inst1|rd_addr_plus_one[16]~47COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one[17]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr_plus_one[17]~40 .cin0_used = "true";
defparam \inst1|rd_addr_plus_one[17]~40 .cin1_used = "true";
defparam \inst1|rd_addr_plus_one[17]~40 .cin_used = "true";
defparam \inst1|rd_addr_plus_one[17]~40 .lut_mask = "0ff0";
defparam \inst1|rd_addr_plus_one[17]~40 .operation_mode = "normal";
defparam \inst1|rd_addr_plus_one[17]~40 .output_mode = "comb_only";
defparam \inst1|rd_addr_plus_one[17]~40 .register_cascade_mode = "off";
defparam \inst1|rd_addr_plus_one[17]~40 .sum_lutc_input = "cin";
defparam \inst1|rd_addr_plus_one[17]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \inst25|Decoder0~8 (
// Equation(s):
// \inst25|Decoder0~8_combout  = (\inst24|write_req_det|out  & (!\inst24|addr [1] & (\inst24|addr [2] & !\inst24|addr [0])))

	.clk(gnd),
	.dataa(\inst24|write_req_det|out ),
	.datab(\inst24|addr [1]),
	.datac(\inst24|addr [2]),
	.datad(\inst24|addr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|Decoder0~8 .lut_mask = "0020";
defparam \inst25|Decoder0~8 .operation_mode = "normal";
defparam \inst25|Decoder0~8 .output_mode = "comb_only";
defparam \inst25|Decoder0~8 .register_cascade_mode = "off";
defparam \inst25|Decoder0~8 .sum_lutc_input = "datac";
defparam \inst25|Decoder0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \inst25|mem[4][1] (
// Equation(s):
// \inst1|Equal1~5  = (\inst25|mem[4][0]~regout  & (\inst1|rd_addr_plus_one[16]~45_combout  & (H1_mem[4][1] $ (!\inst1|rd_addr_plus_one[17]~40_combout )))) # (!\inst25|mem[4][0]~regout  & (!\inst1|rd_addr_plus_one[16]~45_combout  & (H1_mem[4][1] $ 
// (!\inst1|rd_addr_plus_one[17]~40_combout ))))
// \inst25|mem[4][1]~regout  = DFFEAS(\inst1|Equal1~5 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~8_combout , \inst24|data [1], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[4][0]~regout ),
	.datab(\inst1|rd_addr_plus_one[16]~45_combout ),
	.datac(\inst24|data [1]),
	.datad(\inst1|rd_addr_plus_one[17]~40_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~5 ),
	.regout(\inst25|mem[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[4][1] .lut_mask = "9009";
defparam \inst25|mem[4][1] .operation_mode = "normal";
defparam \inst25|mem[4][1] .output_mode = "reg_and_comb";
defparam \inst25|mem[4][1] .register_cascade_mode = "off";
defparam \inst25|mem[4][1] .sum_lutc_input = "qfbk";
defparam \inst25|mem[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \inst1|rd_addr[11] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[11]~11  = (\inst1|rd_addr_plus_one[11]~60_combout  & (((!\inst1|Equal1~4_combout ) # (!\inst1|Equal1~10_combout )) # (!\inst1|Equal1~5 )))
// \inst1|rd_addr [11] = DFFEAS(\inst1|rd_addr_plus_one_wrap[11]~11 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal1~5 ),
	.datab(\inst1|rd_addr_plus_one[11]~60_combout ),
	.datac(\inst1|Equal1~10_combout ),
	.datad(\inst1|Equal1~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[11]~11 ),
	.regout(\inst1|rd_addr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[11] .lut_mask = "4ccc";
defparam \inst1|rd_addr[11] .operation_mode = "normal";
defparam \inst1|rd_addr[11] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[11] .register_cascade_mode = "off";
defparam \inst1|rd_addr[11] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \inst25|Decoder0~9 (
// Equation(s):
// \inst25|Decoder0~9_combout  = (\inst24|Add2~0_combout  & (!\inst24|addr [2] & (\inst24|write_req_det|q0~regout  $ (\inst24|write_req_det|q1~regout ))))

	.clk(gnd),
	.dataa(\inst24|Add2~0_combout ),
	.datab(\inst24|write_req_det|q0~regout ),
	.datac(\inst24|addr [2]),
	.datad(\inst24|write_req_det|q1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst25|Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|Decoder0~9 .lut_mask = "0208";
defparam \inst25|Decoder0~9 .operation_mode = "normal";
defparam \inst25|Decoder0~9 .output_mode = "comb_only";
defparam \inst25|Decoder0~9 .register_cascade_mode = "off";
defparam \inst25|Decoder0~9 .sum_lutc_input = "datac";
defparam \inst25|Decoder0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \inst25|mem[3][3] (
// Equation(s):
// \inst1|Equal1~7  = (\inst25|mem[3][2]~regout  & (\inst1|rd_addr_plus_one[10]~65_combout  & (\inst1|rd_addr_plus_one[11]~60_combout  $ (!H1_mem[3][3])))) # (!\inst25|mem[3][2]~regout  & (!\inst1|rd_addr_plus_one[10]~65_combout  & 
// (\inst1|rd_addr_plus_one[11]~60_combout  $ (!H1_mem[3][3]))))
// \inst25|mem[3][3]~regout  = DFFEAS(\inst1|Equal1~7 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~9_combout , \inst24|data [3], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[3][2]~regout ),
	.datab(\inst1|rd_addr_plus_one[11]~60_combout ),
	.datac(\inst24|data [3]),
	.datad(\inst1|rd_addr_plus_one[10]~65_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~7 ),
	.regout(\inst25|mem[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[3][3] .lut_mask = "8241";
defparam \inst25|mem[3][3] .operation_mode = "normal";
defparam \inst25|mem[3][3] .output_mode = "reg_and_comb";
defparam \inst25|mem[3][3] .register_cascade_mode = "off";
defparam \inst25|mem[3][3] .sum_lutc_input = "qfbk";
defparam \inst25|mem[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N9
maxii_lcell \inst1|wr_addr[11] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[11]~11  = (\inst1|wr_addr_plus_one[11]~60_combout  & (((!\inst1|Equal0~10_combout ) # (!\inst1|Equal0~4_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [11] = DFFEAS(\inst1|wr_addr_plus_one_wrap[11]~11 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[11]~60_combout ),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~10_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[11]~11 ),
	.regout(\inst1|wr_addr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[11] .lut_mask = "4ccc";
defparam \inst1|wr_addr[11] .operation_mode = "normal";
defparam \inst1|wr_addr[11] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[11] .register_cascade_mode = "off";
defparam \inst1|wr_addr[11] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \inst1|wr_addr_plus_one[11]~60 (
// Equation(s):
// \inst1|wr_addr_plus_one[11]~60_combout  = (\inst1|wr_addr [11] $ (((!\inst1|wr_addr_plus_one[8]~57  & \inst1|wr_addr_plus_one[10]~67 ) # (\inst1|wr_addr_plus_one[8]~57  & \inst1|wr_addr_plus_one[10]~67COUT1_99 ))))
// \inst1|wr_addr_plus_one[11]~62  = CARRY(((!\inst1|wr_addr_plus_one[10]~67 ) # (!\inst1|wr_addr [11])))
// \inst1|wr_addr_plus_one[11]~62COUT1_100  = CARRY(((!\inst1|wr_addr_plus_one[10]~67COUT1_99 ) # (!\inst1|wr_addr [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[8]~57 ),
	.cin0(\inst1|wr_addr_plus_one[10]~67 ),
	.cin1(\inst1|wr_addr_plus_one[10]~67COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[11]~60_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[11]~62 ),
	.cout1(\inst1|wr_addr_plus_one[11]~62COUT1_100 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[11]~60 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[11]~60 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[11]~60 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[11]~60 .lut_mask = "3c3f";
defparam \inst1|wr_addr_plus_one[11]~60 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[11]~60 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[11]~60 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[11]~60 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[11]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxii_lcell \inst25|mem[3][2] (
// Equation(s):
// \inst1|Equal0~7  = (\inst1|wr_addr_plus_one[10]~65_combout  & (H1_mem[3][2] & (\inst25|mem[3][3]~regout  $ (!\inst1|wr_addr_plus_one[11]~60_combout )))) # (!\inst1|wr_addr_plus_one[10]~65_combout  & (!H1_mem[3][2] & (\inst25|mem[3][3]~regout  $ 
// (!\inst1|wr_addr_plus_one[11]~60_combout ))))
// \inst25|mem[3][2]~regout  = DFFEAS(\inst1|Equal0~7 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~9_combout , \inst24|data [2], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|wr_addr_plus_one[10]~65_combout ),
	.datab(\inst25|mem[3][3]~regout ),
	.datac(\inst24|data [2]),
	.datad(\inst1|wr_addr_plus_one[11]~60_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~7 ),
	.regout(\inst25|mem[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[3][2] .lut_mask = "8421";
defparam \inst25|mem[3][2] .operation_mode = "normal";
defparam \inst25|mem[3][2] .output_mode = "reg_and_comb";
defparam \inst25|mem[3][2] .register_cascade_mode = "off";
defparam \inst25|mem[3][2] .sum_lutc_input = "qfbk";
defparam \inst25|mem[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \inst25|mem[3][5] (
// Equation(s):
// \inst1|Equal1~8  = (\inst25|mem[3][4]~regout  & (\inst1|rd_addr_plus_one[12]~75_combout  & (\inst1|rd_addr_plus_one[13]~70_combout  $ (!H1_mem[3][5])))) # (!\inst25|mem[3][4]~regout  & (!\inst1|rd_addr_plus_one[12]~75_combout  & 
// (\inst1|rd_addr_plus_one[13]~70_combout  $ (!H1_mem[3][5]))))
// \inst25|mem[3][5]~regout  = DFFEAS(\inst1|Equal1~8 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~9_combout , \inst24|data [5], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[3][4]~regout ),
	.datab(\inst1|rd_addr_plus_one[13]~70_combout ),
	.datac(\inst24|data [5]),
	.datad(\inst1|rd_addr_plus_one[12]~75_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~8 ),
	.regout(\inst25|mem[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[3][5] .lut_mask = "8241";
defparam \inst25|mem[3][5] .operation_mode = "normal";
defparam \inst25|mem[3][5] .output_mode = "reg_and_comb";
defparam \inst25|mem[3][5] .register_cascade_mode = "off";
defparam \inst25|mem[3][5] .sum_lutc_input = "qfbk";
defparam \inst25|mem[3][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \inst25|mem[3][1] (
// Equation(s):
// \inst1|Equal1~6  = (\inst25|mem[3][0]~regout  & (\inst1|rd_addr_plus_one[8]~55_combout  & (H1_mem[3][1] $ (!\inst1|rd_addr_plus_one[9]~50_combout )))) # (!\inst25|mem[3][0]~regout  & (!\inst1|rd_addr_plus_one[8]~55_combout  & (H1_mem[3][1] $ 
// (!\inst1|rd_addr_plus_one[9]~50_combout ))))
// \inst25|mem[3][1]~regout  = DFFEAS(\inst1|Equal1~6 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~9_combout , \inst24|data [1], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[3][0]~regout ),
	.datab(\inst1|rd_addr_plus_one[8]~55_combout ),
	.datac(\inst24|data [1]),
	.datad(\inst1|rd_addr_plus_one[9]~50_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~6 ),
	.regout(\inst25|mem[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[3][1] .lut_mask = "9009";
defparam \inst25|mem[3][1] .operation_mode = "normal";
defparam \inst25|mem[3][1] .output_mode = "reg_and_comb";
defparam \inst25|mem[3][1] .register_cascade_mode = "off";
defparam \inst25|mem[3][1] .sum_lutc_input = "qfbk";
defparam \inst25|mem[3][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxii_lcell \inst25|mem[3][0] (
// Equation(s):
// \inst1|Equal0~6  = (\inst1|wr_addr_plus_one[8]~55_combout  & (H1_mem[3][0] & (\inst25|mem[3][1]~regout  $ (!\inst1|wr_addr_plus_one[9]~50_combout )))) # (!\inst1|wr_addr_plus_one[8]~55_combout  & (!H1_mem[3][0] & (\inst25|mem[3][1]~regout  $ 
// (!\inst1|wr_addr_plus_one[9]~50_combout ))))
// \inst25|mem[3][0]~regout  = DFFEAS(\inst1|Equal0~6 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~9_combout , \inst24|data [0], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|wr_addr_plus_one[8]~55_combout ),
	.datab(\inst25|mem[3][1]~regout ),
	.datac(\inst24|data [0]),
	.datad(\inst1|wr_addr_plus_one[9]~50_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~6 ),
	.regout(\inst25|mem[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[3][0] .lut_mask = "8421";
defparam \inst25|mem[3][0] .operation_mode = "normal";
defparam \inst25|mem[3][0] .output_mode = "reg_and_comb";
defparam \inst25|mem[3][0] .register_cascade_mode = "off";
defparam \inst25|mem[3][0] .sum_lutc_input = "qfbk";
defparam \inst25|mem[3][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \inst25|mem[3][7] (
// Equation(s):
// \inst1|Equal1~9  = (\inst25|mem[3][6]~regout  & (\inst1|rd_addr_plus_one[14]~85_combout  & (\inst1|rd_addr_plus_one[15]~80_combout  $ (!H1_mem[3][7])))) # (!\inst25|mem[3][6]~regout  & (!\inst1|rd_addr_plus_one[14]~85_combout  & 
// (\inst1|rd_addr_plus_one[15]~80_combout  $ (!H1_mem[3][7]))))
// \inst25|mem[3][7]~regout  = DFFEAS(\inst1|Equal1~9 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~9_combout , \inst24|data [7], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[3][6]~regout ),
	.datab(\inst1|rd_addr_plus_one[15]~80_combout ),
	.datac(\inst24|data [7]),
	.datad(\inst1|rd_addr_plus_one[14]~85_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~9 ),
	.regout(\inst25|mem[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[3][7] .lut_mask = "8241";
defparam \inst25|mem[3][7] .operation_mode = "normal";
defparam \inst25|mem[3][7] .output_mode = "reg_and_comb";
defparam \inst25|mem[3][7] .register_cascade_mode = "off";
defparam \inst25|mem[3][7] .sum_lutc_input = "qfbk";
defparam \inst25|mem[3][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \inst1|wr_addr[15] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[15]~15  = (\inst1|wr_addr_plus_one[15]~80_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [15] = DFFEAS(\inst1|wr_addr_plus_one_wrap[15]~15 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[15]~80_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[15]~15 ),
	.regout(\inst1|wr_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[15] .lut_mask = "4ccc";
defparam \inst1|wr_addr[15] .operation_mode = "normal";
defparam \inst1|wr_addr[15] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[15] .register_cascade_mode = "off";
defparam \inst1|wr_addr[15] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxii_lcell \inst1|wr_addr_plus_one[12]~75 (
// Equation(s):
// \inst1|wr_addr_plus_one[12]~75_combout  = \inst1|wr_addr [12] $ ((((!(!\inst1|wr_addr_plus_one[8]~57  & \inst1|wr_addr_plus_one[11]~62 ) # (\inst1|wr_addr_plus_one[8]~57  & \inst1|wr_addr_plus_one[11]~62COUT1_100 )))))
// \inst1|wr_addr_plus_one[12]~77  = CARRY((\inst1|wr_addr [12] & ((!\inst1|wr_addr_plus_one[11]~62 ))))
// \inst1|wr_addr_plus_one[12]~77COUT1_101  = CARRY((\inst1|wr_addr [12] & ((!\inst1|wr_addr_plus_one[11]~62COUT1_100 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[8]~57 ),
	.cin0(\inst1|wr_addr_plus_one[11]~62 ),
	.cin1(\inst1|wr_addr_plus_one[11]~62COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[12]~75_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[12]~77 ),
	.cout1(\inst1|wr_addr_plus_one[12]~77COUT1_101 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[12]~75 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[12]~75 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[12]~75 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[12]~75 .lut_mask = "a50a";
defparam \inst1|wr_addr_plus_one[12]~75 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[12]~75 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[12]~75 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[12]~75 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[12]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxii_lcell \inst1|wr_addr[12] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[12]~12  = (\inst1|wr_addr_plus_one[12]~75_combout  & (((!\inst1|Equal0~10_combout ) # (!\inst1|Equal0~4_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [12] = DFFEAS(\inst1|wr_addr_plus_one_wrap[12]~12 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[12]~75_combout ),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~10_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[12]~12 ),
	.regout(\inst1|wr_addr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[12] .lut_mask = "4ccc";
defparam \inst1|wr_addr[12] .operation_mode = "normal";
defparam \inst1|wr_addr[12] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[12] .register_cascade_mode = "off";
defparam \inst1|wr_addr[12] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxii_lcell \inst1|wr_addr_plus_one[13]~70 (
// Equation(s):
// \inst1|wr_addr_plus_one[13]~70_combout  = \inst1|wr_addr [13] $ (((((!\inst1|wr_addr_plus_one[8]~57  & \inst1|wr_addr_plus_one[12]~77 ) # (\inst1|wr_addr_plus_one[8]~57  & \inst1|wr_addr_plus_one[12]~77COUT1_101 )))))
// \inst1|wr_addr_plus_one[13]~72  = CARRY(((!\inst1|wr_addr_plus_one[12]~77COUT1_101 )) # (!\inst1|wr_addr [13]))

	.clk(gnd),
	.dataa(\inst1|wr_addr [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[8]~57 ),
	.cin0(\inst1|wr_addr_plus_one[12]~77 ),
	.cin1(\inst1|wr_addr_plus_one[12]~77COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[13]~70_combout ),
	.regout(),
	.cout(\inst1|wr_addr_plus_one[13]~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[13]~70 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[13]~70 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[13]~70 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[13]~70 .lut_mask = "5a5f";
defparam \inst1|wr_addr_plus_one[13]~70 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[13]~70 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[13]~70 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[13]~70 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[13]~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxii_lcell \inst1|wr_addr_plus_one[14]~85 (
// Equation(s):
// \inst1|wr_addr_plus_one[14]~85_combout  = (\inst1|wr_addr [14] $ ((!\inst1|wr_addr_plus_one[13]~72 )))
// \inst1|wr_addr_plus_one[14]~87  = CARRY(((\inst1|wr_addr [14] & !\inst1|wr_addr_plus_one[13]~72 )))
// \inst1|wr_addr_plus_one[14]~87COUT1_102  = CARRY(((\inst1|wr_addr [14] & !\inst1|wr_addr_plus_one[13]~72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[13]~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[14]~85_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[14]~87 ),
	.cout1(\inst1|wr_addr_plus_one[14]~87COUT1_102 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[14]~85 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[14]~85 .lut_mask = "c30c";
defparam \inst1|wr_addr_plus_one[14]~85 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[14]~85 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[14]~85 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[14]~85 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[14]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \inst1|wr_addr[14] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[14]~14  = (\inst1|wr_addr_plus_one[14]~85_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [14] = DFFEAS(\inst1|wr_addr_plus_one_wrap[14]~14 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|Equal0~10_combout ),
	.datac(\inst1|wr_addr_plus_one[14]~85_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[14]~14 ),
	.regout(\inst1|wr_addr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[14] .lut_mask = "70f0";
defparam \inst1|wr_addr[14] .operation_mode = "normal";
defparam \inst1|wr_addr[14] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[14] .register_cascade_mode = "off";
defparam \inst1|wr_addr[14] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \inst1|wr_addr_plus_one[15]~80 (
// Equation(s):
// \inst1|wr_addr_plus_one[15]~80_combout  = (\inst1|wr_addr [15] $ (((!\inst1|wr_addr_plus_one[13]~72  & \inst1|wr_addr_plus_one[14]~87 ) # (\inst1|wr_addr_plus_one[13]~72  & \inst1|wr_addr_plus_one[14]~87COUT1_102 ))))
// \inst1|wr_addr_plus_one[15]~82  = CARRY(((!\inst1|wr_addr_plus_one[14]~87 ) # (!\inst1|wr_addr [15])))
// \inst1|wr_addr_plus_one[15]~82COUT1_103  = CARRY(((!\inst1|wr_addr_plus_one[14]~87COUT1_102 ) # (!\inst1|wr_addr [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[13]~72 ),
	.cin0(\inst1|wr_addr_plus_one[14]~87 ),
	.cin1(\inst1|wr_addr_plus_one[14]~87COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[15]~80_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[15]~82 ),
	.cout1(\inst1|wr_addr_plus_one[15]~82COUT1_103 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[15]~80 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[15]~80 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[15]~80 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[15]~80 .lut_mask = "3c3f";
defparam \inst1|wr_addr_plus_one[15]~80 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[15]~80 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[15]~80 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[15]~80 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[15]~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxii_lcell \inst25|mem[3][6] (
// Equation(s):
// \inst1|Equal0~9  = (\inst25|mem[3][7]~regout  & (\inst1|wr_addr_plus_one[15]~80_combout  & (H1_mem[3][6] $ (!\inst1|wr_addr_plus_one[14]~85_combout )))) # (!\inst25|mem[3][7]~regout  & (!\inst1|wr_addr_plus_one[15]~80_combout  & (H1_mem[3][6] $ 
// (!\inst1|wr_addr_plus_one[14]~85_combout ))))
// \inst25|mem[3][6]~regout  = DFFEAS(\inst1|Equal0~9 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~9_combout , \inst24|data [6], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[3][7]~regout ),
	.datab(\inst1|wr_addr_plus_one[15]~80_combout ),
	.datac(\inst24|data [6]),
	.datad(\inst1|wr_addr_plus_one[14]~85_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~9 ),
	.regout(\inst25|mem[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[3][6] .lut_mask = "9009";
defparam \inst25|mem[3][6] .operation_mode = "normal";
defparam \inst25|mem[3][6] .output_mode = "reg_and_comb";
defparam \inst25|mem[3][6] .register_cascade_mode = "off";
defparam \inst25|mem[3][6] .sum_lutc_input = "qfbk";
defparam \inst25|mem[3][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \inst1|Equal1~10 (
// Equation(s):
// \inst1|Equal1~10_combout  = (\inst1|Equal1~7  & (\inst1|Equal1~8  & (\inst1|Equal1~6  & \inst1|Equal1~9 )))

	.clk(gnd),
	.dataa(\inst1|Equal1~7 ),
	.datab(\inst1|Equal1~8 ),
	.datac(\inst1|Equal1~6 ),
	.datad(\inst1|Equal1~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal1~10 .lut_mask = "8000";
defparam \inst1|Equal1~10 .operation_mode = "normal";
defparam \inst1|Equal1~10 .output_mode = "comb_only";
defparam \inst1|Equal1~10 .register_cascade_mode = "off";
defparam \inst1|Equal1~10 .sum_lutc_input = "datac";
defparam \inst1|Equal1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \inst1|rd_addr[0] (
// Equation(s):
// \inst1|rd_addr_plus_one_wrap[0]~0  = (\inst1|rd_addr_plus_one[0]~0_combout  & (((!\inst1|Equal1~5 ) # (!\inst1|Equal1~4_combout )) # (!\inst1|Equal1~10_combout )))
// \inst1|rd_addr [0] = DFFEAS(\inst1|rd_addr_plus_one_wrap[0]~0 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_read~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|rd_addr_plus_one[0]~0_combout ),
	.datab(\inst1|Equal1~10_combout ),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal1~5 ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_read~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_addr_plus_one_wrap[0]~0 ),
	.regout(\inst1|rd_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_addr[0] .lut_mask = "2aaa";
defparam \inst1|rd_addr[0] .operation_mode = "normal";
defparam \inst1|rd_addr[0] .output_mode = "reg_and_comb";
defparam \inst1|rd_addr[0] .register_cascade_mode = "off";
defparam \inst1|rd_addr[0] .sum_lutc_input = "datac";
defparam \inst1|rd_addr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \inst1|Equal0~4 (
// Equation(s):
// \inst1|Equal0~4_combout  = (\inst1|Equal0~0  & (\inst1|Equal0~2  & (\inst1|Equal0~1  & \inst1|Equal0~3 )))

	.clk(gnd),
	.dataa(\inst1|Equal0~0 ),
	.datab(\inst1|Equal0~2 ),
	.datac(\inst1|Equal0~1 ),
	.datad(\inst1|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal0~4 .lut_mask = "8000";
defparam \inst1|Equal0~4 .operation_mode = "normal";
defparam \inst1|Equal0~4 .output_mode = "comb_only";
defparam \inst1|Equal0~4 .register_cascade_mode = "off";
defparam \inst1|Equal0~4 .sum_lutc_input = "datac";
defparam \inst1|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \inst1|wr_addr[13] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[13]~13  = (\inst1|wr_addr_plus_one[13]~70_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [13] = DFFEAS(\inst1|wr_addr_plus_one_wrap[13]~13 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[13]~70_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[13]~13 ),
	.regout(\inst1|wr_addr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[13] .lut_mask = "4ccc";
defparam \inst1|wr_addr[13] .operation_mode = "normal";
defparam \inst1|wr_addr[13] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[13] .register_cascade_mode = "off";
defparam \inst1|wr_addr[13] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxii_lcell \inst25|mem[3][4] (
// Equation(s):
// \inst1|Equal0~8  = (\inst25|mem[3][5]~regout  & (\inst1|wr_addr_plus_one[13]~70_combout  & (H1_mem[3][4] $ (!\inst1|wr_addr_plus_one[12]~75_combout )))) # (!\inst25|mem[3][5]~regout  & (!\inst1|wr_addr_plus_one[13]~70_combout  & (H1_mem[3][4] $ 
// (!\inst1|wr_addr_plus_one[12]~75_combout ))))
// \inst25|mem[3][4]~regout  = DFFEAS(\inst1|Equal0~8 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~9_combout , \inst24|data [4], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[3][5]~regout ),
	.datab(\inst1|wr_addr_plus_one[13]~70_combout ),
	.datac(\inst24|data [4]),
	.datad(\inst1|wr_addr_plus_one[12]~75_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~8 ),
	.regout(\inst25|mem[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[3][4] .lut_mask = "9009";
defparam \inst25|mem[3][4] .operation_mode = "normal";
defparam \inst25|mem[3][4] .output_mode = "reg_and_comb";
defparam \inst25|mem[3][4] .register_cascade_mode = "off";
defparam \inst25|mem[3][4] .sum_lutc_input = "qfbk";
defparam \inst25|mem[3][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxii_lcell \inst1|Equal0~10 (
// Equation(s):
// \inst1|Equal0~10_combout  = (\inst1|Equal0~8  & (\inst1|Equal0~6  & (\inst1|Equal0~7  & \inst1|Equal0~9 )))

	.clk(gnd),
	.dataa(\inst1|Equal0~8 ),
	.datab(\inst1|Equal0~6 ),
	.datac(\inst1|Equal0~7 ),
	.datad(\inst1|Equal0~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal0~10 .lut_mask = "8000";
defparam \inst1|Equal0~10 .operation_mode = "normal";
defparam \inst1|Equal0~10 .output_mode = "comb_only";
defparam \inst1|Equal0~10 .register_cascade_mode = "off";
defparam \inst1|Equal0~10 .sum_lutc_input = "datac";
defparam \inst1|Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \inst1|wr_addr[17] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[17]~17  = (\inst1|wr_addr_plus_one[17]~40_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [17] = DFFEAS(\inst1|wr_addr_plus_one_wrap[17]~17 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[17]~40_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[17]~17 ),
	.regout(\inst1|wr_addr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[17] .lut_mask = "4ccc";
defparam \inst1|wr_addr[17] .operation_mode = "normal";
defparam \inst1|wr_addr[17] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[17] .register_cascade_mode = "off";
defparam \inst1|wr_addr[17] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxii_lcell \inst1|wr_addr_plus_one[16]~45 (
// Equation(s):
// \inst1|wr_addr_plus_one[16]~45_combout  = (\inst1|wr_addr [16] $ ((!(!\inst1|wr_addr_plus_one[13]~72  & \inst1|wr_addr_plus_one[15]~82 ) # (\inst1|wr_addr_plus_one[13]~72  & \inst1|wr_addr_plus_one[15]~82COUT1_103 ))))
// \inst1|wr_addr_plus_one[16]~47  = CARRY(((\inst1|wr_addr [16] & !\inst1|wr_addr_plus_one[15]~82 )))
// \inst1|wr_addr_plus_one[16]~47COUT1_104  = CARRY(((\inst1|wr_addr [16] & !\inst1|wr_addr_plus_one[15]~82COUT1_103 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[13]~72 ),
	.cin0(\inst1|wr_addr_plus_one[15]~82 ),
	.cin1(\inst1|wr_addr_plus_one[15]~82COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[16]~45_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|wr_addr_plus_one[16]~47 ),
	.cout1(\inst1|wr_addr_plus_one[16]~47COUT1_104 ));
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[16]~45 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[16]~45 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[16]~45 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[16]~45 .lut_mask = "c30c";
defparam \inst1|wr_addr_plus_one[16]~45 .operation_mode = "arithmetic";
defparam \inst1|wr_addr_plus_one[16]~45 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[16]~45 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[16]~45 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[16]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \inst1|wr_addr_plus_one[17]~40 (
// Equation(s):
// \inst1|wr_addr_plus_one[17]~40_combout  = (((!\inst1|wr_addr_plus_one[13]~72  & \inst1|wr_addr_plus_one[16]~47 ) # (\inst1|wr_addr_plus_one[13]~72  & \inst1|wr_addr_plus_one[16]~47COUT1_104 ) $ (\inst1|wr_addr [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|wr_addr [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|wr_addr_plus_one[13]~72 ),
	.cin0(\inst1|wr_addr_plus_one[16]~47 ),
	.cin1(\inst1|wr_addr_plus_one[16]~47COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one[17]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr_plus_one[17]~40 .cin0_used = "true";
defparam \inst1|wr_addr_plus_one[17]~40 .cin1_used = "true";
defparam \inst1|wr_addr_plus_one[17]~40 .cin_used = "true";
defparam \inst1|wr_addr_plus_one[17]~40 .lut_mask = "0ff0";
defparam \inst1|wr_addr_plus_one[17]~40 .operation_mode = "normal";
defparam \inst1|wr_addr_plus_one[17]~40 .output_mode = "comb_only";
defparam \inst1|wr_addr_plus_one[17]~40 .register_cascade_mode = "off";
defparam \inst1|wr_addr_plus_one[17]~40 .sum_lutc_input = "cin";
defparam \inst1|wr_addr_plus_one[17]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxii_lcell \inst25|mem[4][0] (
// Equation(s):
// \inst1|Equal0~5  = (\inst25|mem[4][1]~regout  & (\inst1|wr_addr_plus_one[17]~40_combout  & (\inst1|wr_addr_plus_one[16]~45_combout  $ (!H1_mem[4][0])))) # (!\inst25|mem[4][1]~regout  & (!\inst1|wr_addr_plus_one[17]~40_combout  & 
// (\inst1|wr_addr_plus_one[16]~45_combout  $ (!H1_mem[4][0]))))
// \inst25|mem[4][0]~regout  = DFFEAS(\inst1|Equal0~5 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~8_combout , \inst24|data [0], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[4][1]~regout ),
	.datab(\inst1|wr_addr_plus_one[16]~45_combout ),
	.datac(\inst24|data [0]),
	.datad(\inst1|wr_addr_plus_one[17]~40_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~5 ),
	.regout(\inst25|mem[4][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[4][0] .lut_mask = "8241";
defparam \inst25|mem[4][0] .operation_mode = "normal";
defparam \inst25|mem[4][0] .output_mode = "reg_and_comb";
defparam \inst25|mem[4][0] .register_cascade_mode = "off";
defparam \inst25|mem[4][0] .sum_lutc_input = "qfbk";
defparam \inst25|mem[4][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \inst1|wr_addr[16] (
// Equation(s):
// \inst1|wr_addr_plus_one_wrap[16]~16  = (\inst1|wr_addr_plus_one[16]~45_combout  & (((!\inst1|Equal0~4_combout ) # (!\inst1|Equal0~10_combout )) # (!\inst1|Equal0~5 )))
// \inst1|wr_addr [16] = DFFEAS(\inst1|wr_addr_plus_one_wrap[16]~16 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , \inst1|do_write~combout , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|Equal0~5 ),
	.datab(\inst1|wr_addr_plus_one[16]~45_combout ),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~4_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|do_write~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|wr_addr_plus_one_wrap[16]~16 ),
	.regout(\inst1|wr_addr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|wr_addr[16] .lut_mask = "4ccc";
defparam \inst1|wr_addr[16] .operation_mode = "normal";
defparam \inst1|wr_addr[16] .output_mode = "reg_and_comb";
defparam \inst1|wr_addr[16] .register_cascade_mode = "off";
defparam \inst1|wr_addr[16] .sum_lutc_input = "datac";
defparam \inst1|wr_addr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \inst1|LessThan0~83 (
// Equation(s):
// \inst1|LessThan0~83_cout0  = CARRY((\inst25|mem[2][1]~regout  & (!\inst1|Add2~125 )))
// \inst1|LessThan0~83COUT1_87  = CARRY((\inst25|mem[2][1]~regout  & (!\inst1|Add2~125 )))

	.clk(gnd),
	.dataa(\inst25|mem[2][1]~regout ),
	.datab(\inst1|Add2~125 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~81 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~83_cout0 ),
	.cout1(\inst1|LessThan0~83COUT1_87 ));
// synopsys translate_off
defparam \inst1|LessThan0~83 .lut_mask = "ff22";
defparam \inst1|LessThan0~83 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~83 .output_mode = "none";
defparam \inst1|LessThan0~83 .register_cascade_mode = "off";
defparam \inst1|LessThan0~83 .sum_lutc_input = "datac";
defparam \inst1|LessThan0~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \inst1|LessThan0~78 (
// Equation(s):
// \inst1|LessThan0~78_cout0  = CARRY((\inst1|Add2~118  & ((!\inst1|LessThan0~83_cout0 ) # (!\inst25|mem[2][2]~regout ))) # (!\inst1|Add2~118  & (!\inst25|mem[2][2]~regout  & !\inst1|LessThan0~83_cout0 )))
// \inst1|LessThan0~78COUT1_88  = CARRY((\inst1|Add2~118  & ((!\inst1|LessThan0~83COUT1_87 ) # (!\inst25|mem[2][2]~regout ))) # (!\inst1|Add2~118  & (!\inst25|mem[2][2]~regout  & !\inst1|LessThan0~83COUT1_87 )))

	.clk(gnd),
	.dataa(\inst1|Add2~118 ),
	.datab(\inst25|mem[2][2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|LessThan0~83_cout0 ),
	.cin1(\inst1|LessThan0~83COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~76 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~78_cout0 ),
	.cout1(\inst1|LessThan0~78COUT1_88 ));
// synopsys translate_off
defparam \inst1|LessThan0~78 .cin0_used = "true";
defparam \inst1|LessThan0~78 .cin1_used = "true";
defparam \inst1|LessThan0~78 .lut_mask = "ff2b";
defparam \inst1|LessThan0~78 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~78 .output_mode = "none";
defparam \inst1|LessThan0~78 .register_cascade_mode = "off";
defparam \inst1|LessThan0~78 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \inst1|LessThan0~73 (
// Equation(s):
// \inst1|LessThan0~73_cout  = CARRY((\inst25|mem[2][3]~regout  & ((!\inst1|LessThan0~78COUT1_88 ) # (!\inst1|Add2~111 ))) # (!\inst25|mem[2][3]~regout  & (!\inst1|Add2~111  & !\inst1|LessThan0~78COUT1_88 )))

	.clk(gnd),
	.dataa(\inst25|mem[2][3]~regout ),
	.datab(\inst1|Add2~111 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst1|LessThan0~78_cout0 ),
	.cin1(\inst1|LessThan0~78COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~71 ),
	.regout(),
	.cout(\inst1|LessThan0~73_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|LessThan0~73 .cin0_used = "true";
defparam \inst1|LessThan0~73 .cin1_used = "true";
defparam \inst1|LessThan0~73 .lut_mask = "ff2b";
defparam \inst1|LessThan0~73 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~73 .output_mode = "none";
defparam \inst1|LessThan0~73 .register_cascade_mode = "off";
defparam \inst1|LessThan0~73 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \inst1|LessThan0~68 (
// Equation(s):
// \inst1|LessThan0~68_cout0  = CARRY((\inst25|mem[2][4]~regout  & (\inst1|Add2~104  & !\inst1|LessThan0~73_cout )) # (!\inst25|mem[2][4]~regout  & ((\inst1|Add2~104 ) # (!\inst1|LessThan0~73_cout ))))
// \inst1|LessThan0~68COUT1_89  = CARRY((\inst25|mem[2][4]~regout  & (\inst1|Add2~104  & !\inst1|LessThan0~73_cout )) # (!\inst25|mem[2][4]~regout  & ((\inst1|Add2~104 ) # (!\inst1|LessThan0~73_cout ))))

	.clk(gnd),
	.dataa(\inst25|mem[2][4]~regout ),
	.datab(\inst1|Add2~104 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~73_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~66 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~68_cout0 ),
	.cout1(\inst1|LessThan0~68COUT1_89 ));
// synopsys translate_off
defparam \inst1|LessThan0~68 .cin_used = "true";
defparam \inst1|LessThan0~68 .lut_mask = "ff4d";
defparam \inst1|LessThan0~68 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~68 .output_mode = "none";
defparam \inst1|LessThan0~68 .register_cascade_mode = "off";
defparam \inst1|LessThan0~68 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \inst1|LessThan0~63 (
// Equation(s):
// \inst1|LessThan0~63_cout0  = CARRY((\inst1|Add2~97  & (\inst25|mem[2][5]~regout  & !\inst1|LessThan0~68_cout0 )) # (!\inst1|Add2~97  & ((\inst25|mem[2][5]~regout ) # (!\inst1|LessThan0~68_cout0 ))))
// \inst1|LessThan0~63COUT1_90  = CARRY((\inst1|Add2~97  & (\inst25|mem[2][5]~regout  & !\inst1|LessThan0~68COUT1_89 )) # (!\inst1|Add2~97  & ((\inst25|mem[2][5]~regout ) # (!\inst1|LessThan0~68COUT1_89 ))))

	.clk(gnd),
	.dataa(\inst1|Add2~97 ),
	.datab(\inst25|mem[2][5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~73_cout ),
	.cin0(\inst1|LessThan0~68_cout0 ),
	.cin1(\inst1|LessThan0~68COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~61 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~63_cout0 ),
	.cout1(\inst1|LessThan0~63COUT1_90 ));
// synopsys translate_off
defparam \inst1|LessThan0~63 .cin0_used = "true";
defparam \inst1|LessThan0~63 .cin1_used = "true";
defparam \inst1|LessThan0~63 .cin_used = "true";
defparam \inst1|LessThan0~63 .lut_mask = "ff4d";
defparam \inst1|LessThan0~63 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~63 .output_mode = "none";
defparam \inst1|LessThan0~63 .register_cascade_mode = "off";
defparam \inst1|LessThan0~63 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \inst1|LessThan0~58 (
// Equation(s):
// \inst1|LessThan0~58_cout0  = CARRY((\inst25|mem[2][6]~regout  & (\inst1|Add2~90  & !\inst1|LessThan0~63_cout0 )) # (!\inst25|mem[2][6]~regout  & ((\inst1|Add2~90 ) # (!\inst1|LessThan0~63_cout0 ))))
// \inst1|LessThan0~58COUT1_91  = CARRY((\inst25|mem[2][6]~regout  & (\inst1|Add2~90  & !\inst1|LessThan0~63COUT1_90 )) # (!\inst25|mem[2][6]~regout  & ((\inst1|Add2~90 ) # (!\inst1|LessThan0~63COUT1_90 ))))

	.clk(gnd),
	.dataa(\inst25|mem[2][6]~regout ),
	.datab(\inst1|Add2~90 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~73_cout ),
	.cin0(\inst1|LessThan0~63_cout0 ),
	.cin1(\inst1|LessThan0~63COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~56 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~58_cout0 ),
	.cout1(\inst1|LessThan0~58COUT1_91 ));
// synopsys translate_off
defparam \inst1|LessThan0~58 .cin0_used = "true";
defparam \inst1|LessThan0~58 .cin1_used = "true";
defparam \inst1|LessThan0~58 .cin_used = "true";
defparam \inst1|LessThan0~58 .lut_mask = "ff4d";
defparam \inst1|LessThan0~58 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~58 .output_mode = "none";
defparam \inst1|LessThan0~58 .register_cascade_mode = "off";
defparam \inst1|LessThan0~58 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \inst1|LessThan0~53 (
// Equation(s):
// \inst1|LessThan0~53_cout0  = CARRY((\inst25|mem[2][7]~regout  & ((!\inst1|LessThan0~58_cout0 ) # (!\inst1|Add2~83 ))) # (!\inst25|mem[2][7]~regout  & (!\inst1|Add2~83  & !\inst1|LessThan0~58_cout0 )))
// \inst1|LessThan0~53COUT1_92  = CARRY((\inst25|mem[2][7]~regout  & ((!\inst1|LessThan0~58COUT1_91 ) # (!\inst1|Add2~83 ))) # (!\inst25|mem[2][7]~regout  & (!\inst1|Add2~83  & !\inst1|LessThan0~58COUT1_91 )))

	.clk(gnd),
	.dataa(\inst25|mem[2][7]~regout ),
	.datab(\inst1|Add2~83 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~73_cout ),
	.cin0(\inst1|LessThan0~58_cout0 ),
	.cin1(\inst1|LessThan0~58COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~51 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~53_cout0 ),
	.cout1(\inst1|LessThan0~53COUT1_92 ));
// synopsys translate_off
defparam \inst1|LessThan0~53 .cin0_used = "true";
defparam \inst1|LessThan0~53 .cin1_used = "true";
defparam \inst1|LessThan0~53 .cin_used = "true";
defparam \inst1|LessThan0~53 .lut_mask = "ff2b";
defparam \inst1|LessThan0~53 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~53 .output_mode = "none";
defparam \inst1|LessThan0~53 .register_cascade_mode = "off";
defparam \inst1|LessThan0~53 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \inst1|LessThan0~48 (
// Equation(s):
// \inst1|LessThan0~48_cout  = CARRY((\inst25|mem[3][0]~regout  & (\inst1|Add2~76  & !\inst1|LessThan0~53COUT1_92 )) # (!\inst25|mem[3][0]~regout  & ((\inst1|Add2~76 ) # (!\inst1|LessThan0~53COUT1_92 ))))

	.clk(gnd),
	.dataa(\inst25|mem[3][0]~regout ),
	.datab(\inst1|Add2~76 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~73_cout ),
	.cin0(\inst1|LessThan0~53_cout0 ),
	.cin1(\inst1|LessThan0~53COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~46 ),
	.regout(),
	.cout(\inst1|LessThan0~48_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|LessThan0~48 .cin0_used = "true";
defparam \inst1|LessThan0~48 .cin1_used = "true";
defparam \inst1|LessThan0~48 .cin_used = "true";
defparam \inst1|LessThan0~48 .lut_mask = "ff4d";
defparam \inst1|LessThan0~48 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~48 .output_mode = "none";
defparam \inst1|LessThan0~48 .register_cascade_mode = "off";
defparam \inst1|LessThan0~48 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \inst1|LessThan0~43 (
// Equation(s):
// \inst1|LessThan0~43_cout0  = CARRY((\inst25|mem[3][1]~regout  & ((!\inst1|LessThan0~48_cout ) # (!\inst1|Add2~69 ))) # (!\inst25|mem[3][1]~regout  & (!\inst1|Add2~69  & !\inst1|LessThan0~48_cout )))
// \inst1|LessThan0~43COUT1_93  = CARRY((\inst25|mem[3][1]~regout  & ((!\inst1|LessThan0~48_cout ) # (!\inst1|Add2~69 ))) # (!\inst25|mem[3][1]~regout  & (!\inst1|Add2~69  & !\inst1|LessThan0~48_cout )))

	.clk(gnd),
	.dataa(\inst25|mem[3][1]~regout ),
	.datab(\inst1|Add2~69 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~48_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~41 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~43_cout0 ),
	.cout1(\inst1|LessThan0~43COUT1_93 ));
// synopsys translate_off
defparam \inst1|LessThan0~43 .cin_used = "true";
defparam \inst1|LessThan0~43 .lut_mask = "ff2b";
defparam \inst1|LessThan0~43 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~43 .output_mode = "none";
defparam \inst1|LessThan0~43 .register_cascade_mode = "off";
defparam \inst1|LessThan0~43 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \inst1|LessThan0~38 (
// Equation(s):
// \inst1|LessThan0~38_cout0  = CARRY((\inst25|mem[3][2]~regout  & (\inst1|Add2~62  & !\inst1|LessThan0~43_cout0 )) # (!\inst25|mem[3][2]~regout  & ((\inst1|Add2~62 ) # (!\inst1|LessThan0~43_cout0 ))))
// \inst1|LessThan0~38COUT1_94  = CARRY((\inst25|mem[3][2]~regout  & (\inst1|Add2~62  & !\inst1|LessThan0~43COUT1_93 )) # (!\inst25|mem[3][2]~regout  & ((\inst1|Add2~62 ) # (!\inst1|LessThan0~43COUT1_93 ))))

	.clk(gnd),
	.dataa(\inst25|mem[3][2]~regout ),
	.datab(\inst1|Add2~62 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~48_cout ),
	.cin0(\inst1|LessThan0~43_cout0 ),
	.cin1(\inst1|LessThan0~43COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~36 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~38_cout0 ),
	.cout1(\inst1|LessThan0~38COUT1_94 ));
// synopsys translate_off
defparam \inst1|LessThan0~38 .cin0_used = "true";
defparam \inst1|LessThan0~38 .cin1_used = "true";
defparam \inst1|LessThan0~38 .cin_used = "true";
defparam \inst1|LessThan0~38 .lut_mask = "ff4d";
defparam \inst1|LessThan0~38 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~38 .output_mode = "none";
defparam \inst1|LessThan0~38 .register_cascade_mode = "off";
defparam \inst1|LessThan0~38 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \inst1|LessThan0~33 (
// Equation(s):
// \inst1|LessThan0~33_cout0  = CARRY((\inst1|Add2~55  & (\inst25|mem[3][3]~regout  & !\inst1|LessThan0~38_cout0 )) # (!\inst1|Add2~55  & ((\inst25|mem[3][3]~regout ) # (!\inst1|LessThan0~38_cout0 ))))
// \inst1|LessThan0~33COUT1_95  = CARRY((\inst1|Add2~55  & (\inst25|mem[3][3]~regout  & !\inst1|LessThan0~38COUT1_94 )) # (!\inst1|Add2~55  & ((\inst25|mem[3][3]~regout ) # (!\inst1|LessThan0~38COUT1_94 ))))

	.clk(gnd),
	.dataa(\inst1|Add2~55 ),
	.datab(\inst25|mem[3][3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~48_cout ),
	.cin0(\inst1|LessThan0~38_cout0 ),
	.cin1(\inst1|LessThan0~38COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~31 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~33_cout0 ),
	.cout1(\inst1|LessThan0~33COUT1_95 ));
// synopsys translate_off
defparam \inst1|LessThan0~33 .cin0_used = "true";
defparam \inst1|LessThan0~33 .cin1_used = "true";
defparam \inst1|LessThan0~33 .cin_used = "true";
defparam \inst1|LessThan0~33 .lut_mask = "ff4d";
defparam \inst1|LessThan0~33 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~33 .output_mode = "none";
defparam \inst1|LessThan0~33 .register_cascade_mode = "off";
defparam \inst1|LessThan0~33 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \inst1|LessThan0~28 (
// Equation(s):
// \inst1|LessThan0~28_cout0  = CARRY((\inst25|mem[3][4]~regout  & (\inst1|Add2~48  & !\inst1|LessThan0~33_cout0 )) # (!\inst25|mem[3][4]~regout  & ((\inst1|Add2~48 ) # (!\inst1|LessThan0~33_cout0 ))))
// \inst1|LessThan0~28COUT1_96  = CARRY((\inst25|mem[3][4]~regout  & (\inst1|Add2~48  & !\inst1|LessThan0~33COUT1_95 )) # (!\inst25|mem[3][4]~regout  & ((\inst1|Add2~48 ) # (!\inst1|LessThan0~33COUT1_95 ))))

	.clk(gnd),
	.dataa(\inst25|mem[3][4]~regout ),
	.datab(\inst1|Add2~48 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~48_cout ),
	.cin0(\inst1|LessThan0~33_cout0 ),
	.cin1(\inst1|LessThan0~33COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~26 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~28_cout0 ),
	.cout1(\inst1|LessThan0~28COUT1_96 ));
// synopsys translate_off
defparam \inst1|LessThan0~28 .cin0_used = "true";
defparam \inst1|LessThan0~28 .cin1_used = "true";
defparam \inst1|LessThan0~28 .cin_used = "true";
defparam \inst1|LessThan0~28 .lut_mask = "ff4d";
defparam \inst1|LessThan0~28 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~28 .output_mode = "none";
defparam \inst1|LessThan0~28 .register_cascade_mode = "off";
defparam \inst1|LessThan0~28 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \inst1|LessThan0~23 (
// Equation(s):
// \inst1|LessThan0~23_cout  = CARRY((\inst1|Add2~41  & (\inst25|mem[3][5]~regout  & !\inst1|LessThan0~28COUT1_96 )) # (!\inst1|Add2~41  & ((\inst25|mem[3][5]~regout ) # (!\inst1|LessThan0~28COUT1_96 ))))

	.clk(gnd),
	.dataa(\inst1|Add2~41 ),
	.datab(\inst25|mem[3][5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~48_cout ),
	.cin0(\inst1|LessThan0~28_cout0 ),
	.cin1(\inst1|LessThan0~28COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~21 ),
	.regout(),
	.cout(\inst1|LessThan0~23_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|LessThan0~23 .cin0_used = "true";
defparam \inst1|LessThan0~23 .cin1_used = "true";
defparam \inst1|LessThan0~23 .cin_used = "true";
defparam \inst1|LessThan0~23 .lut_mask = "ff4d";
defparam \inst1|LessThan0~23 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~23 .output_mode = "none";
defparam \inst1|LessThan0~23 .register_cascade_mode = "off";
defparam \inst1|LessThan0~23 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \inst1|LessThan0~18 (
// Equation(s):
// \inst1|LessThan0~18_cout0  = CARRY((\inst25|mem[3][6]~regout  & (\inst1|Add2~34  & !\inst1|LessThan0~23_cout )) # (!\inst25|mem[3][6]~regout  & ((\inst1|Add2~34 ) # (!\inst1|LessThan0~23_cout ))))
// \inst1|LessThan0~18COUT1_97  = CARRY((\inst25|mem[3][6]~regout  & (\inst1|Add2~34  & !\inst1|LessThan0~23_cout )) # (!\inst25|mem[3][6]~regout  & ((\inst1|Add2~34 ) # (!\inst1|LessThan0~23_cout ))))

	.clk(gnd),
	.dataa(\inst25|mem[3][6]~regout ),
	.datab(\inst1|Add2~34 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~23_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~16 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~18_cout0 ),
	.cout1(\inst1|LessThan0~18COUT1_97 ));
// synopsys translate_off
defparam \inst1|LessThan0~18 .cin_used = "true";
defparam \inst1|LessThan0~18 .lut_mask = "ff4d";
defparam \inst1|LessThan0~18 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~18 .output_mode = "none";
defparam \inst1|LessThan0~18 .register_cascade_mode = "off";
defparam \inst1|LessThan0~18 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \inst1|LessThan0~13 (
// Equation(s):
// \inst1|LessThan0~13_cout0  = CARRY((\inst25|mem[3][7]~regout  & ((!\inst1|LessThan0~18_cout0 ) # (!\inst1|Add2~27 ))) # (!\inst25|mem[3][7]~regout  & (!\inst1|Add2~27  & !\inst1|LessThan0~18_cout0 )))
// \inst1|LessThan0~13COUT1_98  = CARRY((\inst25|mem[3][7]~regout  & ((!\inst1|LessThan0~18COUT1_97 ) # (!\inst1|Add2~27 ))) # (!\inst25|mem[3][7]~regout  & (!\inst1|Add2~27  & !\inst1|LessThan0~18COUT1_97 )))

	.clk(gnd),
	.dataa(\inst25|mem[3][7]~regout ),
	.datab(\inst1|Add2~27 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~23_cout ),
	.cin0(\inst1|LessThan0~18_cout0 ),
	.cin1(\inst1|LessThan0~18COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~11 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~13_cout0 ),
	.cout1(\inst1|LessThan0~13COUT1_98 ));
// synopsys translate_off
defparam \inst1|LessThan0~13 .cin0_used = "true";
defparam \inst1|LessThan0~13 .cin1_used = "true";
defparam \inst1|LessThan0~13 .cin_used = "true";
defparam \inst1|LessThan0~13 .lut_mask = "ff2b";
defparam \inst1|LessThan0~13 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~13 .output_mode = "none";
defparam \inst1|LessThan0~13 .register_cascade_mode = "off";
defparam \inst1|LessThan0~13 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \inst1|LessThan0~8 (
// Equation(s):
// \inst1|LessThan0~8_cout0  = CARRY((\inst1|Add2~20  & ((!\inst1|LessThan0~13_cout0 ) # (!\inst25|mem[4][0]~regout ))) # (!\inst1|Add2~20  & (!\inst25|mem[4][0]~regout  & !\inst1|LessThan0~13_cout0 )))
// \inst1|LessThan0~8COUT1_99  = CARRY((\inst1|Add2~20  & ((!\inst1|LessThan0~13COUT1_98 ) # (!\inst25|mem[4][0]~regout ))) # (!\inst1|Add2~20  & (!\inst25|mem[4][0]~regout  & !\inst1|LessThan0~13COUT1_98 )))

	.clk(gnd),
	.dataa(\inst1|Add2~20 ),
	.datab(\inst25|mem[4][0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~23_cout ),
	.cin0(\inst1|LessThan0~13_cout0 ),
	.cin1(\inst1|LessThan0~13COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~6 ),
	.regout(),
	.cout(),
	.cout0(\inst1|LessThan0~8_cout0 ),
	.cout1(\inst1|LessThan0~8COUT1_99 ));
// synopsys translate_off
defparam \inst1|LessThan0~8 .cin0_used = "true";
defparam \inst1|LessThan0~8 .cin1_used = "true";
defparam \inst1|LessThan0~8 .cin_used = "true";
defparam \inst1|LessThan0~8 .lut_mask = "ff2b";
defparam \inst1|LessThan0~8 .operation_mode = "arithmetic";
defparam \inst1|LessThan0~8 .output_mode = "none";
defparam \inst1|LessThan0~8 .register_cascade_mode = "off";
defparam \inst1|LessThan0~8 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \inst1|LessThan0~0 (
// Equation(s):
// \inst1|LessThan0~0_combout  = (\inst25|mem[4][1]~regout  & (((!\inst1|Add2~13 ) # (!(!\inst1|LessThan0~23_cout  & \inst1|LessThan0~8_cout0 ) # (\inst1|LessThan0~23_cout  & \inst1|LessThan0~8COUT1_99 ))))) # (!\inst25|mem[4][1]~regout  & 
// (((!(!\inst1|LessThan0~23_cout  & \inst1|LessThan0~8_cout0 ) # (\inst1|LessThan0~23_cout  & \inst1|LessThan0~8COUT1_99 ) & !\inst1|Add2~13 ))))

	.clk(gnd),
	.dataa(\inst25|mem[4][1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add2~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|LessThan0~23_cout ),
	.cin0(\inst1|LessThan0~8_cout0 ),
	.cin1(\inst1|LessThan0~8COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|LessThan0~0 .cin0_used = "true";
defparam \inst1|LessThan0~0 .cin1_used = "true";
defparam \inst1|LessThan0~0 .cin_used = "true";
defparam \inst1|LessThan0~0 .lut_mask = "0aaf";
defparam \inst1|LessThan0~0 .operation_mode = "normal";
defparam \inst1|LessThan0~0 .output_mode = "comb_only";
defparam \inst1|LessThan0~0 .register_cascade_mode = "off";
defparam \inst1|LessThan0~0 .sum_lutc_input = "cin";
defparam \inst1|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \inst1|half_n (
// Equation(s):
// \inst1|half_n~regout  = DFFEAS(((\inst1|Add2~6 ) # ((!\inst1|LessThan0~0_combout ))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst1|Add2~6 ),
	.datac(vcc),
	.datad(\inst1|LessThan0~0_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|half_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|half_n .lut_mask = "ccff";
defparam \inst1|half_n .operation_mode = "normal";
defparam \inst1|half_n .output_mode = "reg_only";
defparam \inst1|half_n .register_cascade_mode = "off";
defparam \inst1|half_n .sum_lutc_input = "datac";
defparam \inst1|half_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \inst11|i2s_master_inst|state.STATE_WAIT (
// Equation(s):
// \inst11|i2s_master_inst|state.STATE_WAIT~regout  = DFFEAS((\inst11|i2s_master_inst|state.STATE_IDLE~regout  & (!\inst11|i2s_master_inst|Equal0~0_combout  & (\inst11|i2s_master_inst|state.STATE_WAIT~regout ))) # 
// (!\inst11|i2s_master_inst|state.STATE_IDLE~regout  & ((\inst1|half_n~regout ) # ((!\inst11|i2s_master_inst|Equal0~0_combout  & \inst11|i2s_master_inst|state.STATE_WAIT~regout )))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), 
// !\inst11|i2s_rst_n~combout , , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_WAIT~regout ),
	.datad(\inst1|half_n~regout ),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|state.STATE_WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|state.STATE_WAIT .lut_mask = "7530";
defparam \inst11|i2s_master_inst|state.STATE_WAIT .operation_mode = "normal";
defparam \inst11|i2s_master_inst|state.STATE_WAIT .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|state.STATE_WAIT .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|state.STATE_WAIT .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|state.STATE_WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \inst25|mem[1][7] (
// Equation(s):
// \inst11|i2s_master_inst|Selector0~0  = (!\inst1|ef_n~regout  & (\inst11|i2s_master_inst|Equal0~0_combout  & (H1_mem[1][7] $ (\inst11|i2s_master_inst|Add1~1_combout ))))
// \inst25|mem[1][7]~regout  = DFFEAS(\inst11|i2s_master_inst|Selector0~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~5_combout , \inst24|data [7], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|ef_n~regout ),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst24|data [7]),
	.datad(\inst11|i2s_master_inst|Add1~1_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|i2s_master_inst|Selector0~0 ),
	.regout(\inst25|mem[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[1][7] .lut_mask = "0440";
defparam \inst25|mem[1][7] .operation_mode = "normal";
defparam \inst25|mem[1][7] .output_mode = "reg_and_comb";
defparam \inst25|mem[1][7] .register_cascade_mode = "off";
defparam \inst25|mem[1][7] .sum_lutc_input = "qfbk";
defparam \inst25|mem[1][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \inst11|i2s_master_inst|word_bit_count[4] (
// Equation(s):
// \inst11|i2s_master_inst|word_bit_count [4] = DFFEAS((\inst11|i2s_master_inst|Add1~1_combout  & (((\inst25|mem[1][7]~regout  & \inst11|i2s_master_inst|state.STATE_XFER~regout )) # (!\inst11|i2s_master_inst|Equal0~0_combout ))), 
// !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst25|mem[1][7]~regout ),
	.datab(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datac(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datad(\inst11|i2s_master_inst|Add1~1_combout ),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|word_bit_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|word_bit_count[4] .lut_mask = "8f00";
defparam \inst11|i2s_master_inst|word_bit_count[4] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|word_bit_count[4] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|word_bit_count[4] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|word_bit_count[4] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|word_bit_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \inst11|i2s_master_inst|Add1~0 (
// Equation(s):
// \inst11|i2s_master_inst|Add1~0_combout  = ((\inst11|i2s_master_inst|word_bit_count [0] & ((\inst11|i2s_master_inst|word_bit_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|i2s_master_inst|word_bit_count [0]),
	.datac(vcc),
	.datad(\inst11|i2s_master_inst|word_bit_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|i2s_master_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|Add1~0 .lut_mask = "cc00";
defparam \inst11|i2s_master_inst|Add1~0 .operation_mode = "normal";
defparam \inst11|i2s_master_inst|Add1~0 .output_mode = "comb_only";
defparam \inst11|i2s_master_inst|Add1~0 .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|Add1~0 .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \inst11|i2s_master_inst|Add1~1 (
// Equation(s):
// \inst11|i2s_master_inst|Add1~1_combout  = \inst11|i2s_master_inst|word_bit_count [4] $ (((\inst11|i2s_master_inst|word_bit_count [2] & (\inst11|i2s_master_inst|word_bit_count [3] & \inst11|i2s_master_inst|Add1~0_combout ))))

	.clk(gnd),
	.dataa(\inst11|i2s_master_inst|word_bit_count [2]),
	.datab(\inst11|i2s_master_inst|word_bit_count [3]),
	.datac(\inst11|i2s_master_inst|word_bit_count [4]),
	.datad(\inst11|i2s_master_inst|Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|i2s_master_inst|Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|Add1~1 .lut_mask = "78f0";
defparam \inst11|i2s_master_inst|Add1~1 .operation_mode = "normal";
defparam \inst11|i2s_master_inst|Add1~1 .output_mode = "comb_only";
defparam \inst11|i2s_master_inst|Add1~1 .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|Add1~1 .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \inst11|i2s_master_inst|state.STATE_XFER (
// Equation(s):
// \inst11|i2s_master_inst|state.STATE_XFER~regout  = DFFEAS((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (((\inst11|i2s_master_inst|Equal0~0_combout  & \inst11|i2s_master_inst|state.STATE_WAIT~regout )) # (!\inst11|i2s_master_inst|Selector0~0 ))) # 
// (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|Equal0~0_combout  & (\inst11|i2s_master_inst|state.STATE_WAIT~regout ))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_WAIT~regout ),
	.datad(\inst11|i2s_master_inst|Selector0~0 ),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|state.STATE_XFER .lut_mask = "c0ea";
defparam \inst11|i2s_master_inst|state.STATE_XFER .operation_mode = "normal";
defparam \inst11|i2s_master_inst|state.STATE_XFER .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|state.STATE_XFER .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|state.STATE_XFER .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|state.STATE_XFER .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \inst11|i2s_master_inst|state.STATE_IDLE (
// Equation(s):
// \inst11|i2s_master_inst|state.STATE_IDLE~regout  = DFFEAS((\inst11|i2s_master_inst|state.STATE_IDLE~regout  & (((!\inst11|i2s_master_inst|Selector0~0 )) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout ))) # 
// (!\inst11|i2s_master_inst|state.STATE_IDLE~regout  & (\inst1|half_n~regout  & ((!\inst11|i2s_master_inst|Selector0~0 ) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout )))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , 
// , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.datab(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datac(\inst1|half_n~regout ),
	.datad(\inst11|i2s_master_inst|Selector0~0 ),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|state.STATE_IDLE .lut_mask = "32fa";
defparam \inst11|i2s_master_inst|state.STATE_IDLE .operation_mode = "normal";
defparam \inst11|i2s_master_inst|state.STATE_IDLE .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|state.STATE_IDLE .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|state.STATE_IDLE .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|state.STATE_IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \inst11|i2s_master_inst|word_bit_count[0] (
// Equation(s):
// \inst11|i2s_master_inst|word_bit_count [0] = DFFEAS((((!\inst11|i2s_master_inst|word_bit_count [0]))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|i2s_master_inst|word_bit_count [0]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|word_bit_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|word_bit_count[0] .lut_mask = "00ff";
defparam \inst11|i2s_master_inst|word_bit_count[0] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|word_bit_count[0] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|word_bit_count[0] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|word_bit_count[0] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|word_bit_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \inst11|i2s_master_inst|word_bit_count[1] (
// Equation(s):
// \inst11|i2s_master_inst|word_bit_count [1] = DFFEAS(\inst11|i2s_master_inst|word_bit_count [0] $ ((((\inst11|i2s_master_inst|word_bit_count [1])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , 
// \inst11|i2s_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|word_bit_count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|i2s_master_inst|word_bit_count [1]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|word_bit_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|word_bit_count[1] .lut_mask = "55aa";
defparam \inst11|i2s_master_inst|word_bit_count[1] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|word_bit_count[1] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|word_bit_count[1] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|word_bit_count[1] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|word_bit_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \inst11|i2s_master_inst|word_bit_count[3] (
// Equation(s):
// \inst11|i2s_master_inst|word_bit_count [3] = DFFEAS(\inst11|i2s_master_inst|word_bit_count [3] $ (((\inst11|i2s_master_inst|word_bit_count [1] & (\inst11|i2s_master_inst|word_bit_count [2] & \inst11|i2s_master_inst|word_bit_count [0])))), 
// !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|word_bit_count [3]),
	.datab(\inst11|i2s_master_inst|word_bit_count [1]),
	.datac(\inst11|i2s_master_inst|word_bit_count [2]),
	.datad(\inst11|i2s_master_inst|word_bit_count [0]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|word_bit_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|word_bit_count[3] .lut_mask = "6aaa";
defparam \inst11|i2s_master_inst|word_bit_count[3] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|word_bit_count[3] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|word_bit_count[3] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|word_bit_count[3] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|word_bit_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \inst11|dsd_rst_n (
// Equation(s):
// \inst11|dsd_rst_n~combout  = (((!\inst15|success~regout  & !\inst25|mem[5][0]~regout )) # (!\inst25|mem[0][1]~regout )) # (!\cy_pa0~combout )

	.clk(gnd),
	.dataa(\cy_pa0~combout ),
	.datab(\inst25|mem[0][1]~regout ),
	.datac(\inst15|success~regout ),
	.datad(\inst25|mem[5][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_rst_n~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_rst_n .lut_mask = "777f";
defparam \inst11|dsd_rst_n .operation_mode = "normal";
defparam \inst11|dsd_rst_n .output_mode = "comb_only";
defparam \inst11|dsd_rst_n .register_cascade_mode = "off";
defparam \inst11|dsd_rst_n .sum_lutc_input = "datac";
defparam \inst11|dsd_rst_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \inst11|dsd_master_inst|word_bit_count[2] (
// Equation(s):
// \inst11|dsd_master_inst|word_bit_count [2] = DFFEAS((\inst11|dsd_master_inst|word_bit_count [2] $ (((\inst11|dsd_master_inst|word_bit_count [0] & \inst11|dsd_master_inst|word_bit_count [1])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), 
// !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|word_bit_count [0]),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|word_bit_count [1]),
	.datad(\inst11|dsd_master_inst|word_bit_count [2]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|word_bit_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|word_bit_count[2] .lut_mask = "5fa0";
defparam \inst11|dsd_master_inst|word_bit_count[2] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|word_bit_count[2] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|word_bit_count[2] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|word_bit_count[2] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|word_bit_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \inst11|dsd_master_inst|word_bit_count[3] (
// Equation(s):
// \inst11|dsd_master_inst|word_bit_count [3] = DFFEAS(\inst11|dsd_master_inst|word_bit_count [3] $ (((\inst11|dsd_master_inst|word_bit_count [0] & (\inst11|dsd_master_inst|word_bit_count [1] & \inst11|dsd_master_inst|word_bit_count [2])))), 
// !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|word_bit_count [0]),
	.datab(\inst11|dsd_master_inst|word_bit_count [1]),
	.datac(\inst11|dsd_master_inst|word_bit_count [3]),
	.datad(\inst11|dsd_master_inst|word_bit_count [2]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|word_bit_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|word_bit_count[3] .lut_mask = "78f0";
defparam \inst11|dsd_master_inst|word_bit_count[3] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|word_bit_count[3] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|word_bit_count[3] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|word_bit_count[3] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|word_bit_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \inst11|dsd_master_inst|Equal0~0 (
// Equation(s):
// \inst11|dsd_master_inst|Equal0~0_combout  = (\inst11|dsd_master_inst|word_bit_count [1] & (\inst11|dsd_master_inst|word_bit_count [2] & (\inst11|dsd_master_inst|word_bit_count [3] & \inst11|dsd_master_inst|word_bit_count [0])))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|word_bit_count [1]),
	.datab(\inst11|dsd_master_inst|word_bit_count [2]),
	.datac(\inst11|dsd_master_inst|word_bit_count [3]),
	.datad(\inst11|dsd_master_inst|word_bit_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Equal0~0 .lut_mask = "8000";
defparam \inst11|dsd_master_inst|Equal0~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Equal0~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Equal0~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Equal0~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \inst11|dsd_master_inst|Add1~0 (
// Equation(s):
// \inst11|dsd_master_inst|Add1~0_combout  = (((\inst11|dsd_master_inst|word_bit_count [1] & \inst11|dsd_master_inst|word_bit_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|word_bit_count [1]),
	.datad(\inst11|dsd_master_inst|word_bit_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Add1~0 .lut_mask = "f000";
defparam \inst11|dsd_master_inst|Add1~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Add1~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Add1~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Add1~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \inst11|dsd_master_inst|word_bit_count[4] (
// Equation(s):
// \inst11|dsd_master_inst|Add1~1  = N1_word_bit_count[4] $ (((\inst11|dsd_master_inst|word_bit_count [3] & (\inst11|dsd_master_inst|word_bit_count [2] & \inst11|dsd_master_inst|Add1~0_combout ))))

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|word_bit_count [3]),
	.datab(\inst11|dsd_master_inst|word_bit_count [2]),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|Add1~0_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Add1~1 ),
	.regout(\inst11|dsd_master_inst|word_bit_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|word_bit_count[4] .lut_mask = "78f0";
defparam \inst11|dsd_master_inst|word_bit_count[4] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|word_bit_count[4] .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|word_bit_count[4] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|word_bit_count[4] .sum_lutc_input = "qfbk";
defparam \inst11|dsd_master_inst|word_bit_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \inst11|dsd_master_inst|Equal0~1 (
// Equation(s):
// \inst11|dsd_master_inst|Equal0~1_combout  = (((\inst11|dsd_master_inst|Equal0~0_combout  & !\inst11|dsd_master_inst|Add1~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Equal0~1 .lut_mask = "00f0";
defparam \inst11|dsd_master_inst|Equal0~1 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Equal0~1 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Equal0~1 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Equal0~1 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \inst11|dsd_master_inst|Selector65~1 (
// Equation(s):
// \inst11|dsd_master_inst|Selector65~1_combout  = (((\inst1|half_n~regout  & !\inst11|dsd_master_inst|state.STATE_IDLE~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|half_n~regout ),
	.datad(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector65~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector65~1 .lut_mask = "00f0";
defparam \inst11|dsd_master_inst|Selector65~1 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector65~1 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector65~1 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector65~1 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector65~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \inst11|dsd_master_inst|state.STATE_WAIT_DSD (
// Equation(s):
// \inst11|dsd_master_inst|state.STATE_WAIT_DSD~regout  = DFFEAS((\inst11|dsd_master_inst|state.STATE_WAIT_DSD~regout  & ((\inst11|dsd_master_inst|Selector65~0_combout ) # ((!\inst15|success~regout  & \inst11|dsd_master_inst|Selector65~1_combout )))) # 
// (!\inst11|dsd_master_inst|state.STATE_WAIT_DSD~regout  & (!\inst15|success~regout  & (\inst11|dsd_master_inst|Selector65~1_combout ))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DSD~regout ),
	.datab(\inst15|success~regout ),
	.datac(\inst11|dsd_master_inst|Selector65~1_combout ),
	.datad(\inst11|dsd_master_inst|Selector65~0_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|state.STATE_WAIT_DSD~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DSD .lut_mask = "ba30";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DSD .operation_mode = "normal";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DSD .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DSD .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DSD .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DSD .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \inst11|dsd_master_inst|state.STATE_XFER_DSD (
// Equation(s):
// \inst11|dsd_master_inst|state.STATE_XFER_DSD~regout  = DFFEAS((\inst11|dsd_master_inst|Equal0~1_combout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DSD~regout ) # ((\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout  & \inst1|ef_n~regout )))) # 
// (!\inst11|dsd_master_inst|Equal0~1_combout  & (((\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout )))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DSD~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout ),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst11|dsd_master_inst|Equal0~1_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|state.STATE_XFER_DSD .lut_mask = "eacc";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DSD .operation_mode = "normal";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DSD .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DSD .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DSD .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DSD .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \inst11|dsd_master_inst|Selector65~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector65~0_combout  = ((\inst1|ef_n~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout ) # (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout )))) # (!\inst11|dsd_master_inst|Equal0~1_combout )

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst11|dsd_master_inst|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector65~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector65~0 .lut_mask = "e0ff";
defparam \inst11|dsd_master_inst|Selector65~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector65~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector65~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector65~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector65~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \inst11|dsd_master_inst|state.STATE_WAIT_DOP (
// Equation(s):
// \inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  = DFFEAS((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|Selector65~0_combout ) # ((\inst15|success~regout  & \inst11|dsd_master_inst|Selector65~1_combout )))) # 
// (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst15|success~regout  & (\inst11|dsd_master_inst|Selector65~1_combout ))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datab(\inst15|success~regout ),
	.datac(\inst11|dsd_master_inst|Selector65~1_combout ),
	.datad(\inst11|dsd_master_inst|Selector65~0_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DOP .lut_mask = "eac0";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DOP .operation_mode = "normal";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DOP .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DOP .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DOP .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|state.STATE_WAIT_DOP .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \inst11|dsd_master_inst|state.STATE_XFER_DOP (
// Equation(s):
// \inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  = DFFEAS((\inst11|dsd_master_inst|Equal0~1_combout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ) # ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & \inst1|ef_n~regout )))) # 
// (!\inst11|dsd_master_inst|Equal0~1_combout  & (((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout )))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst11|dsd_master_inst|Equal0~1_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|state.STATE_XFER_DOP .lut_mask = "eacc";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DOP .operation_mode = "normal";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DOP .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DOP .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DOP .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|state.STATE_XFER_DOP .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \inst11|dsd_master_inst|sck_out_en (
// Equation(s):
// \inst11|dsd_master_inst|sck_out_en~combout  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ) # (((\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout )))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|sck_out_en~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|sck_out_en .lut_mask = "ffaa";
defparam \inst11|dsd_master_inst|sck_out_en .operation_mode = "normal";
defparam \inst11|dsd_master_inst|sck_out_en .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|sck_out_en .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|sck_out_en .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|sck_out_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \inst11|dsd_master_inst|Selector64~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector64~0_combout  = (!\inst11|dsd_master_inst|state.STATE_IDLE~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ) # ((\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout ) # (!\inst1|half_n~regout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.datac(\inst11|dsd_master_inst|state.STATE_XFER_DSD~regout ),
	.datad(\inst1|half_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector64~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector64~0 .lut_mask = "3233";
defparam \inst11|dsd_master_inst|Selector64~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector64~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector64~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector64~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector64~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \inst11|dsd_master_inst|state.STATE_IDLE (
// Equation(s):
// \inst11|dsd_master_inst|state.STATE_IDLE~regout  = DFFEAS((!\inst11|dsd_master_inst|Selector64~0_combout  & ((\inst1|ef_n~regout ) # ((!\inst11|dsd_master_inst|sck_out_en~combout ) # (!\inst11|dsd_master_inst|Equal0~1_combout )))), 
// !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst1|ef_n~regout ),
	.datab(\inst11|dsd_master_inst|Equal0~1_combout ),
	.datac(\inst11|dsd_master_inst|sck_out_en~combout ),
	.datad(\inst11|dsd_master_inst|Selector64~0_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|state.STATE_IDLE .lut_mask = "00bf";
defparam \inst11|dsd_master_inst|state.STATE_IDLE .operation_mode = "normal";
defparam \inst11|dsd_master_inst|state.STATE_IDLE .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|state.STATE_IDLE .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|state.STATE_IDLE .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|state.STATE_IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \inst11|dsd_master_inst|word_bit_count[0] (
// Equation(s):
// \inst11|dsd_master_inst|word_bit_count [0] = DFFEAS((((!\inst11|dsd_master_inst|word_bit_count [0]))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|word_bit_count [0]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|word_bit_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|word_bit_count[0] .lut_mask = "00ff";
defparam \inst11|dsd_master_inst|word_bit_count[0] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|word_bit_count[0] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|word_bit_count[0] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|word_bit_count[0] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|word_bit_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \inst11|dsd_master_inst|word_bit_count[1] (
// Equation(s):
// \inst11|dsd_master_inst|word_bit_count [1] = DFFEAS(((\inst11|dsd_master_inst|word_bit_count [1] $ (\inst11|dsd_master_inst|word_bit_count [0]))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , 
// \inst11|dsd_master_inst|state.STATE_IDLE~regout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|word_bit_count [1]),
	.datad(\inst11|dsd_master_inst|word_bit_count [0]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|word_bit_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|word_bit_count[1] .lut_mask = "0ff0";
defparam \inst11|dsd_master_inst|word_bit_count[1] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|word_bit_count[1] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|word_bit_count[1] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|word_bit_count[1] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|word_bit_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \inst11|dsd_master_inst|data_req (
// Equation(s):
// \inst11|dsd_master_inst|data_req~combout  = LCELL(((\inst15|success~regout  & (!\inst11|dsd_master_inst|word_bit_count [1])) # (!\inst15|success~regout  & ((!\inst11|dsd_master_inst|word_bit_count [2])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|dsd_master_inst|word_bit_count [1]),
	.datac(\inst15|success~regout ),
	.datad(\inst11|dsd_master_inst|word_bit_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|data_req~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|data_req .lut_mask = "303f";
defparam \inst11|dsd_master_inst|data_req .operation_mode = "normal";
defparam \inst11|dsd_master_inst|data_req .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|data_req .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|data_req .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|data_req .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \inst1|rd_req_det|q0 (
// Equation(s):
// \inst11|data_req~0  = (\inst25|mem[5][0]~regout  & (((\inst11|dsd_master_inst|data_req~combout )))) # (!\inst25|mem[5][0]~regout  & ((\inst15|success~regout  & ((\inst11|dsd_master_inst|data_req~combout ))) # (!\inst15|success~regout  & 
// (!\inst11|i2s_master_inst|word_bit_count [3]))))
// \inst1|rd_req_det|q0~regout  = DFFEAS(\inst11|data_req~0 , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[5][0]~regout ),
	.datab(\inst15|success~regout ),
	.datac(\inst11|i2s_master_inst|word_bit_count [3]),
	.datad(\inst11|dsd_master_inst|data_req~combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|data_req~0 ),
	.regout(\inst1|rd_req_det|q0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_req_det|q0 .lut_mask = "ef01";
defparam \inst1|rd_req_det|q0 .operation_mode = "normal";
defparam \inst1|rd_req_det|q0 .output_mode = "reg_and_comb";
defparam \inst1|rd_req_det|q0 .register_cascade_mode = "off";
defparam \inst1|rd_req_det|q0 .sum_lutc_input = "datac";
defparam \inst1|rd_req_det|q0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \inst1|rd_req_det|q1 (
// Equation(s):
// \inst1|rd_req_det|out  = LCELL((((J3_q1) # (!\inst1|rd_req_det|q0~regout ))))

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|rd_req_det|q0~regout ),
	.datad(\inst1|rd_req_det|q0~regout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|rd_req_det|out ),
	.regout(\inst1|rd_req_det|q1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|rd_req_det|q1 .lut_mask = "f0ff";
defparam \inst1|rd_req_det|q1 .operation_mode = "normal";
defparam \inst1|rd_req_det|q1 .output_mode = "comb_only";
defparam \inst1|rd_req_det|q1 .register_cascade_mode = "off";
defparam \inst1|rd_req_det|q1 .sum_lutc_input = "qfbk";
defparam \inst1|rd_req_det|q1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \inst1|do_read (
// Equation(s):
// \inst1|do_read~combout  = (((\inst1|ef_n~regout  & !\inst1|rd_req_det|out )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst1|rd_req_det|out ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|do_read~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|do_read .lut_mask = "00f0";
defparam \inst1|do_read .operation_mode = "normal";
defparam \inst1|do_read .output_mode = "comb_only";
defparam \inst1|do_read .register_cascade_mode = "off";
defparam \inst1|do_read .sum_lutc_input = "datac";
defparam \inst1|do_read .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \inst1|ff_n~2 (
// Equation(s):
// \inst1|ff_n~2_combout  = (\inst1|rd_addr [4] & ((\inst1|rd_addr [5] $ (\inst1|wr_addr_plus_one_wrap[5]~5 )) # (!\inst1|wr_addr_plus_one_wrap[4]~4 ))) # (!\inst1|rd_addr [4] & ((\inst1|wr_addr_plus_one_wrap[4]~4 ) # (\inst1|rd_addr [5] $ 
// (\inst1|wr_addr_plus_one_wrap[5]~5 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [4]),
	.datab(\inst1|rd_addr [5]),
	.datac(\inst1|wr_addr_plus_one_wrap[4]~4 ),
	.datad(\inst1|wr_addr_plus_one_wrap[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~2 .lut_mask = "7bde";
defparam \inst1|ff_n~2 .operation_mode = "normal";
defparam \inst1|ff_n~2 .output_mode = "comb_only";
defparam \inst1|ff_n~2 .register_cascade_mode = "off";
defparam \inst1|ff_n~2 .sum_lutc_input = "datac";
defparam \inst1|ff_n~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \inst1|ff_n~1 (
// Equation(s):
// \inst1|ff_n~1_combout  = (\inst1|rd_addr [2] & ((\inst1|rd_addr [3] $ (\inst1|wr_addr_plus_one_wrap[3]~3 )) # (!\inst1|wr_addr_plus_one_wrap[2]~2 ))) # (!\inst1|rd_addr [2] & ((\inst1|wr_addr_plus_one_wrap[2]~2 ) # (\inst1|rd_addr [3] $ 
// (\inst1|wr_addr_plus_one_wrap[3]~3 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [2]),
	.datab(\inst1|rd_addr [3]),
	.datac(\inst1|wr_addr_plus_one_wrap[2]~2 ),
	.datad(\inst1|wr_addr_plus_one_wrap[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~1 .lut_mask = "7bde";
defparam \inst1|ff_n~1 .operation_mode = "normal";
defparam \inst1|ff_n~1 .output_mode = "comb_only";
defparam \inst1|ff_n~1 .register_cascade_mode = "off";
defparam \inst1|ff_n~1 .sum_lutc_input = "datac";
defparam \inst1|ff_n~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \inst1|ff_n~0 (
// Equation(s):
// \inst1|ff_n~0_combout  = (\inst1|rd_addr [0] & ((\inst1|rd_addr [1] $ (\inst1|wr_addr_plus_one_wrap[1]~1 )) # (!\inst1|wr_addr_plus_one_wrap[0]~0 ))) # (!\inst1|rd_addr [0] & ((\inst1|wr_addr_plus_one_wrap[0]~0 ) # (\inst1|rd_addr [1] $ 
// (\inst1|wr_addr_plus_one_wrap[1]~1 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [0]),
	.datab(\inst1|rd_addr [1]),
	.datac(\inst1|wr_addr_plus_one_wrap[1]~1 ),
	.datad(\inst1|wr_addr_plus_one_wrap[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~0 .lut_mask = "7dbe";
defparam \inst1|ff_n~0 .operation_mode = "normal";
defparam \inst1|ff_n~0 .output_mode = "comb_only";
defparam \inst1|ff_n~0 .register_cascade_mode = "off";
defparam \inst1|ff_n~0 .sum_lutc_input = "datac";
defparam \inst1|ff_n~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \inst1|ff_n~3 (
// Equation(s):
// \inst1|ff_n~3_combout  = (\inst1|rd_addr [6] & ((\inst1|rd_addr [7] $ (\inst1|wr_addr_plus_one_wrap[7]~7 )) # (!\inst1|wr_addr_plus_one_wrap[6]~6 ))) # (!\inst1|rd_addr [6] & ((\inst1|wr_addr_plus_one_wrap[6]~6 ) # (\inst1|rd_addr [7] $ 
// (\inst1|wr_addr_plus_one_wrap[7]~7 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [6]),
	.datab(\inst1|rd_addr [7]),
	.datac(\inst1|wr_addr_plus_one_wrap[6]~6 ),
	.datad(\inst1|wr_addr_plus_one_wrap[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~3 .lut_mask = "7bde";
defparam \inst1|ff_n~3 .operation_mode = "normal";
defparam \inst1|ff_n~3 .output_mode = "comb_only";
defparam \inst1|ff_n~3 .register_cascade_mode = "off";
defparam \inst1|ff_n~3 .sum_lutc_input = "datac";
defparam \inst1|ff_n~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \inst1|ff_n~4 (
// Equation(s):
// \inst1|ff_n~4_combout  = (\inst1|ff_n~2_combout ) # ((\inst1|ff_n~1_combout ) # ((\inst1|ff_n~0_combout ) # (\inst1|ff_n~3_combout )))

	.clk(gnd),
	.dataa(\inst1|ff_n~2_combout ),
	.datab(\inst1|ff_n~1_combout ),
	.datac(\inst1|ff_n~0_combout ),
	.datad(\inst1|ff_n~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~4 .lut_mask = "fffe";
defparam \inst1|ff_n~4 .operation_mode = "normal";
defparam \inst1|ff_n~4 .output_mode = "comb_only";
defparam \inst1|ff_n~4 .register_cascade_mode = "off";
defparam \inst1|ff_n~4 .sum_lutc_input = "datac";
defparam \inst1|ff_n~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \inst1|ff_n~10 (
// Equation(s):
// \inst1|ff_n~10_combout  = (\inst1|rd_addr [16] & ((\inst1|rd_addr [17] $ (\inst1|wr_addr_plus_one_wrap[17]~17 )) # (!\inst1|wr_addr_plus_one_wrap[16]~16 ))) # (!\inst1|rd_addr [16] & ((\inst1|wr_addr_plus_one_wrap[16]~16 ) # (\inst1|rd_addr [17] $ 
// (\inst1|wr_addr_plus_one_wrap[17]~17 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [16]),
	.datab(\inst1|rd_addr [17]),
	.datac(\inst1|wr_addr_plus_one_wrap[16]~16 ),
	.datad(\inst1|wr_addr_plus_one_wrap[17]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~10 .lut_mask = "7bde";
defparam \inst1|ff_n~10 .operation_mode = "normal";
defparam \inst1|ff_n~10 .output_mode = "comb_only";
defparam \inst1|ff_n~10 .register_cascade_mode = "off";
defparam \inst1|ff_n~10 .sum_lutc_input = "datac";
defparam \inst1|ff_n~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \inst1|ff_n~5 (
// Equation(s):
// \inst1|ff_n~5_combout  = (\inst1|rd_addr [8] & ((\inst1|rd_addr [9] $ (\inst1|wr_addr_plus_one_wrap[9]~9 )) # (!\inst1|wr_addr_plus_one_wrap[8]~8 ))) # (!\inst1|rd_addr [8] & ((\inst1|wr_addr_plus_one_wrap[8]~8 ) # (\inst1|rd_addr [9] $ 
// (\inst1|wr_addr_plus_one_wrap[9]~9 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [8]),
	.datab(\inst1|rd_addr [9]),
	.datac(\inst1|wr_addr_plus_one_wrap[8]~8 ),
	.datad(\inst1|wr_addr_plus_one_wrap[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~5 .lut_mask = "7bde";
defparam \inst1|ff_n~5 .operation_mode = "normal";
defparam \inst1|ff_n~5 .output_mode = "comb_only";
defparam \inst1|ff_n~5 .register_cascade_mode = "off";
defparam \inst1|ff_n~5 .sum_lutc_input = "datac";
defparam \inst1|ff_n~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxii_lcell \inst1|ff_n~6 (
// Equation(s):
// \inst1|ff_n~6_combout  = (\inst1|rd_addr [10] & ((\inst1|rd_addr [11] $ (\inst1|wr_addr_plus_one_wrap[11]~11 )) # (!\inst1|wr_addr_plus_one_wrap[10]~10 ))) # (!\inst1|rd_addr [10] & ((\inst1|wr_addr_plus_one_wrap[10]~10 ) # (\inst1|rd_addr [11] $ 
// (\inst1|wr_addr_plus_one_wrap[11]~11 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [10]),
	.datab(\inst1|rd_addr [11]),
	.datac(\inst1|wr_addr_plus_one_wrap[10]~10 ),
	.datad(\inst1|wr_addr_plus_one_wrap[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~6 .lut_mask = "7bde";
defparam \inst1|ff_n~6 .operation_mode = "normal";
defparam \inst1|ff_n~6 .output_mode = "comb_only";
defparam \inst1|ff_n~6 .register_cascade_mode = "off";
defparam \inst1|ff_n~6 .sum_lutc_input = "datac";
defparam \inst1|ff_n~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \inst1|ff_n~8 (
// Equation(s):
// \inst1|ff_n~8_combout  = (\inst1|rd_addr [14] & ((\inst1|wr_addr_plus_one_wrap[15]~15  $ (\inst1|rd_addr [15])) # (!\inst1|wr_addr_plus_one_wrap[14]~14 ))) # (!\inst1|rd_addr [14] & ((\inst1|wr_addr_plus_one_wrap[14]~14 ) # 
// (\inst1|wr_addr_plus_one_wrap[15]~15  $ (\inst1|rd_addr [15]))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [14]),
	.datab(\inst1|wr_addr_plus_one_wrap[15]~15 ),
	.datac(\inst1|wr_addr_plus_one_wrap[14]~14 ),
	.datad(\inst1|rd_addr [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~8 .lut_mask = "7bde";
defparam \inst1|ff_n~8 .operation_mode = "normal";
defparam \inst1|ff_n~8 .output_mode = "comb_only";
defparam \inst1|ff_n~8 .register_cascade_mode = "off";
defparam \inst1|ff_n~8 .sum_lutc_input = "datac";
defparam \inst1|ff_n~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \inst1|ff_n~7 (
// Equation(s):
// \inst1|ff_n~7_combout  = (\inst1|rd_addr [13] & ((\inst1|rd_addr [12] $ (\inst1|wr_addr_plus_one_wrap[12]~12 )) # (!\inst1|wr_addr_plus_one_wrap[13]~13 ))) # (!\inst1|rd_addr [13] & ((\inst1|wr_addr_plus_one_wrap[13]~13 ) # (\inst1|rd_addr [12] $ 
// (\inst1|wr_addr_plus_one_wrap[12]~12 ))))

	.clk(gnd),
	.dataa(\inst1|rd_addr [13]),
	.datab(\inst1|rd_addr [12]),
	.datac(\inst1|wr_addr_plus_one_wrap[12]~12 ),
	.datad(\inst1|wr_addr_plus_one_wrap[13]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~7 .lut_mask = "7dbe";
defparam \inst1|ff_n~7 .operation_mode = "normal";
defparam \inst1|ff_n~7 .output_mode = "comb_only";
defparam \inst1|ff_n~7 .register_cascade_mode = "off";
defparam \inst1|ff_n~7 .sum_lutc_input = "datac";
defparam \inst1|ff_n~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \inst1|ff_n~9 (
// Equation(s):
// \inst1|ff_n~9_combout  = (\inst1|ff_n~5_combout ) # ((\inst1|ff_n~6_combout ) # ((\inst1|ff_n~8_combout ) # (\inst1|ff_n~7_combout )))

	.clk(gnd),
	.dataa(\inst1|ff_n~5_combout ),
	.datab(\inst1|ff_n~6_combout ),
	.datac(\inst1|ff_n~8_combout ),
	.datad(\inst1|ff_n~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~9 .lut_mask = "fffe";
defparam \inst1|ff_n~9 .operation_mode = "normal";
defparam \inst1|ff_n~9 .output_mode = "comb_only";
defparam \inst1|ff_n~9 .register_cascade_mode = "off";
defparam \inst1|ff_n~9 .sum_lutc_input = "datac";
defparam \inst1|ff_n~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \inst1|ff_n~11 (
// Equation(s):
// \inst1|ff_n~11_combout  = (((\inst1|ff_n~10_combout ) # (\inst1|ff_n~9_combout ))) # (!\inst9|data_out_valid~0 )

	.clk(gnd),
	.dataa(\inst9|data_out_valid~0 ),
	.datab(vcc),
	.datac(\inst1|ff_n~10_combout ),
	.datad(\inst1|ff_n~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ff_n~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n~11 .lut_mask = "fff5";
defparam \inst1|ff_n~11 .operation_mode = "normal";
defparam \inst1|ff_n~11 .output_mode = "comb_only";
defparam \inst1|ff_n~11 .register_cascade_mode = "off";
defparam \inst1|ff_n~11 .sum_lutc_input = "datac";
defparam \inst1|ff_n~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \inst1|ff_n (
// Equation(s):
// \inst1|ff_n~regout  = DFFEAS((!\inst1|do_read~combout  & ((\inst1|ff_n~regout ) # ((!\inst1|ff_n~4_combout  & !\inst1|ff_n~11_combout )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_read~combout ),
	.datab(\inst1|ff_n~regout ),
	.datac(\inst1|ff_n~4_combout ),
	.datad(\inst1|ff_n~11_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ff_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ff_n .lut_mask = "4445";
defparam \inst1|ff_n .operation_mode = "normal";
defparam \inst1|ff_n .output_mode = "reg_only";
defparam \inst1|ff_n .register_cascade_mode = "off";
defparam \inst1|ff_n .sum_lutc_input = "datac";
defparam \inst1|ff_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \inst1|do_write (
// Equation(s):
// \inst1|do_write~combout  = (((!\inst1|ff_n~regout  & \inst9|data_out_valid~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ff_n~regout ),
	.datad(\inst9|data_out_valid~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|do_write~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|do_write .lut_mask = "0f00";
defparam \inst1|do_write .operation_mode = "normal";
defparam \inst1|do_write .output_mode = "comb_only";
defparam \inst1|do_write .register_cascade_mode = "off";
defparam \inst1|do_write .sum_lutc_input = "datac";
defparam \inst1|do_write .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \inst1|ef_n~3 (
// Equation(s):
// \inst1|ef_n~3_combout  = (\inst1|wr_addr [7] & ((\inst1|wr_addr [6] $ (\inst1|rd_addr_plus_one_wrap[6]~6 )) # (!\inst1|rd_addr_plus_one_wrap[7]~7 ))) # (!\inst1|wr_addr [7] & ((\inst1|rd_addr_plus_one_wrap[7]~7 ) # (\inst1|wr_addr [6] $ 
// (\inst1|rd_addr_plus_one_wrap[6]~6 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [7]),
	.datab(\inst1|wr_addr [6]),
	.datac(\inst1|rd_addr_plus_one_wrap[6]~6 ),
	.datad(\inst1|rd_addr_plus_one_wrap[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~3 .lut_mask = "7dbe";
defparam \inst1|ef_n~3 .operation_mode = "normal";
defparam \inst1|ef_n~3 .output_mode = "comb_only";
defparam \inst1|ef_n~3 .register_cascade_mode = "off";
defparam \inst1|ef_n~3 .sum_lutc_input = "datac";
defparam \inst1|ef_n~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \inst1|ef_n~2 (
// Equation(s):
// \inst1|ef_n~2_combout  = (\inst1|wr_addr [4] & ((\inst1|wr_addr [5] $ (\inst1|rd_addr_plus_one_wrap[5]~5 )) # (!\inst1|rd_addr_plus_one_wrap[4]~4 ))) # (!\inst1|wr_addr [4] & ((\inst1|rd_addr_plus_one_wrap[4]~4 ) # (\inst1|wr_addr [5] $ 
// (\inst1|rd_addr_plus_one_wrap[5]~5 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [4]),
	.datab(\inst1|wr_addr [5]),
	.datac(\inst1|rd_addr_plus_one_wrap[5]~5 ),
	.datad(\inst1|rd_addr_plus_one_wrap[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~2 .lut_mask = "7dbe";
defparam \inst1|ef_n~2 .operation_mode = "normal";
defparam \inst1|ef_n~2 .output_mode = "comb_only";
defparam \inst1|ef_n~2 .register_cascade_mode = "off";
defparam \inst1|ef_n~2 .sum_lutc_input = "datac";
defparam \inst1|ef_n~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \inst1|ef_n~0 (
// Equation(s):
// \inst1|ef_n~0_combout  = (\inst1|wr_addr [0] & ((\inst1|wr_addr [1] $ (\inst1|rd_addr_plus_one_wrap[1]~1 )) # (!\inst1|rd_addr_plus_one_wrap[0]~0 ))) # (!\inst1|wr_addr [0] & ((\inst1|rd_addr_plus_one_wrap[0]~0 ) # (\inst1|wr_addr [1] $ 
// (\inst1|rd_addr_plus_one_wrap[1]~1 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [0]),
	.datab(\inst1|wr_addr [1]),
	.datac(\inst1|rd_addr_plus_one_wrap[1]~1 ),
	.datad(\inst1|rd_addr_plus_one_wrap[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~0 .lut_mask = "7dbe";
defparam \inst1|ef_n~0 .operation_mode = "normal";
defparam \inst1|ef_n~0 .output_mode = "comb_only";
defparam \inst1|ef_n~0 .register_cascade_mode = "off";
defparam \inst1|ef_n~0 .sum_lutc_input = "datac";
defparam \inst1|ef_n~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \inst1|ef_n~1 (
// Equation(s):
// \inst1|ef_n~1_combout  = (\inst1|wr_addr [2] & ((\inst1|wr_addr [3] $ (\inst1|rd_addr_plus_one_wrap[3]~3 )) # (!\inst1|rd_addr_plus_one_wrap[2]~2 ))) # (!\inst1|wr_addr [2] & ((\inst1|rd_addr_plus_one_wrap[2]~2 ) # (\inst1|wr_addr [3] $ 
// (\inst1|rd_addr_plus_one_wrap[3]~3 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [2]),
	.datab(\inst1|wr_addr [3]),
	.datac(\inst1|rd_addr_plus_one_wrap[3]~3 ),
	.datad(\inst1|rd_addr_plus_one_wrap[2]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~1 .lut_mask = "7dbe";
defparam \inst1|ef_n~1 .operation_mode = "normal";
defparam \inst1|ef_n~1 .output_mode = "comb_only";
defparam \inst1|ef_n~1 .register_cascade_mode = "off";
defparam \inst1|ef_n~1 .sum_lutc_input = "datac";
defparam \inst1|ef_n~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \inst1|ef_n~4 (
// Equation(s):
// \inst1|ef_n~4_combout  = (\inst1|ef_n~3_combout ) # ((\inst1|ef_n~2_combout ) # ((\inst1|ef_n~0_combout ) # (\inst1|ef_n~1_combout )))

	.clk(gnd),
	.dataa(\inst1|ef_n~3_combout ),
	.datab(\inst1|ef_n~2_combout ),
	.datac(\inst1|ef_n~0_combout ),
	.datad(\inst1|ef_n~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~4 .lut_mask = "fffe";
defparam \inst1|ef_n~4 .operation_mode = "normal";
defparam \inst1|ef_n~4 .output_mode = "comb_only";
defparam \inst1|ef_n~4 .register_cascade_mode = "off";
defparam \inst1|ef_n~4 .sum_lutc_input = "datac";
defparam \inst1|ef_n~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \inst1|ef_n~10 (
// Equation(s):
// \inst1|ef_n~10_combout  = (\inst1|wr_addr [16] & ((\inst1|wr_addr [17] $ (\inst1|rd_addr_plus_one_wrap[17]~17 )) # (!\inst1|rd_addr_plus_one_wrap[16]~16 ))) # (!\inst1|wr_addr [16] & ((\inst1|rd_addr_plus_one_wrap[16]~16 ) # (\inst1|wr_addr [17] $ 
// (\inst1|rd_addr_plus_one_wrap[17]~17 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [16]),
	.datab(\inst1|wr_addr [17]),
	.datac(\inst1|rd_addr_plus_one_wrap[16]~16 ),
	.datad(\inst1|rd_addr_plus_one_wrap[17]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~10 .lut_mask = "7bde";
defparam \inst1|ef_n~10 .operation_mode = "normal";
defparam \inst1|ef_n~10 .output_mode = "comb_only";
defparam \inst1|ef_n~10 .register_cascade_mode = "off";
defparam \inst1|ef_n~10 .sum_lutc_input = "datac";
defparam \inst1|ef_n~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \inst1|ef_n~6 (
// Equation(s):
// \inst1|ef_n~6_combout  = (\inst1|wr_addr [10] & ((\inst1|wr_addr [11] $ (\inst1|rd_addr_plus_one_wrap[11]~11 )) # (!\inst1|rd_addr_plus_one_wrap[10]~10 ))) # (!\inst1|wr_addr [10] & ((\inst1|rd_addr_plus_one_wrap[10]~10 ) # (\inst1|wr_addr [11] $ 
// (\inst1|rd_addr_plus_one_wrap[11]~11 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [10]),
	.datab(\inst1|wr_addr [11]),
	.datac(\inst1|rd_addr_plus_one_wrap[11]~11 ),
	.datad(\inst1|rd_addr_plus_one_wrap[10]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~6 .lut_mask = "7dbe";
defparam \inst1|ef_n~6 .operation_mode = "normal";
defparam \inst1|ef_n~6 .output_mode = "comb_only";
defparam \inst1|ef_n~6 .register_cascade_mode = "off";
defparam \inst1|ef_n~6 .sum_lutc_input = "datac";
defparam \inst1|ef_n~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \inst1|ef_n~7 (
// Equation(s):
// \inst1|ef_n~7_combout  = (\inst1|wr_addr [13] & ((\inst1|wr_addr [12] $ (\inst1|rd_addr_plus_one_wrap[12]~12 )) # (!\inst1|rd_addr_plus_one_wrap[13]~13 ))) # (!\inst1|wr_addr [13] & ((\inst1|rd_addr_plus_one_wrap[13]~13 ) # (\inst1|wr_addr [12] $ 
// (\inst1|rd_addr_plus_one_wrap[12]~12 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [13]),
	.datab(\inst1|wr_addr [12]),
	.datac(\inst1|rd_addr_plus_one_wrap[13]~13 ),
	.datad(\inst1|rd_addr_plus_one_wrap[12]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~7 .lut_mask = "7bde";
defparam \inst1|ef_n~7 .operation_mode = "normal";
defparam \inst1|ef_n~7 .output_mode = "comb_only";
defparam \inst1|ef_n~7 .register_cascade_mode = "off";
defparam \inst1|ef_n~7 .sum_lutc_input = "datac";
defparam \inst1|ef_n~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \inst1|ef_n~8 (
// Equation(s):
// \inst1|ef_n~8_combout  = (\inst1|wr_addr [14] & ((\inst1|wr_addr [15] $ (\inst1|rd_addr_plus_one_wrap[15]~15 )) # (!\inst1|rd_addr_plus_one_wrap[14]~14 ))) # (!\inst1|wr_addr [14] & ((\inst1|rd_addr_plus_one_wrap[14]~14 ) # (\inst1|wr_addr [15] $ 
// (\inst1|rd_addr_plus_one_wrap[15]~15 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [14]),
	.datab(\inst1|wr_addr [15]),
	.datac(\inst1|rd_addr_plus_one_wrap[14]~14 ),
	.datad(\inst1|rd_addr_plus_one_wrap[15]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~8 .lut_mask = "7bde";
defparam \inst1|ef_n~8 .operation_mode = "normal";
defparam \inst1|ef_n~8 .output_mode = "comb_only";
defparam \inst1|ef_n~8 .register_cascade_mode = "off";
defparam \inst1|ef_n~8 .sum_lutc_input = "datac";
defparam \inst1|ef_n~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \inst1|ef_n~5 (
// Equation(s):
// \inst1|ef_n~5_combout  = (\inst1|wr_addr [8] & ((\inst1|wr_addr [9] $ (\inst1|rd_addr_plus_one_wrap[9]~9 )) # (!\inst1|rd_addr_plus_one_wrap[8]~8 ))) # (!\inst1|wr_addr [8] & ((\inst1|rd_addr_plus_one_wrap[8]~8 ) # (\inst1|wr_addr [9] $ 
// (\inst1|rd_addr_plus_one_wrap[9]~9 ))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [8]),
	.datab(\inst1|wr_addr [9]),
	.datac(\inst1|rd_addr_plus_one_wrap[8]~8 ),
	.datad(\inst1|rd_addr_plus_one_wrap[9]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~5 .lut_mask = "7bde";
defparam \inst1|ef_n~5 .operation_mode = "normal";
defparam \inst1|ef_n~5 .output_mode = "comb_only";
defparam \inst1|ef_n~5 .register_cascade_mode = "off";
defparam \inst1|ef_n~5 .sum_lutc_input = "datac";
defparam \inst1|ef_n~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \inst1|ef_n~9 (
// Equation(s):
// \inst1|ef_n~9_combout  = (\inst1|ef_n~6_combout ) # ((\inst1|ef_n~7_combout ) # ((\inst1|ef_n~8_combout ) # (\inst1|ef_n~5_combout )))

	.clk(gnd),
	.dataa(\inst1|ef_n~6_combout ),
	.datab(\inst1|ef_n~7_combout ),
	.datac(\inst1|ef_n~8_combout ),
	.datad(\inst1|ef_n~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~9 .lut_mask = "fffe";
defparam \inst1|ef_n~9 .operation_mode = "normal";
defparam \inst1|ef_n~9 .output_mode = "comb_only";
defparam \inst1|ef_n~9 .register_cascade_mode = "off";
defparam \inst1|ef_n~9 .sum_lutc_input = "datac";
defparam \inst1|ef_n~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \inst1|ef_n~11 (
// Equation(s):
// \inst1|ef_n~11_combout  = (\inst1|rd_req_det|out ) # (((\inst1|ef_n~10_combout ) # (\inst1|ef_n~9_combout )))

	.clk(gnd),
	.dataa(\inst1|rd_req_det|out ),
	.datab(vcc),
	.datac(\inst1|ef_n~10_combout ),
	.datad(\inst1|ef_n~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ef_n~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n~11 .lut_mask = "fffa";
defparam \inst1|ef_n~11 .operation_mode = "normal";
defparam \inst1|ef_n~11 .output_mode = "comb_only";
defparam \inst1|ef_n~11 .register_cascade_mode = "off";
defparam \inst1|ef_n~11 .sum_lutc_input = "datac";
defparam \inst1|ef_n~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \inst1|ef_n (
// Equation(s):
// \inst1|ef_n~regout  = DFFEAS((\inst1|do_write~combout ) # ((\inst1|ef_n~regout  & ((\inst1|ef_n~4_combout ) # (\inst1|ef_n~11_combout )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|do_write~combout ),
	.datab(\inst1|ef_n~4_combout ),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst1|ef_n~11_combout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ef_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ef_n .lut_mask = "faea";
defparam \inst1|ef_n .operation_mode = "normal";
defparam \inst1|ef_n .output_mode = "reg_only";
defparam \inst1|ef_n .register_cascade_mode = "off";
defparam \inst1|ef_n .sum_lutc_input = "datac";
defparam \inst1|ef_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \inst1|sram_we_n~0 (
// Equation(s):
// \inst1|sram_we_n~0_combout  = (\inst9|data_out_valid~0  & (\cy_ifclk~combout  & ((!\inst1|ff_n~regout ))))

	.clk(gnd),
	.dataa(\inst9|data_out_valid~0 ),
	.datab(\cy_ifclk~combout ),
	.datac(vcc),
	.datad(\inst1|ff_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_we_n~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_we_n~0 .lut_mask = "0088";
defparam \inst1|sram_we_n~0 .operation_mode = "normal";
defparam \inst1|sram_we_n~0 .output_mode = "comb_only";
defparam \inst1|sram_we_n~0 .register_cascade_mode = "off";
defparam \inst1|sram_we_n~0 .sum_lutc_input = "datac";
defparam \inst1|sram_we_n~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \inst1|sram_oe_n~0 (
// Equation(s):
// \inst1|sram_oe_n~0_combout  = ((!\cy_ifclk~combout  & (\inst1|ef_n~regout  & !\inst1|rd_req_det|out )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cy_ifclk~combout ),
	.datac(\inst1|ef_n~regout ),
	.datad(\inst1|rd_req_det|out ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_oe_n~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_oe_n~0 .lut_mask = "0030";
defparam \inst1|sram_oe_n~0 .operation_mode = "normal";
defparam \inst1|sram_oe_n~0 .output_mode = "comb_only";
defparam \inst1|sram_oe_n~0 .register_cascade_mode = "off";
defparam \inst1|sram_oe_n~0 .sum_lutc_input = "datac";
defparam \inst1|sram_oe_n~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \inst25|mem[1][3] (
// Equation(s):
// \inst25|mem[1][3]~regout  = DFFEAS(GND, GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~5_combout , \inst24|data [3], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst24|data [3]),
	.datad(vcc),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst25|mem[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[1][3] .lut_mask = "0000";
defparam \inst25|mem[1][3] .operation_mode = "normal";
defparam \inst25|mem[1][3] .output_mode = "reg_only";
defparam \inst25|mem[1][3] .register_cascade_mode = "off";
defparam \inst25|mem[1][3] .sum_lutc_input = "datac";
defparam \inst25|mem[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \inst11|dsd_en (
// Equation(s):
// \inst11|dsd_en~combout  = (((\inst25|mem[5][0]~regout ) # (\inst15|success~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst25|mem[5][0]~regout ),
	.datad(\inst15|success~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_en~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_en .lut_mask = "fff0";
defparam \inst11|dsd_en .operation_mode = "normal";
defparam \inst11|dsd_en .output_mode = "comb_only";
defparam \inst11|dsd_en .register_cascade_mode = "off";
defparam \inst11|dsd_en .sum_lutc_input = "datac";
defparam \inst11|dsd_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \inst11|aud_sck~0 (
// Equation(s):
// \inst11|aud_sck~0_combout  = (\inst11|clk_div_inst|clk1_out~combout ) # ((\inst11|dsd_en~combout  & (!\inst11|dsd_master_inst|sck_out_en~combout )) # (!\inst11|dsd_en~combout  & ((!\inst11|i2s_master_inst|state.STATE_XFER~regout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|sck_out_en~combout ),
	.datab(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datac(\inst11|clk_div_inst|clk1_out~combout ),
	.datad(\inst11|dsd_en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|aud_sck~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|aud_sck~0 .lut_mask = "f5f3";
defparam \inst11|aud_sck~0 .operation_mode = "normal";
defparam \inst11|aud_sck~0 .output_mode = "comb_only";
defparam \inst11|aud_sck~0 .register_cascade_mode = "off";
defparam \inst11|aud_sck~0 .sum_lutc_input = "datac";
defparam \inst11|aud_sck~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \inst11|data_in_reg[5] (
// Equation(s):
// \inst11|data_in_reg [5] = DFFEAS((((\sram_io~10  & \inst1|ef_n~regout ))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sram_io~10 ),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[5] .lut_mask = "f000";
defparam \inst11|data_in_reg[5] .operation_mode = "normal";
defparam \inst11|data_in_reg[5] .output_mode = "reg_only";
defparam \inst11|data_in_reg[5] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[5] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \inst11|data_in_reg[13] (
// Equation(s):
// \inst11|data_in_reg [13] = DFFEAS((((\sram_io~2  & \inst1|ef_n~regout ))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sram_io~2 ),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[13] .lut_mask = "f000";
defparam \inst11|data_in_reg[13] .operation_mode = "normal";
defparam \inst11|data_in_reg[13] .output_mode = "reg_only";
defparam \inst11|data_in_reg[13] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[13] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \inst11|dsd_master_inst|req_count[0] (
// Equation(s):
// \inst11|dsd_master_inst|req_count [0] = DFFEAS((((!\inst11|dsd_master_inst|req_count [0]))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|req_count [0]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|req_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|req_count[0] .lut_mask = "00ff";
defparam \inst11|dsd_master_inst|req_count[0] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|req_count[0] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|req_count[0] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|req_count[0] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|req_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \inst11|dsd_master_inst|Selector31~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector31~0_combout  = ((!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|dsd_master_inst|state.STATE_IDLE~regout  & !\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(\inst11|dsd_master_inst|state.STATE_IDLE~regout ),
	.datad(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector31~0 .lut_mask = "0030";
defparam \inst11|dsd_master_inst|Selector31~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector31~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector31~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector31~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \inst11|dsd_master_inst|req_count[1] (
// Equation(s):
// \inst11|dsd_master_inst|req_count [1] = DFFEAS(((\inst11|dsd_master_inst|req_count [1] $ (\inst11|dsd_master_inst|req_count [0]))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|req_count [1]),
	.datad(\inst11|dsd_master_inst|req_count [0]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|req_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|req_count[1] .lut_mask = "0ff0";
defparam \inst11|dsd_master_inst|req_count[1] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|req_count[1] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|req_count[1] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|req_count[1] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|req_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \inst11|dsd_master_inst|req_count[2] (
// Equation(s):
// \inst11|dsd_master_inst|req_count [2] = DFFEAS((\inst11|dsd_master_inst|req_count [2] $ (((\inst11|dsd_master_inst|req_count [0] & \inst11|dsd_master_inst|req_count [1])))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , 
// , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|req_count [0]),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|req_count [1]),
	.datad(\inst11|dsd_master_inst|req_count [2]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|req_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|req_count[2] .lut_mask = "5fa0";
defparam \inst11|dsd_master_inst|req_count[2] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|req_count[2] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|req_count[2] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|req_count[2] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|req_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \inst11|dsd_master_inst|Selector63~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector63~0_combout  = ((!\inst11|dsd_master_inst|req_count [2] & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ) # (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|req_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector63~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector63~0 .lut_mask = "00ee";
defparam \inst11|dsd_master_inst|Selector63~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector63~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector63~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector63~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector63~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \inst11|dsd_master_inst|Selector55~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector55~0_combout  = (!\inst11|dsd_master_inst|req_count [1] & ((\inst11|dsd_master_inst|req_count [0] & ((\inst11|dsd_master_inst|Selector63~0_combout ))) # (!\inst11|dsd_master_inst|req_count [0] & 
// (\inst11|dsd_master_inst|Selector31~0_combout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|req_count [0]),
	.datab(\inst11|dsd_master_inst|Selector31~0_combout ),
	.datac(\inst11|dsd_master_inst|req_count [1]),
	.datad(\inst11|dsd_master_inst|Selector63~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector55~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector55~0 .lut_mask = "0e04";
defparam \inst11|dsd_master_inst|Selector55~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector55~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector55~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector55~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector55~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[13] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~13  = (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [5])) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & 
// (\inst11|data_in_reg [5])) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|data_in_reg [13])))))
// \inst11|dsd_master_inst|ch1_data_in_reg [13] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~13 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector55~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datab(\inst11|data_in_reg [5]),
	.datac(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datad(\inst11|data_in_reg [13]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector55~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~13 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[13] .lut_mask = "cdc8";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[13] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[13] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[13] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[13] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \inst11|data_in_reg[7] (
// Equation(s):
// \inst11|data_in_reg [7] = DFFEAS(((\inst1|ef_n~regout  & (\sram_io~8 ))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(\inst1|ef_n~regout ),
	.datac(\sram_io~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[7] .lut_mask = "c0c0";
defparam \inst11|data_in_reg[7] .operation_mode = "normal";
defparam \inst11|data_in_reg[7] .output_mode = "reg_only";
defparam \inst11|data_in_reg[7] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[7] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \inst11|data_in_reg[15] (
// Equation(s):
// \inst11|data_in_reg [15] = DFFEAS((\sram_io~0  & (((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(\sram_io~0 ),
	.datab(vcc),
	.datac(\inst1|ef_n~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[15] .lut_mask = "a0a0";
defparam \inst11|data_in_reg[15] .operation_mode = "normal";
defparam \inst11|data_in_reg[15] .output_mode = "reg_only";
defparam \inst11|data_in_reg[15] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[15] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[15] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~15  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (((\inst11|data_in_reg [7])))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & 
// (\inst11|data_in_reg [7])) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|data_in_reg [15])))))
// \inst11|dsd_master_inst|ch1_data_in_reg [15] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~15 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector55~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(\inst11|data_in_reg [7]),
	.datad(\inst11|data_in_reg [15]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector55~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~15 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[15] .lut_mask = "f1e0";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[15] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[15] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[15] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[15] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \inst11|dsd_master_inst|Selector47~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector47~0_combout  = (\inst11|dsd_master_inst|req_count [1] & (!\inst11|dsd_master_inst|req_count [2] & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ) # (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|req_count [1]),
	.datab(\inst11|dsd_master_inst|req_count [2]),
	.datac(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datad(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector47~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector47~0 .lut_mask = "2220";
defparam \inst11|dsd_master_inst|Selector47~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector47~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector47~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector47~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector47~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \inst11|dsd_master_inst|Selector39~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector39~0_combout  = (\inst11|dsd_master_inst|req_count [0] & ((\inst11|dsd_master_inst|Selector47~0_combout ) # ((\inst11|dsd_master_inst|Selector31~0_combout  & !\inst11|dsd_master_inst|req_count [1]))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|Selector31~0_combout ),
	.datab(\inst11|dsd_master_inst|req_count [1]),
	.datac(\inst11|dsd_master_inst|req_count [0]),
	.datad(\inst11|dsd_master_inst|Selector47~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector39~0 .lut_mask = "f020";
defparam \inst11|dsd_master_inst|Selector39~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector39~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector39~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector39~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[31] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [31] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~15 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector39~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~15 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector39~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[31] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[31] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[31] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[31] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[31] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[31] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [31] = DFFEAS((((\inst11|dsd_master_inst|Add1~1 ) # (!\inst11|dsd_master_inst|ch1_data_in_reg [31]))) # (!\inst11|dsd_master_inst|Equal0~0_combout ), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), 
// !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [31]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[31] .lut_mask = "ff5f";
defparam \inst11|dsd_master_inst|ch1_tx_reg[31] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[31] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[31] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[31] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \inst11|data_in_reg[14] (
// Equation(s):
// \inst11|data_in_reg [14] = DFFEAS((\sram_io~1  & (((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(\sram_io~1 ),
	.datab(vcc),
	.datac(\inst1|ef_n~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[14] .lut_mask = "a0a0";
defparam \inst11|data_in_reg[14] .operation_mode = "normal";
defparam \inst11|data_in_reg[14] .output_mode = "reg_only";
defparam \inst11|data_in_reg[14] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[14] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \inst11|data_in_reg[6] (
// Equation(s):
// \inst11|data_in_reg [6] = DFFEAS(((\inst1|ef_n~regout  & ((\sram_io~9 )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(\inst1|ef_n~regout ),
	.datac(vcc),
	.datad(\sram_io~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[6] .lut_mask = "cc00";
defparam \inst11|data_in_reg[6] .operation_mode = "normal";
defparam \inst11|data_in_reg[6] .output_mode = "reg_only";
defparam \inst11|data_in_reg[6] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[6] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[14] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~14  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (((\inst11|data_in_reg [6])))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & 
// ((\inst11|data_in_reg [6]))) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [14]))))
// \inst11|dsd_master_inst|ch1_data_in_reg [14] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~14 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector55~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(\inst11|data_in_reg [14]),
	.datad(\inst11|data_in_reg [6]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector55~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~14 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[14] .lut_mask = "fe10";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[14] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[14] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[14] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[14] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[30] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [30] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~14 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector39~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~14 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector39~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[30] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[30] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[30] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[30] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[30] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[30] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [30] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [31])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [30]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [31])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [31]),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [30]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[30] .lut_mask = "33b1";
defparam \inst11|dsd_master_inst|ch1_tx_reg[30] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[30] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[30] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[30] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[29] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [29] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector39~0_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~13 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~13 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector39~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[29] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[29] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[29] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[29] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[29] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[29] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [29] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [30])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [29]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [30])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [30]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [29]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[29] .lut_mask = "4575";
defparam \inst11|dsd_master_inst|ch1_tx_reg[29] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[29] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[29] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[29] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \inst11|data_in_reg[12] (
// Equation(s):
// \inst11|data_in_reg [12] = DFFEAS((\sram_io~3  & (((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(\sram_io~3 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[12] .lut_mask = "aa00";
defparam \inst11|data_in_reg[12] .operation_mode = "normal";
defparam \inst11|data_in_reg[12] .output_mode = "reg_only";
defparam \inst11|data_in_reg[12] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[12] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \inst11|data_in_reg[4] (
// Equation(s):
// \inst11|data_in_reg [4] = DFFEAS((((\inst1|ef_n~regout  & \sram_io~11 ))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ef_n~regout ),
	.datad(\sram_io~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[4] .lut_mask = "f000";
defparam \inst11|data_in_reg[4] .operation_mode = "normal";
defparam \inst11|data_in_reg[4] .output_mode = "reg_only";
defparam \inst11|data_in_reg[4] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[4] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[12] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~12  = (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (((\inst11|data_in_reg [4])))) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & 
// ((\inst11|data_in_reg [4]))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (\inst11|data_in_reg [12]))))
// \inst11|dsd_master_inst|ch1_data_in_reg [12] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~12 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector55~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datac(\inst11|data_in_reg [12]),
	.datad(\inst11|data_in_reg [4]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector55~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~12 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[12] .lut_mask = "fe10";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[12] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[12] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[12] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[12] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[28] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [28] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector39~0_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~12 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~12 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector39~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[28] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[28] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[28] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[28] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[28] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[28] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [28] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [29])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [28]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [29])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [29]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [28]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[28] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch1_tx_reg[28] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[28] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[28] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[28] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \inst11|data_in_reg[11] (
// Equation(s):
// \inst11|data_in_reg [11] = DFFEAS(((\sram_io~4  & ((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(\sram_io~4 ),
	.datac(vcc),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[11] .lut_mask = "cc00";
defparam \inst11|data_in_reg[11] .operation_mode = "normal";
defparam \inst11|data_in_reg[11] .output_mode = "reg_only";
defparam \inst11|data_in_reg[11] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[11] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \inst11|data_in_reg[3] (
// Equation(s):
// \inst11|data_in_reg [3] = DFFEAS(((\sram_io~12  & ((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(\sram_io~12 ),
	.datac(vcc),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[3] .lut_mask = "cc00";
defparam \inst11|data_in_reg[3] .operation_mode = "normal";
defparam \inst11|data_in_reg[3] .output_mode = "reg_only";
defparam \inst11|data_in_reg[3] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[3] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[11] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~11  = (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (((\inst11|data_in_reg [3])))) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & 
// ((\inst11|data_in_reg [3]))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (\inst11|data_in_reg [11]))))
// \inst11|dsd_master_inst|ch1_data_in_reg [11] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~11 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector55~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datac(\inst11|data_in_reg [11]),
	.datad(\inst11|data_in_reg [3]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector55~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~11 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[11] .lut_mask = "fe10";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[11] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[11] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[11] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[11] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[27] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [27] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector39~0_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~11 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~11 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector39~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[27] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[27] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[27] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[27] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[27] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[27] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [27] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [28])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [27]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [28])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [28]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [27]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[27] .lut_mask = "313b";
defparam \inst11|dsd_master_inst|ch1_tx_reg[27] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[27] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[27] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[27] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \inst11|data_in_reg[2] (
// Equation(s):
// \inst11|data_in_reg [2] = DFFEAS((\sram_io~13  & (((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(\sram_io~13 ),
	.datab(vcc),
	.datac(\inst1|ef_n~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[2] .lut_mask = "a0a0";
defparam \inst11|data_in_reg[2] .operation_mode = "normal";
defparam \inst11|data_in_reg[2] .output_mode = "reg_only";
defparam \inst11|data_in_reg[2] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[2] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \inst11|data_in_reg[10] (
// Equation(s):
// \inst11|data_in_reg [10] = DFFEAS((\sram_io~5  & (((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(\sram_io~5 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[10] .lut_mask = "aa00";
defparam \inst11|data_in_reg[10] .operation_mode = "normal";
defparam \inst11|data_in_reg[10] .output_mode = "reg_only";
defparam \inst11|data_in_reg[10] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[10] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[10] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~10  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (\inst11|data_in_reg [2])) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & 
// (\inst11|data_in_reg [2])) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|data_in_reg [10])))))
// \inst11|dsd_master_inst|ch1_data_in_reg [10] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~10 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector55~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|data_in_reg [2]),
	.datac(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datad(\inst11|data_in_reg [10]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector55~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~10 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[10] .lut_mask = "cdc8";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[10] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[10] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[10] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[10] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[26] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [26] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector39~0_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~10 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~10 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector39~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[26] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[26] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[26] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[26] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[26] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[26] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [26] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [27])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [26]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [27])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [27]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [26]),
	.datad(\inst11|dsd_master_inst|Equal0~0_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[26] .lut_mask = "7455";
defparam \inst11|dsd_master_inst|ch1_tx_reg[26] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[26] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[26] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[26] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \inst11|data_in_reg[1] (
// Equation(s):
// \inst11|data_in_reg [1] = DFFEAS(((\sram_io~14  & ((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(\sram_io~14 ),
	.datac(vcc),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[1] .lut_mask = "cc00";
defparam \inst11|data_in_reg[1] .operation_mode = "normal";
defparam \inst11|data_in_reg[1] .output_mode = "reg_only";
defparam \inst11|data_in_reg[1] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[1] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \inst11|data_in_reg[9] (
// Equation(s):
// \inst11|data_in_reg [9] = DFFEAS((((\sram_io~6  & \inst1|ef_n~regout ))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sram_io~6 ),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[9] .lut_mask = "f000";
defparam \inst11|data_in_reg[9] .operation_mode = "normal";
defparam \inst11|data_in_reg[9] .output_mode = "reg_only";
defparam \inst11|data_in_reg[9] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[9] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[9] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~9  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (((\inst11|data_in_reg [1])))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & 
// (\inst11|data_in_reg [1])) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|data_in_reg [9])))))
// \inst11|dsd_master_inst|ch1_data_in_reg [9] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~9 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector55~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(\inst11|data_in_reg [1]),
	.datad(\inst11|data_in_reg [9]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector55~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~9 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[9] .lut_mask = "f1e0";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[9] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[9] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[9] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[9] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[25] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [25] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~9 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector39~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~9 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector39~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[25] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[25] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[25] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[25] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[25] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[25] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [25] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [26])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [25]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [26])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [26]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [25]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[25] .lut_mask = "4575";
defparam \inst11|dsd_master_inst|ch1_tx_reg[25] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[25] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[25] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[25] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \inst11|data_in_reg[8] (
// Equation(s):
// \inst11|data_in_reg [8] = DFFEAS((\sram_io~7  & (((\inst1|ef_n~regout )))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(\sram_io~7 ),
	.datab(vcc),
	.datac(\inst1|ef_n~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[8] .lut_mask = "a0a0";
defparam \inst11|data_in_reg[8] .operation_mode = "normal";
defparam \inst11|data_in_reg[8] .output_mode = "reg_only";
defparam \inst11|data_in_reg[8] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[8] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \inst11|data_in_reg[0] (
// Equation(s):
// \inst11|data_in_reg [0] = DFFEAS((((\sram_io~15  & \inst1|ef_n~regout ))), GLOBAL(\inst1|rd_req_det|out ), VCC, , , , , , )

	.clk(\inst1|rd_req_det|out ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sram_io~15 ),
	.datad(\inst1|ef_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|data_in_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|data_in_reg[0] .lut_mask = "f000";
defparam \inst11|data_in_reg[0] .operation_mode = "normal";
defparam \inst11|data_in_reg[0] .output_mode = "reg_only";
defparam \inst11|data_in_reg[0] .register_cascade_mode = "off";
defparam \inst11|data_in_reg[0] .sum_lutc_input = "datac";
defparam \inst11|data_in_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[8] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~8  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (((\inst11|data_in_reg [0])))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & 
// ((\inst11|data_in_reg [0]))) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [8]))))
// \inst11|dsd_master_inst|ch1_data_in_reg [8] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~8 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector55~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|data_in_reg [8]),
	.datac(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datad(\inst11|data_in_reg [0]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector55~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~8 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[8] .lut_mask = "fe04";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[8] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[8] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[8] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[8] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[24] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [24] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~8 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector39~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~8 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector39~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[24] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[24] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[24] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[24] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[24] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[24] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [24] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [25])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [24]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [25])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [25]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [24]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[24] .lut_mask = "3b31";
defparam \inst11|dsd_master_inst|ch1_tx_reg[24] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[24] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[24] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[24] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \inst11|dsd_master_inst|Selector63~1 (
// Equation(s):
// \inst11|dsd_master_inst|Selector63~1_combout  = (!\inst11|dsd_master_inst|req_count [0] & (!\inst11|dsd_master_inst|req_count [1] & ((\inst11|dsd_master_inst|Selector31~0_combout ) # (\inst11|dsd_master_inst|Selector63~0_combout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|req_count [0]),
	.datab(\inst11|dsd_master_inst|Selector31~0_combout ),
	.datac(\inst11|dsd_master_inst|req_count [1]),
	.datad(\inst11|dsd_master_inst|Selector63~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector63~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector63~1 .lut_mask = "0504";
defparam \inst11|dsd_master_inst|Selector63~1 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector63~1 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector63~1 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector63~1 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector63~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[7] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~7  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (((\inst11|data_in_reg [15])))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & 
// ((\inst11|data_in_reg [15]))) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [7]))))
// \inst11|dsd_master_inst|ch1_data_in_reg [7] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~7 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector63~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|data_in_reg [7]),
	.datab(\inst11|data_in_reg [15]),
	.datac(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datad(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector63~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~7 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[7] .lut_mask = "ccca";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[7] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[7] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[7] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[7] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \inst11|dsd_master_inst|Selector47~1 (
// Equation(s):
// \inst11|dsd_master_inst|Selector47~1_combout  = (\inst11|dsd_master_inst|req_count [0] & (\inst11|dsd_master_inst|Selector31~0_combout  & (!\inst11|dsd_master_inst|req_count [1]))) # (!\inst11|dsd_master_inst|req_count [0] & 
// (((\inst11|dsd_master_inst|Selector47~0_combout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|Selector31~0_combout ),
	.datab(\inst11|dsd_master_inst|req_count [1]),
	.datac(\inst11|dsd_master_inst|req_count [0]),
	.datad(\inst11|dsd_master_inst|Selector47~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector47~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector47~1 .lut_mask = "2f20";
defparam \inst11|dsd_master_inst|Selector47~1 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector47~1 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector47~1 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector47~1 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector47~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[23] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [23] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector47~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~7 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~7 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector47~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[23] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[23] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[23] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[23] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[23] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[23] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [23] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [24])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [23]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (((!\inst11|dsd_master_inst|ch1_tx_reg [24])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|ch1_tx_reg [24]),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [23]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[23] .lut_mask = "0d2f";
defparam \inst11|dsd_master_inst|ch1_tx_reg[23] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[23] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[23] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[23] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[6] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~6  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (((\inst11|data_in_reg [14])))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & 
// ((\inst11|data_in_reg [14]))) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [6]))))
// \inst11|dsd_master_inst|ch1_data_in_reg [6] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~6 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector63~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|data_in_reg [6]),
	.datab(\inst11|data_in_reg [14]),
	.datac(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datad(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector63~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~6 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[6] .lut_mask = "ccca";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[6] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[6] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[6] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[6] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[22] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [22] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector47~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~6 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~6 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector47~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[22] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[22] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[22] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[22] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[22] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[22] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [22] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [23])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [22]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [23])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [23]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [22]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[22] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch1_tx_reg[22] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[22] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[22] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[22] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[5] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~5  = (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (((\inst11|data_in_reg [13])))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & 
// ((\inst11|data_in_reg [13]))) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [5]))))
// \inst11|dsd_master_inst|ch1_data_in_reg [5] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~5 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector63~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(\inst11|data_in_reg [5]),
	.datad(\inst11|data_in_reg [13]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector63~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~5 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[5] .lut_mask = "fe10";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[5] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[5] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[5] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[5] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[21] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [21] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector47~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~5 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~5 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector47~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[21] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[21] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[21] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[21] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[21] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[21] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [21] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [22])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [21]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [22])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [22]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [21]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[21] .lut_mask = "313b";
defparam \inst11|dsd_master_inst|ch1_tx_reg[21] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[21] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[21] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[21] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[4] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~4  = (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (((\inst11|data_in_reg [12])))) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & 
// ((\inst11|data_in_reg [12]))) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & (\inst11|data_in_reg [4]))))
// \inst11|dsd_master_inst|ch1_data_in_reg [4] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~4 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector63~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datab(\inst11|data_in_reg [4]),
	.datac(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datad(\inst11|data_in_reg [12]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector63~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~4 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[4] .lut_mask = "fe04";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[4] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[4] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[4] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[4] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[20] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [20] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~4 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector47~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~4 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector47~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[20] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[20] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[20] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[20] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[20] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[20] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [20] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [21])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [20]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [21])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [21]),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [20]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[20] .lut_mask = "33b1";
defparam \inst11|dsd_master_inst|ch1_tx_reg[20] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[20] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[20] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[20] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[3] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~3  = (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [11])) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & 
// (\inst11|data_in_reg [11])) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|data_in_reg [3])))))
// \inst11|dsd_master_inst|ch1_data_in_reg [3] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~3 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector63~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datab(\inst11|data_in_reg [11]),
	.datac(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datad(\inst11|data_in_reg [3]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector63~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~3 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[3] .lut_mask = "cdc8";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[3] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[3] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[3] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[3] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[19] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [19] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~3 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector47~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~3 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector47~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[19] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[19] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[19] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[19] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[19] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[19] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [19] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [20])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [19]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [20])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [20]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [19]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[19] .lut_mask = "313b";
defparam \inst11|dsd_master_inst|ch1_tx_reg[19] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[19] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[19] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[19] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[2] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~2  = (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [10])) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & 
// (\inst11|data_in_reg [10])) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|data_in_reg [2])))))
// \inst11|dsd_master_inst|ch1_data_in_reg [2] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~2 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector63~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|data_in_reg [10]),
	.datab(\inst11|data_in_reg [2]),
	.datac(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datad(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector63~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~2 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[2] .lut_mask = "aaac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[2] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[2] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[2] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[2] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[18] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [18] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector47~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~2 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~2 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector47~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[18] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[18] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[18] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[18] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[18] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[18] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [18] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [19])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [18]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (((!\inst11|dsd_master_inst|ch1_tx_reg [19])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|ch1_tx_reg [19]),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [18]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[18] .lut_mask = "2f0d";
defparam \inst11|dsd_master_inst|ch1_tx_reg[18] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[18] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[18] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[18] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[1] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~1  = (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [9])) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & 
// (\inst11|data_in_reg [9])) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|data_in_reg [1])))))
// \inst11|dsd_master_inst|ch1_data_in_reg [1] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~1 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector63~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|data_in_reg [9]),
	.datab(\inst11|data_in_reg [1]),
	.datac(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datad(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector63~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~1 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[1] .lut_mask = "aaac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[1] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[1] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[1] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[1] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[17] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [17] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector47~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~1 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~1 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector47~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[17] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[17] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[17] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[17] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[17] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[17] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [17] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [18])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [17]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [18])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [18]),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [17]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[17] .lut_mask = "331b";
defparam \inst11|dsd_master_inst|ch1_tx_reg[17] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[17] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[17] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[17] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[0] (
// Equation(s):
// \inst11|dsd_master_inst|next_ch1_data_in_reg~0  = (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & (\inst11|data_in_reg [8])) # (!\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout  & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & 
// (\inst11|data_in_reg [8])) # (!\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout  & ((\inst11|data_in_reg [0])))))
// \inst11|dsd_master_inst|ch1_data_in_reg [0] = DFFEAS(\inst11|dsd_master_inst|next_ch1_data_in_reg~0 , GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector63~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(\inst11|data_in_reg [8]),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(\inst11|data_in_reg [0]),
	.datad(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector63~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|next_ch1_data_in_reg~0 ),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[0] .lut_mask = "aab8";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[0] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[0] .output_mode = "reg_and_comb";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[0] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[0] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxii_lcell \inst11|dsd_master_inst|ch1_data_in_reg[16] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_data_in_reg [16] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector47~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~0 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~0 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector47~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_data_in_reg [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_data_in_reg[16] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[16] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[16] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[16] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[16] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_data_in_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[16] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [16] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [17])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [16]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [17])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [17]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [16]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[16] .lut_mask = "3b31";
defparam \inst11|dsd_master_inst|ch1_tx_reg[16] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[16] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[16] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[16] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[15] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [15] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [16])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [15]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [16])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [16]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [15]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[15] .lut_mask = "515d";
defparam \inst11|dsd_master_inst|ch1_tx_reg[15] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[15] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[15] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[15] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[14] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [14] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [15])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [14]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [15])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [15]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [14]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[14] .lut_mask = "5d51";
defparam \inst11|dsd_master_inst|ch1_tx_reg[14] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[14] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[14] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[14] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[13] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [13] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_tx_reg [14]))) # (!\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_data_in_reg 
// [13])))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (((!\inst11|dsd_master_inst|ch1_tx_reg [14])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_data_in_reg [13]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|ch1_tx_reg [14]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[13] .lut_mask = "0f47";
defparam \inst11|dsd_master_inst|ch1_tx_reg[13] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[13] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[13] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[13] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[12] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [12] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [13])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [12]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [13])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [13]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [12]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[12] .lut_mask = "3b31";
defparam \inst11|dsd_master_inst|ch1_tx_reg[12] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[12] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[12] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[12] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[11] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [11] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [12])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [11]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [12])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [12]),
	.datab(\inst11|dsd_master_inst|ch1_data_in_reg [11]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|Equal0~0_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[11] .lut_mask = "5355";
defparam \inst11|dsd_master_inst|ch1_tx_reg[11] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[11] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[11] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[11] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[10] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [10] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [11])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [10]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [11])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [11]),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [10]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[10] .lut_mask = "33b1";
defparam \inst11|dsd_master_inst|ch1_tx_reg[10] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[10] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[10] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[10] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[9] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [9] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [10])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [9]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [10])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [10]),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [9]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[9] .lut_mask = "331b";
defparam \inst11|dsd_master_inst|ch1_tx_reg[9] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[9] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[9] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[9] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[8] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [8] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [9])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [8]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [9])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [9]),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [8]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[8] .lut_mask = "33b1";
defparam \inst11|dsd_master_inst|ch1_tx_reg[8] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[8] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[8] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[8] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[7] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [7] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [8])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [7]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [8])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [8]),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [7]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[7] .lut_mask = "331b";
defparam \inst11|dsd_master_inst|ch1_tx_reg[7] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[7] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[7] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[7] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[6] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [6] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [7])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [6]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [7])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [7]),
	.datac(\inst11|dsd_master_inst|ch1_data_in_reg [6]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[6] .lut_mask = "33b1";
defparam \inst11|dsd_master_inst|ch1_tx_reg[6] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[6] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[6] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[6] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[5] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [5] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [6])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [5]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [6])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [6]),
	.datab(\inst11|dsd_master_inst|ch1_data_in_reg [5]),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[5] .lut_mask = "5535";
defparam \inst11|dsd_master_inst|ch1_tx_reg[5] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[5] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[5] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[5] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[4] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [4] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [5])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [4]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [5])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [5]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [4]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[4] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch1_tx_reg[4] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[4] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[4] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[4] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[3] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [3] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [4])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [3]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [4])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [4]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [3]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[3] .lut_mask = "4575";
defparam \inst11|dsd_master_inst|ch1_tx_reg[3] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[3] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[3] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[3] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[2] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [2] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [3])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [2]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [3])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [3]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [2]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[2] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch1_tx_reg[2] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[2] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[2] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[2] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[1] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [1] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [2])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch1_data_in_reg 
// [1]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [2])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Add1~1 ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [2]),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [1]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[1] .lut_mask = "2373";
defparam \inst11|dsd_master_inst|ch1_tx_reg[1] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[1] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[1] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[1] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \inst11|dsd_master_inst|ch1_tx_reg[0] (
// Equation(s):
// \inst11|dsd_master_inst|ch1_tx_reg [0] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch1_tx_reg [1])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch1_data_in_reg 
// [0]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch1_tx_reg [1])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Add1~1 ),
	.datab(\inst11|dsd_master_inst|ch1_tx_reg [1]),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch1_data_in_reg [0]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch1_tx_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch1_tx_reg[0] .lut_mask = "7323";
defparam \inst11|dsd_master_inst|ch1_tx_reg[0] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch1_tx_reg[0] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch1_tx_reg[0] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch1_tx_reg[0] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch1_tx_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \inst11|i2s_master_inst|ws~0 (
// Equation(s):
// \inst11|i2s_master_inst|ws~0_combout  = (!\inst11|i2s_master_inst|word_bit_count [1] & (((!\inst11|i2s_master_inst|word_bit_count [2] & \inst11|i2s_master_inst|state.STATE_XFER~regout ))))

	.clk(gnd),
	.dataa(\inst11|i2s_master_inst|word_bit_count [1]),
	.datab(vcc),
	.datac(\inst11|i2s_master_inst|word_bit_count [2]),
	.datad(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|i2s_master_inst|ws~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|ws~0 .lut_mask = "0500";
defparam \inst11|i2s_master_inst|ws~0 .operation_mode = "normal";
defparam \inst11|i2s_master_inst|ws~0 .output_mode = "comb_only";
defparam \inst11|i2s_master_inst|ws~0 .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|ws~0 .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|ws~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \inst11|i2s_master_inst|ws~1 (
// Equation(s):
// \inst11|i2s_master_inst|ws~1_combout  = (!\inst11|i2s_master_inst|word_bit_count [0] & (!\inst11|i2s_master_inst|word_bit_count [3] & (!\inst11|i2s_master_inst|Add1~1_combout  & \inst11|i2s_master_inst|ws~0_combout )))

	.clk(gnd),
	.dataa(\inst11|i2s_master_inst|word_bit_count [0]),
	.datab(\inst11|i2s_master_inst|word_bit_count [3]),
	.datac(\inst11|i2s_master_inst|Add1~1_combout ),
	.datad(\inst11|i2s_master_inst|ws~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|i2s_master_inst|ws~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|ws~1 .lut_mask = "0100";
defparam \inst11|i2s_master_inst|ws~1 .operation_mode = "normal";
defparam \inst11|i2s_master_inst|ws~1 .output_mode = "comb_only";
defparam \inst11|i2s_master_inst|ws~1 .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|ws~1 .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|ws~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \inst11|i2s_master_inst|ws (
// Equation(s):
// \inst11|i2s_master_inst|ws~regout  = DFFEAS((\inst11|i2s_master_inst|state.STATE_IDLE~regout  & (\inst11|i2s_master_inst|ws~regout  $ ((\inst11|i2s_master_inst|ws~1_combout )))) # (!\inst11|i2s_master_inst|state.STATE_IDLE~regout  & 
// (\inst11|i2s_master_inst|ws~regout  & ((!\inst1|half_n~regout )))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.datab(\inst11|i2s_master_inst|ws~regout ),
	.datac(\inst11|i2s_master_inst|ws~1_combout ),
	.datad(\inst1|half_n~regout ),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|ws~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|ws .lut_mask = "286c";
defparam \inst11|i2s_master_inst|ws .operation_mode = "normal";
defparam \inst11|i2s_master_inst|ws .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|ws .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|ws .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|ws .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \inst11|aud_ws_dsd1~0 (
// Equation(s):
// \inst11|aud_ws_dsd1~0_combout  = (\inst25|mem[5][0]~regout  & (\inst11|dsd_master_inst|ch1_tx_reg [0])) # (!\inst25|mem[5][0]~regout  & ((\inst15|success~regout  & (\inst11|dsd_master_inst|ch1_tx_reg [0])) # (!\inst15|success~regout  & 
// ((\inst11|i2s_master_inst|ws~regout )))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|ch1_tx_reg [0]),
	.datab(\inst25|mem[5][0]~regout ),
	.datac(\inst11|i2s_master_inst|ws~regout ),
	.datad(\inst15|success~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|aud_ws_dsd1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|aud_ws_dsd1~0 .lut_mask = "aab8";
defparam \inst11|aud_ws_dsd1~0 .operation_mode = "normal";
defparam \inst11|aud_ws_dsd1~0 .output_mode = "comb_only";
defparam \inst11|aud_ws_dsd1~0 .register_cascade_mode = "off";
defparam \inst11|aud_ws_dsd1~0 .sum_lutc_input = "datac";
defparam \inst11|aud_ws_dsd1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \inst11|dsd_master_inst|Selector23~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector23~0_combout  = ((\inst11|dsd_master_inst|req_count [2] & ((\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ) # (\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(\inst11|dsd_master_inst|req_count [2]),
	.datad(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector23~0 .lut_mask = "f0c0";
defparam \inst11|dsd_master_inst|Selector23~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector23~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector23~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector23~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \inst11|dsd_master_inst|Selector23~1 (
// Equation(s):
// \inst11|dsd_master_inst|Selector23~1_combout  = (\inst11|dsd_master_inst|req_count [0] & (!\inst11|dsd_master_inst|req_count [1] & ((\inst11|dsd_master_inst|Selector23~0_combout )))) # (!\inst11|dsd_master_inst|req_count [0] & 
// (\inst11|dsd_master_inst|req_count [1] & (\inst11|dsd_master_inst|Selector31~0_combout )))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|req_count [0]),
	.datab(\inst11|dsd_master_inst|req_count [1]),
	.datac(\inst11|dsd_master_inst|Selector31~0_combout ),
	.datad(\inst11|dsd_master_inst|Selector23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector23~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector23~1 .lut_mask = "6240";
defparam \inst11|dsd_master_inst|Selector23~1 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector23~1 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector23~1 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector23~1 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector23~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[8] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [8] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector23~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~8 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~8 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[8] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[8] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[8] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[8] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[8] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \inst11|dsd_master_inst|Selector7~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector7~0_combout  = (\inst11|dsd_master_inst|req_count [2] & (\inst11|dsd_master_inst|req_count [1] & ((\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ) # (\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|state.STATE_XFER_DOP~regout ),
	.datab(\inst11|dsd_master_inst|state.STATE_WAIT_DOP~regout ),
	.datac(\inst11|dsd_master_inst|req_count [2]),
	.datad(\inst11|dsd_master_inst|req_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector7~0 .lut_mask = "e000";
defparam \inst11|dsd_master_inst|Selector7~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector7~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector7~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector7~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \inst11|dsd_master_inst|Selector7~1 (
// Equation(s):
// \inst11|dsd_master_inst|Selector7~1_combout  = (\inst11|dsd_master_inst|req_count [0] & ((\inst11|dsd_master_inst|Selector7~0_combout ) # ((\inst11|dsd_master_inst|req_count [1] & \inst11|dsd_master_inst|Selector31~0_combout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|req_count [0]),
	.datab(\inst11|dsd_master_inst|req_count [1]),
	.datac(\inst11|dsd_master_inst|Selector31~0_combout ),
	.datad(\inst11|dsd_master_inst|Selector7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector7~1 .lut_mask = "aa80";
defparam \inst11|dsd_master_inst|Selector7~1 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector7~1 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector7~1 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector7~1 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[31] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [31] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector7~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~15 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~15 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[31] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[31] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[31] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[31] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[31] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[31] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [31] = DFFEAS((((\inst11|dsd_master_inst|Add1~1 ) # (!\inst11|dsd_master_inst|ch2_data_in_reg [31])) # (!\inst11|dsd_master_inst|Equal0~0_combout )), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), 
// !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(vcc),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [31]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[31] .lut_mask = "f3ff";
defparam \inst11|dsd_master_inst|ch2_tx_reg[31] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[31] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[31] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[31] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[30] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [30] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector7~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~14 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~14 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[30] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[30] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[30] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[30] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[30] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[30] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [30] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [31])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [30]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [31])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Add1~1 ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [31]),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [30]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[30] .lut_mask = "7323";
defparam \inst11|dsd_master_inst|ch2_tx_reg[30] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[30] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[30] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[30] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[29] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [29] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~13 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector7~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~13 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[29] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[29] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[29] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[29] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[29] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[29] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [29] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [30])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [29]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [30])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [30]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|ch2_data_in_reg [29]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[29] .lut_mask = "551d";
defparam \inst11|dsd_master_inst|ch2_tx_reg[29] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[29] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[29] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[29] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[28] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [28] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector7~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~12 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~12 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[28] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[28] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[28] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[28] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[28] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[28] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [28] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [29])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [28]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [29])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [29]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [28]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[28] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch2_tx_reg[28] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[28] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[28] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[28] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[27] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [27] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~11 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector7~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~11 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[27] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[27] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[27] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[27] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[27] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[27] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [27] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [28])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [27]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [28])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Add1~1 ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [28]),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [27]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[27] .lut_mask = "2373";
defparam \inst11|dsd_master_inst|ch2_tx_reg[27] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[27] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[27] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[27] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[26] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [26] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector7~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~10 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~10 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[26] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[26] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[26] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[26] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[26] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[26] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [26] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [27])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [26]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [27])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [27]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [26]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[26] .lut_mask = "5d51";
defparam \inst11|dsd_master_inst|ch2_tx_reg[26] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[26] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[26] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[26] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[25] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [25] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector7~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~9 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~9 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[25] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[25] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[25] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[25] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[25] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[25] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [25] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [26])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [25]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [26])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [26]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [25]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[25] .lut_mask = "515d";
defparam \inst11|dsd_master_inst|ch2_tx_reg[25] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[25] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[25] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[25] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[24] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [24] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector7~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~8 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~8 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector7~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[24] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[24] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[24] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[24] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[24] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[24] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [24] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [25])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [24]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [25])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [25]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [24]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[24] .lut_mask = "5d51";
defparam \inst11|dsd_master_inst|ch2_tx_reg[24] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[24] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[24] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[24] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \inst11|dsd_master_inst|Selector15~0 (
// Equation(s):
// \inst11|dsd_master_inst|Selector15~0_combout  = (\inst11|dsd_master_inst|req_count [0] & (\inst11|dsd_master_inst|req_count [1] & (\inst11|dsd_master_inst|Selector31~0_combout ))) # (!\inst11|dsd_master_inst|req_count [0] & 
// (((\inst11|dsd_master_inst|Selector7~0_combout ))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|req_count [0]),
	.datab(\inst11|dsd_master_inst|req_count [1]),
	.datac(\inst11|dsd_master_inst|Selector31~0_combout ),
	.datad(\inst11|dsd_master_inst|Selector7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector15~0 .lut_mask = "d580";
defparam \inst11|dsd_master_inst|Selector15~0 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector15~0 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector15~0 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector15~0 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[23] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [23] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector15~0_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~7 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~7 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector15~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[23] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[23] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[23] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[23] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[23] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[23] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [23] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [24])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [23]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [24])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Add1~1 ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [24]),
	.datac(\inst11|dsd_master_inst|ch2_data_in_reg [23]),
	.datad(\inst11|dsd_master_inst|Equal0~0_combout ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[23] .lut_mask = "2733";
defparam \inst11|dsd_master_inst|ch2_tx_reg[23] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[23] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[23] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[23] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[22] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [22] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~6 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector15~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~6 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector15~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[22] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[22] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[22] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[22] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[22] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[22] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [22] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [23])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [22]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [23])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [23]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [22]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[22] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch2_tx_reg[22] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[22] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[22] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[22] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[21] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [21] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector15~0_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~5 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~5 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector15~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[21] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[21] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[21] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[21] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[21] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[21] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [21] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [22])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [21]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [22])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [22]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [21]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[21] .lut_mask = "313b";
defparam \inst11|dsd_master_inst|ch2_tx_reg[21] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[21] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[21] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[21] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[20] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [20] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector15~0_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~4 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~4 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector15~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[20] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[20] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[20] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[20] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[20] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[20] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [20] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [21])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [20]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [21])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [21]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [20]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[20] .lut_mask = "3b31";
defparam \inst11|dsd_master_inst|ch2_tx_reg[20] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[20] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[20] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[20] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[19] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [19] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector15~0_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~3 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~3 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector15~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[19] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[19] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[19] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[19] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[19] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[19] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [19] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [20])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [19]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [20])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [20]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [19]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[19] .lut_mask = "313b";
defparam \inst11|dsd_master_inst|ch2_tx_reg[19] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[19] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[19] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[19] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[18] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [18] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~2 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector15~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~2 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector15~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[18] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[18] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[18] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[18] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[18] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[18] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [18] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [19])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [18]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [19])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [19]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [18]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[18] .lut_mask = "5d51";
defparam \inst11|dsd_master_inst|ch2_tx_reg[18] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[18] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[18] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[18] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[17] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [17] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~1 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector15~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector15~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[17] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[17] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[17] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[17] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[17] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[17] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [17] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [18])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [17]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [18])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [18]),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [17]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[17] .lut_mask = "515d";
defparam \inst11|dsd_master_inst|ch2_tx_reg[17] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[17] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[17] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[17] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[16] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [16] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~0 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector15~0_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~0 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector15~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[16] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[16] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[16] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[16] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[16] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[16] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [16] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [17])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [16]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [17])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [17]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [16]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[16] .lut_mask = "3b31";
defparam \inst11|dsd_master_inst|ch2_tx_reg[16] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[16] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[16] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[16] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[15] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [15] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector23~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~15 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~15 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[15] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[15] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[15] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[15] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[15] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[15] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [15] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [16])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [15]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [16])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [16]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [15]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[15] .lut_mask = "4575";
defparam \inst11|dsd_master_inst|ch2_tx_reg[15] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[15] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[15] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[15] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[14] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [14] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector23~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~14 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~14 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[14] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[14] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[14] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[14] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[14] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[14] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [14] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [15])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [14]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [15])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [15]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [14]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[14] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch2_tx_reg[14] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[14] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[14] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[14] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[13] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [13] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~13 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector23~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~13 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[13] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[13] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[13] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[13] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[13] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[13] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [13] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [14])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [13]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [14])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [14]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [13]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[13] .lut_mask = "4575";
defparam \inst11|dsd_master_inst|ch2_tx_reg[13] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[13] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[13] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[13] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[12] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [12] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector23~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~12 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~12 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[12] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[12] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[12] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[12] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[12] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[12] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [12] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [13])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [12]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [13])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [13]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [12]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[12] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch2_tx_reg[12] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[12] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[12] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[12] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[11] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [11] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector23~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~11 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~11 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[11] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[11] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[11] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[11] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[11] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[11] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [11] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [12])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [11]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [12])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [12]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [11]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[11] .lut_mask = "313b";
defparam \inst11|dsd_master_inst|ch2_tx_reg[11] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[11] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[11] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[11] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[10] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [10] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~10 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector23~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~10 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[10] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[10] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[10] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[10] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[10] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[10] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [10] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [11])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [10]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [11])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [11]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [10]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[10] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch2_tx_reg[10] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[10] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[10] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[10] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[9] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [9] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~9 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector23~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~9 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[9] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[9] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[9] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[9] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[9] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[9] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [9] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [10])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [9]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [10])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [10]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [9]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[9] .lut_mask = "313b";
defparam \inst11|dsd_master_inst|ch2_tx_reg[9] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[9] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[9] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[9] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[8] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [8] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_tx_reg [9]))) # (!\inst11|dsd_master_inst|Add1~1  & (\inst11|dsd_master_inst|ch2_data_in_reg 
// [8])))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (((!\inst11|dsd_master_inst|ch2_tx_reg [9])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|ch2_data_in_reg [8]),
	.datad(\inst11|dsd_master_inst|ch2_tx_reg [9]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[8] .lut_mask = "20fd";
defparam \inst11|dsd_master_inst|ch2_tx_reg[8] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[8] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[8] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[8] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \inst11|dsd_master_inst|Selector31~1 (
// Equation(s):
// \inst11|dsd_master_inst|Selector31~1_combout  = (!\inst11|dsd_master_inst|req_count [0] & ((\inst11|dsd_master_inst|req_count [1] & (\inst11|dsd_master_inst|Selector31~0_combout )) # (!\inst11|dsd_master_inst|req_count [1] & 
// ((\inst11|dsd_master_inst|Selector23~0_combout )))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|req_count [0]),
	.datab(\inst11|dsd_master_inst|req_count [1]),
	.datac(\inst11|dsd_master_inst|Selector31~0_combout ),
	.datad(\inst11|dsd_master_inst|Selector23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|dsd_master_inst|Selector31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|Selector31~1 .lut_mask = "5140";
defparam \inst11|dsd_master_inst|Selector31~1 .operation_mode = "normal";
defparam \inst11|dsd_master_inst|Selector31~1 .output_mode = "comb_only";
defparam \inst11|dsd_master_inst|Selector31~1 .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|Selector31~1 .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|Selector31~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[7] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [7] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector31~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~7 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~7 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector31~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[7] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[7] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[7] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[7] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[7] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[7] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [7] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [8])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [7]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [8])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [8]),
	.datac(\inst11|dsd_master_inst|Add1~1 ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [7]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[7] .lut_mask = "313b";
defparam \inst11|dsd_master_inst|ch2_tx_reg[7] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[7] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[7] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[7] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[6] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [6] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector31~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~6 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~6 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector31~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[6] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[6] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[6] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[6] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[6] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[6] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [6] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [7])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [6]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [7])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [7]),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [6]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[6] .lut_mask = "7545";
defparam \inst11|dsd_master_inst|ch2_tx_reg[6] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[6] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[6] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[6] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[5] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [5] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~5 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector31~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~5 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector31~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[5] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[5] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[5] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[5] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[5] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[5] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [5] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [6])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [5]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [6])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [6]),
	.datac(\inst11|dsd_master_inst|ch2_data_in_reg [5]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[5] .lut_mask = "331b";
defparam \inst11|dsd_master_inst|ch2_tx_reg[5] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[5] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[5] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[5] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[4] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [4] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector31~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~4 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~4 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector31~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[4] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[4] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[4] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[4] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[4] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[4] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [4] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [5])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [4]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [5])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Add1~1 ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [5]),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [4]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[4] .lut_mask = "7323";
defparam \inst11|dsd_master_inst|ch2_tx_reg[4] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[4] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[4] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[4] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[3] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [3] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~3 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector31~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~3 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector31~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[3] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[3] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[3] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[3] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[3] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[3] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [3] = DFFEAS((\inst11|dsd_master_inst|Add1~1  & (((!\inst11|dsd_master_inst|ch2_tx_reg [4])))) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|Equal0~0_combout  & 
// ((!\inst11|dsd_master_inst|ch2_data_in_reg [3]))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [4])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , 
// \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Add1~1 ),
	.datab(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datac(\inst11|dsd_master_inst|ch2_tx_reg [4]),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [3]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[3] .lut_mask = "0b4f";
defparam \inst11|dsd_master_inst|ch2_tx_reg[3] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[3] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[3] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[3] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[2] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [2] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector31~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~2 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~2 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector31~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[2] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[2] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[2] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[2] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[2] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[2] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [2] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [3])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [2]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [3])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [3]),
	.datab(\inst11|dsd_master_inst|ch2_data_in_reg [2]),
	.datac(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[2] .lut_mask = "55c5";
defparam \inst11|dsd_master_inst|ch2_tx_reg[2] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[2] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[2] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[2] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[1] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [1] = DFFEAS(GND, GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector31~1_combout , \inst11|dsd_master_inst|next_ch1_data_in_reg~1 , , , VCC)

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|dsd_master_inst|next_ch1_data_in_reg~1 ),
	.datad(vcc),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|dsd_master_inst|Selector31~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[1] .lut_mask = "0000";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[1] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[1] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[1] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[1] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[1] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [1] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [2])) # (!\inst11|dsd_master_inst|Add1~1  & ((!\inst11|dsd_master_inst|ch2_data_in_reg 
// [1]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (((!\inst11|dsd_master_inst|ch2_tx_reg [2])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|Add1~1 ),
	.datac(\inst11|dsd_master_inst|ch2_tx_reg [2]),
	.datad(\inst11|dsd_master_inst|ch2_data_in_reg [1]),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[1] .lut_mask = "0d2f";
defparam \inst11|dsd_master_inst|ch2_tx_reg[1] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[1] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[1] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[1] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \inst11|dsd_master_inst|ch2_data_in_reg[0] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_data_in_reg [0] = DFFEAS((((\inst11|dsd_master_inst|next_ch1_data_in_reg~0 ))), GLOBAL(\inst11|dsd_master_inst|data_req~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|Selector31~1_combout , , , , )

	.clk(\inst11|dsd_master_inst|data_req~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst11|dsd_master_inst|next_ch1_data_in_reg~0 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|Selector31~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_data_in_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_data_in_reg[0] .lut_mask = "ff00";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[0] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[0] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[0] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[0] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_data_in_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \inst11|dsd_master_inst|ch2_tx_reg[0] (
// Equation(s):
// \inst11|dsd_master_inst|ch2_tx_reg [0] = DFFEAS((\inst11|dsd_master_inst|Equal0~0_combout  & ((\inst11|dsd_master_inst|Add1~1  & (!\inst11|dsd_master_inst|ch2_tx_reg [1])) # (!\inst11|dsd_master_inst|Add1~1  & ((\inst11|dsd_master_inst|ch2_data_in_reg 
// [0]))))) # (!\inst11|dsd_master_inst|Equal0~0_combout  & (!\inst11|dsd_master_inst|ch2_tx_reg [1])), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|dsd_rst_n~combout , , \inst11|dsd_master_inst|sck_out_en~combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|dsd_master_inst|Equal0~0_combout ),
	.datab(\inst11|dsd_master_inst|ch2_tx_reg [1]),
	.datac(\inst11|dsd_master_inst|ch2_data_in_reg [0]),
	.datad(\inst11|dsd_master_inst|Add1~1 ),
	.aclr(\inst11|dsd_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|dsd_master_inst|sck_out_en~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|dsd_master_inst|ch2_tx_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|dsd_master_inst|ch2_tx_reg[0] .lut_mask = "33b1";
defparam \inst11|dsd_master_inst|ch2_tx_reg[0] .operation_mode = "normal";
defparam \inst11|dsd_master_inst|ch2_tx_reg[0] .output_mode = "reg_only";
defparam \inst11|dsd_master_inst|ch2_tx_reg[0] .register_cascade_mode = "off";
defparam \inst11|dsd_master_inst|ch2_tx_reg[0] .sum_lutc_input = "datac";
defparam \inst11|dsd_master_inst|ch2_tx_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \inst11|i2s_master_inst|Selector9~1 (
// Equation(s):
// \inst11|i2s_master_inst|Selector9~1_combout  = ((\inst11|i2s_master_inst|state.STATE_IDLE~regout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout ) # (\inst11|i2s_master_inst|Equal0~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datac(\inst11|i2s_master_inst|state.STATE_IDLE~regout ),
	.datad(\inst11|i2s_master_inst|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|i2s_master_inst|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|Selector9~1 .lut_mask = "f0c0";
defparam \inst11|i2s_master_inst|Selector9~1 .operation_mode = "normal";
defparam \inst11|i2s_master_inst|Selector9~1 .output_mode = "comb_only";
defparam \inst11|i2s_master_inst|Selector9~1 .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|Selector9~1 .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \inst11|i2s_master_inst|tx_reg[0] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [0] = DFFEAS((((\inst11|i2s_master_inst|Equal0~0_combout  & \inst11|data_in_reg [0]))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datad(\inst11|data_in_reg [0]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[0] .lut_mask = "f000";
defparam \inst11|i2s_master_inst|tx_reg[0] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[0] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[0] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[0] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \inst11|i2s_master_inst|tx_reg[1] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [1] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [1])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|tx_reg 
// [0])) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|data_in_reg [1]))))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datab(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datac(\inst11|i2s_master_inst|tx_reg [0]),
	.datad(\inst11|data_in_reg [1]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[1] .lut_mask = "fb40";
defparam \inst11|i2s_master_inst|tx_reg[1] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[1] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[1] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[1] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \inst11|i2s_master_inst|tx_reg[2] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [2] = DFFEAS((\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|data_in_reg [2]))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & (\inst11|i2s_master_inst|tx_reg 
// [1])))) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & (((\inst11|data_in_reg [2])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [1]),
	.datab(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datac(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datad(\inst11|data_in_reg [2]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[2] .lut_mask = "fb08";
defparam \inst11|i2s_master_inst|tx_reg[2] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[2] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[2] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[2] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \inst11|i2s_master_inst|tx_reg[3] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [3] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [3])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|tx_reg 
// [2])) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|data_in_reg [3]))))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [2]),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datad(\inst11|data_in_reg [3]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[3] .lut_mask = "ef20";
defparam \inst11|i2s_master_inst|tx_reg[3] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[3] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[3] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[3] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \inst11|i2s_master_inst|tx_reg[4] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [4] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [4])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|tx_reg 
// [3])) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|data_in_reg [4]))))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [3]),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datad(\inst11|data_in_reg [4]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[4] .lut_mask = "ef20";
defparam \inst11|i2s_master_inst|tx_reg[4] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[4] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[4] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[4] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \inst11|i2s_master_inst|tx_reg[5] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [5] = DFFEAS((\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|data_in_reg [5]))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & (\inst11|i2s_master_inst|tx_reg 
// [4])))) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & (((\inst11|data_in_reg [5])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [4]),
	.datab(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datac(\inst11|data_in_reg [5]),
	.datad(\inst11|i2s_master_inst|Equal0~0_combout ),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[5] .lut_mask = "f0b8";
defparam \inst11|i2s_master_inst|tx_reg[5] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[5] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[5] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[5] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \inst11|i2s_master_inst|tx_reg[6] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [6] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [6])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|tx_reg 
// [5])) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|data_in_reg [6]))))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [5]),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datad(\inst11|data_in_reg [6]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[6] .lut_mask = "ef20";
defparam \inst11|i2s_master_inst|tx_reg[6] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[6] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[6] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[6] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \inst11|i2s_master_inst|tx_reg[7] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [7] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [7])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|tx_reg 
// [6])) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|data_in_reg [7]))))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [6]),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datad(\inst11|data_in_reg [7]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[7] .lut_mask = "ef20";
defparam \inst11|i2s_master_inst|tx_reg[7] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[7] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[7] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[7] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \inst11|i2s_master_inst|tx_reg[8] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [8] = DFFEAS((\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|data_in_reg [8]))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & (\inst11|i2s_master_inst|tx_reg 
// [7])))) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & (((\inst11|data_in_reg [8])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|tx_reg [7]),
	.datad(\inst11|data_in_reg [8]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[8] .lut_mask = "fd20";
defparam \inst11|i2s_master_inst|tx_reg[8] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[8] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[8] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[8] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \inst11|i2s_master_inst|tx_reg[9] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [9] = DFFEAS((\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|data_in_reg [9]))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & (\inst11|i2s_master_inst|tx_reg 
// [8])))) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & (((\inst11|data_in_reg [9])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datab(\inst11|i2s_master_inst|tx_reg [8]),
	.datac(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datad(\inst11|data_in_reg [9]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[9] .lut_mask = "fd08";
defparam \inst11|i2s_master_inst|tx_reg[9] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[9] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[9] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[9] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \inst11|i2s_master_inst|tx_reg[10] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [10] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [10])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|tx_reg 
// [9])) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|data_in_reg [10]))))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [9]),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datad(\inst11|data_in_reg [10]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[10] .lut_mask = "ef20";
defparam \inst11|i2s_master_inst|tx_reg[10] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[10] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[10] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[10] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \inst11|i2s_master_inst|tx_reg[11] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [11] = DFFEAS((\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|data_in_reg [11]))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & (\inst11|i2s_master_inst|tx_reg 
// [10])))) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & (((\inst11|data_in_reg [11])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datab(\inst11|i2s_master_inst|tx_reg [10]),
	.datac(\inst11|data_in_reg [11]),
	.datad(\inst11|i2s_master_inst|Equal0~0_combout ),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[11] .lut_mask = "f0d8";
defparam \inst11|i2s_master_inst|tx_reg[11] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[11] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[11] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[11] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \inst11|i2s_master_inst|tx_reg[12] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [12] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [12])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|tx_reg 
// [11])) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|data_in_reg [12]))))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [11]),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datad(\inst11|data_in_reg [12]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[12] .lut_mask = "ef20";
defparam \inst11|i2s_master_inst|tx_reg[12] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[12] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[12] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[12] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \inst11|i2s_master_inst|tx_reg[13] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [13] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [13])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|i2s_master_inst|tx_reg 
// [12])) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|data_in_reg [13]))))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|tx_reg [12]),
	.datab(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datac(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datad(\inst11|data_in_reg [13]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[13] .lut_mask = "ef20";
defparam \inst11|i2s_master_inst|tx_reg[13] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[13] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[13] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[13] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \inst11|i2s_master_inst|tx_reg[14] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [14] = DFFEAS((\inst11|i2s_master_inst|Equal0~0_combout  & (((\inst11|data_in_reg [14])))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|i2s_master_inst|tx_reg 
// [13]))) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & (\inst11|data_in_reg [14])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datab(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datac(\inst11|data_in_reg [14]),
	.datad(\inst11|i2s_master_inst|tx_reg [13]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[14] .lut_mask = "f4b0";
defparam \inst11|i2s_master_inst|tx_reg[14] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[14] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[14] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[14] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \inst11|i2s_master_inst|tx_reg[15] (
// Equation(s):
// \inst11|i2s_master_inst|tx_reg [15] = DFFEAS((\inst11|i2s_master_inst|state.STATE_XFER~regout  & ((\inst11|i2s_master_inst|Equal0~0_combout  & ((\inst11|data_in_reg [15]))) # (!\inst11|i2s_master_inst|Equal0~0_combout  & (\inst11|i2s_master_inst|tx_reg 
// [14])))) # (!\inst11|i2s_master_inst|state.STATE_XFER~regout  & (((\inst11|data_in_reg [15])))), !GLOBAL(\inst11|clk_div_inst|clk1_out~combout ), !\inst11|i2s_rst_n~combout , , \inst11|i2s_master_inst|Selector9~1_combout , , , , )

	.clk(!\inst11|clk_div_inst|clk1_out~combout ),
	.dataa(\inst11|i2s_master_inst|state.STATE_XFER~regout ),
	.datab(\inst11|i2s_master_inst|tx_reg [14]),
	.datac(\inst11|i2s_master_inst|Equal0~0_combout ),
	.datad(\inst11|data_in_reg [15]),
	.aclr(\inst11|i2s_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|i2s_master_inst|Selector9~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|i2s_master_inst|tx_reg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|i2s_master_inst|tx_reg[15] .lut_mask = "fd08";
defparam \inst11|i2s_master_inst|tx_reg[15] .operation_mode = "normal";
defparam \inst11|i2s_master_inst|tx_reg[15] .output_mode = "reg_only";
defparam \inst11|i2s_master_inst|tx_reg[15] .register_cascade_mode = "off";
defparam \inst11|i2s_master_inst|tx_reg[15] .sum_lutc_input = "datac";
defparam \inst11|i2s_master_inst|tx_reg[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \inst11|aud_sd_dsd2~0 (
// Equation(s):
// \inst11|aud_sd_dsd2~0_combout  = (\inst25|mem[5][0]~regout  & (\inst11|dsd_master_inst|ch2_tx_reg [0])) # (!\inst25|mem[5][0]~regout  & ((\inst15|success~regout  & (\inst11|dsd_master_inst|ch2_tx_reg [0])) # (!\inst15|success~regout  & 
// ((\inst11|i2s_master_inst|tx_reg [15])))))

	.clk(gnd),
	.dataa(\inst11|dsd_master_inst|ch2_tx_reg [0]),
	.datab(\inst25|mem[5][0]~regout ),
	.datac(\inst11|i2s_master_inst|tx_reg [15]),
	.datad(\inst15|success~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|aud_sd_dsd2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|aud_sd_dsd2~0 .lut_mask = "aab8";
defparam \inst11|aud_sd_dsd2~0 .operation_mode = "normal";
defparam \inst11|aud_sd_dsd2~0 .output_mode = "comb_only";
defparam \inst11|aud_sd_dsd2~0 .register_cascade_mode = "off";
defparam \inst11|aud_sd_dsd2~0 .sum_lutc_input = "datac";
defparam \inst11|aud_sd_dsd2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \inst9|write_done_pulse (
// Equation(s):
// \inst9|write_done_pulse~regout  = DFFEAS((\inst9|state.STATE_WRITE~regout ) # ((\inst9|write_done_pulse~regout  & ((\inst9|state.STATE_READ~regout ) # (\inst9|state.STATE_TRANSITION~regout )))), GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , , , , , 
// )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst9|state.STATE_READ~regout ),
	.datab(\inst9|write_done_pulse~regout ),
	.datac(\inst9|state.STATE_WRITE~regout ),
	.datad(\inst9|state.STATE_TRANSITION~regout ),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|write_done_pulse~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|write_done_pulse .lut_mask = "fcf8";
defparam \inst9|write_done_pulse .operation_mode = "normal";
defparam \inst9|write_done_pulse .output_mode = "reg_only";
defparam \inst9|write_done_pulse .register_cascade_mode = "off";
defparam \inst9|write_done_pulse .sum_lutc_input = "datac";
defparam \inst9|write_done_pulse .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \inst9|write_done_ext|count[0] (
// Equation(s):
// \inst9|write_done_ext|count [0] = DFFEAS(((\inst9|write_done_ext|count [0] & (!\inst9|write_done_ext|state~regout )) # (!\inst9|write_done_ext|count [0] & ((\inst9|write_done_ext|state~regout ) # (\inst9|write_done_pulse~regout )))), 
// GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst9|write_done_ext|count [0]),
	.datac(\inst9|write_done_ext|state~regout ),
	.datad(\inst9|write_done_pulse~regout ),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|write_done_ext|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|write_done_ext|count[0] .lut_mask = "3f3c";
defparam \inst9|write_done_ext|count[0] .operation_mode = "normal";
defparam \inst9|write_done_ext|count[0] .output_mode = "reg_only";
defparam \inst9|write_done_ext|count[0] .register_cascade_mode = "off";
defparam \inst9|write_done_ext|count[0] .sum_lutc_input = "datac";
defparam \inst9|write_done_ext|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \inst9|write_done_ext|count[1] (
// Equation(s):
// \inst9|write_done_ext|count [1] = DFFEAS(((\inst9|write_done_ext|state~regout  & (\inst9|write_done_ext|count [0] $ (\inst9|write_done_ext|count [1])))), GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , \inst9|write_done_ext|out , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst9|write_done_ext|count [0]),
	.datac(\inst9|write_done_ext|state~regout ),
	.datad(\inst9|write_done_ext|count [1]),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|write_done_ext|out ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|write_done_ext|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|write_done_ext|count[1] .lut_mask = "30c0";
defparam \inst9|write_done_ext|count[1] .operation_mode = "normal";
defparam \inst9|write_done_ext|count[1] .output_mode = "reg_only";
defparam \inst9|write_done_ext|count[1] .register_cascade_mode = "off";
defparam \inst9|write_done_ext|count[1] .sum_lutc_input = "datac";
defparam \inst9|write_done_ext|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \inst9|write_done_ext|count[2] (
// Equation(s):
// \inst9|write_done_ext|count [2] = DFFEAS((\inst9|write_done_ext|state~regout  & (\inst9|write_done_ext|count [2] $ (((\inst9|write_done_ext|count [0] & \inst9|write_done_ext|count [1]))))), GLOBAL(\cy_ifclk~combout ), !\inst25|fx2if_rst_n , , 
// \inst9|write_done_ext|out , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(\inst9|write_done_ext|count [2]),
	.datab(\inst9|write_done_ext|count [0]),
	.datac(\inst9|write_done_ext|state~regout ),
	.datad(\inst9|write_done_ext|count [1]),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|write_done_ext|out ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|write_done_ext|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|write_done_ext|count[2] .lut_mask = "60a0";
defparam \inst9|write_done_ext|count[2] .operation_mode = "normal";
defparam \inst9|write_done_ext|count[2] .output_mode = "reg_only";
defparam \inst9|write_done_ext|count[2] .register_cascade_mode = "off";
defparam \inst9|write_done_ext|count[2] .sum_lutc_input = "datac";
defparam \inst9|write_done_ext|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \inst9|write_done_ext|state~0 (
// Equation(s):
// \inst9|write_done_ext|state~0_combout  = (((!\inst9|write_done_ext|count [0])) # (!\inst9|write_done_ext|count [1])) # (!\inst9|write_done_ext|count [2])

	.clk(gnd),
	.dataa(\inst9|write_done_ext|count [2]),
	.datab(\inst9|write_done_ext|count [1]),
	.datac(vcc),
	.datad(\inst9|write_done_ext|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|write_done_ext|state~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|write_done_ext|state~0 .lut_mask = "77ff";
defparam \inst9|write_done_ext|state~0 .operation_mode = "normal";
defparam \inst9|write_done_ext|state~0 .output_mode = "comb_only";
defparam \inst9|write_done_ext|state~0 .register_cascade_mode = "off";
defparam \inst9|write_done_ext|state~0 .sum_lutc_input = "datac";
defparam \inst9|write_done_ext|state~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \inst9|write_done_ext|state (
// Equation(s):
// \inst9|write_done_ext|state~regout  = DFFEAS(((\inst9|write_done_ext|state~regout  & ((\inst9|write_done_ext|state~0_combout ))) # (!\inst9|write_done_ext|state~regout  & (\inst9|write_done_pulse~regout ))), GLOBAL(\cy_ifclk~combout ), 
// !\inst25|fx2if_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst9|write_done_pulse~regout ),
	.datac(\inst9|write_done_ext|state~regout ),
	.datad(\inst9|write_done_ext|state~0_combout ),
	.aclr(\inst25|fx2if_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|write_done_ext|state~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|write_done_ext|state .lut_mask = "fc0c";
defparam \inst9|write_done_ext|state .operation_mode = "normal";
defparam \inst9|write_done_ext|state .output_mode = "reg_only";
defparam \inst9|write_done_ext|state .register_cascade_mode = "off";
defparam \inst9|write_done_ext|state .sum_lutc_input = "datac";
defparam \inst9|write_done_ext|state .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \inst2|reset_edge_det|q0 (
// Equation(s):
// \inst9|write_done_ext|out  = ((\inst9|write_done_ext|state~regout ) # ((\inst9|write_done_pulse~regout )))
// \inst2|reset_edge_det|q0~regout  = DFFEAS(\inst9|write_done_ext|out , GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst9|write_done_ext|state~regout ),
	.datac(vcc),
	.datad(\inst9|write_done_pulse~regout ),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|write_done_ext|out ),
	.regout(\inst2|reset_edge_det|q0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|reset_edge_det|q0 .lut_mask = "ffcc";
defparam \inst2|reset_edge_det|q0 .operation_mode = "normal";
defparam \inst2|reset_edge_det|q0 .output_mode = "reg_and_comb";
defparam \inst2|reset_edge_det|q0 .register_cascade_mode = "off";
defparam \inst2|reset_edge_det|q0 .sum_lutc_input = "datac";
defparam \inst2|reset_edge_det|q0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \inst25|mem[1][5] (
// Equation(s):
// \inst11|clk_div_inst|clk2_out~2  = (\inst25|mem[1][4]~regout  & (((H1_mem[1][5]) # (\inst11|clk_div_inst|dff_inst0~regout )))) # (!\inst25|mem[1][4]~regout  & (\inst7~combout  & (!H1_mem[1][5])))
// \inst25|mem[1][5]~regout  = DFFEAS(\inst11|clk_div_inst|clk2_out~2 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~5_combout , \inst24|data [5], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[1][4]~regout ),
	.datab(\inst7~combout ),
	.datac(\inst24|data [5]),
	.datad(\inst11|clk_div_inst|dff_inst0~regout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk2_out~2 ),
	.regout(\inst25|mem[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[1][5] .lut_mask = "aea4";
defparam \inst25|mem[1][5] .operation_mode = "normal";
defparam \inst25|mem[1][5] .output_mode = "reg_and_comb";
defparam \inst25|mem[1][5] .register_cascade_mode = "off";
defparam \inst25|mem[1][5] .sum_lutc_input = "qfbk";
defparam \inst25|mem[1][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \inst25|mem[1][4] (
// Equation(s):
// \inst11|clk_div_inst|clk2_out~0  = (\inst25|mem[1][5]~regout  & (((H1_mem[1][4]) # (\inst11|clk_div_inst|_[6].dff_inst~regout )))) # (!\inst25|mem[1][5]~regout  & (\inst11|clk_div_inst|_[4].dff_inst~regout  & (!H1_mem[1][4])))
// \inst25|mem[1][4]~regout  = DFFEAS(\inst11|clk_div_inst|clk2_out~0 , GLOBAL(\cy_ifclk~combout ), \cy_pa0~combout , , \inst25|Decoder0~5_combout , \inst24|data [4], , , VCC)

	.clk(\cy_ifclk~combout ),
	.dataa(\inst25|mem[1][5]~regout ),
	.datab(\inst11|clk_div_inst|_[4].dff_inst~regout ),
	.datac(\inst24|data [4]),
	.datad(\inst11|clk_div_inst|_[6].dff_inst~regout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk2_out~0 ),
	.regout(\inst25|mem[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[1][4] .lut_mask = "aea4";
defparam \inst25|mem[1][4] .operation_mode = "normal";
defparam \inst25|mem[1][4] .output_mode = "reg_and_comb";
defparam \inst25|mem[1][4] .register_cascade_mode = "off";
defparam \inst25|mem[1][4] .sum_lutc_input = "qfbk";
defparam \inst25|mem[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \inst11|clk_div_inst|clk2_out~1 (
// Equation(s):
// \inst11|clk_div_inst|clk2_out~1_combout  = (\inst25|mem[1][4]~regout  & ((\inst11|clk_div_inst|clk2_out~0  & ((\inst11|clk_div_inst|_[7].dff_inst~regout ))) # (!\inst11|clk_div_inst|clk2_out~0  & (\inst11|clk_div_inst|_[5].dff_inst~regout )))) # 
// (!\inst25|mem[1][4]~regout  & (((\inst11|clk_div_inst|clk2_out~0 ))))

	.clk(gnd),
	.dataa(\inst25|mem[1][4]~regout ),
	.datab(\inst11|clk_div_inst|_[5].dff_inst~regout ),
	.datac(\inst11|clk_div_inst|_[7].dff_inst~regout ),
	.datad(\inst11|clk_div_inst|clk2_out~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk2_out~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk2_out~1 .lut_mask = "f588";
defparam \inst11|clk_div_inst|clk2_out~1 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk2_out~1 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk2_out~1 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk2_out~1 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk2_out~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \inst11|clk_div_inst|clk2_out~3 (
// Equation(s):
// \inst11|clk_div_inst|clk2_out~3_combout  = (\inst25|mem[1][5]~regout  & ((\inst11|clk_div_inst|clk2_out~2  & (\inst11|clk_div_inst|_[3].dff_inst~regout )) # (!\inst11|clk_div_inst|clk2_out~2  & ((\inst11|clk_div_inst|_[2].dff_inst~regout ))))) # 
// (!\inst25|mem[1][5]~regout  & (\inst11|clk_div_inst|clk2_out~2 ))

	.clk(gnd),
	.dataa(\inst25|mem[1][5]~regout ),
	.datab(\inst11|clk_div_inst|clk2_out~2 ),
	.datac(\inst11|clk_div_inst|_[3].dff_inst~regout ),
	.datad(\inst11|clk_div_inst|_[2].dff_inst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk2_out~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|clk_div_inst|clk2_out~3 .lut_mask = "e6c4";
defparam \inst11|clk_div_inst|clk2_out~3 .operation_mode = "normal";
defparam \inst11|clk_div_inst|clk2_out~3 .output_mode = "comb_only";
defparam \inst11|clk_div_inst|clk2_out~3 .register_cascade_mode = "off";
defparam \inst11|clk_div_inst|clk2_out~3 .sum_lutc_input = "datac";
defparam \inst11|clk_div_inst|clk2_out~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \inst25|mem[1][6] (
// Equation(s):
// \inst11|clk_div_inst|clk2_out~4  = ((H1_mem[1][6] & (\inst11|clk_div_inst|clk2_out~1_combout )) # (!H1_mem[1][6] & ((\inst11|clk_div_inst|clk2_out~3_combout ))))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst11|clk_div_inst|clk2_out~1_combout ),
	.datab(vcc),
	.datac(\inst24|data [6]),
	.datad(\inst11|clk_div_inst|clk2_out~3_combout ),
	.aclr(!\cy_pa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst25|Decoder0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|clk_div_inst|clk2_out~4 ),
	.regout(\inst25|mem[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|mem[1][6] .lut_mask = "afa0";
defparam \inst25|mem[1][6] .operation_mode = "normal";
defparam \inst25|mem[1][6] .output_mode = "comb_only";
defparam \inst25|mem[1][6] .register_cascade_mode = "off";
defparam \inst25|mem[1][6] .sum_lutc_input = "qfbk";
defparam \inst25|mem[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
maxii_io \cy_pa6~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cy_pa6~combout ),
	.padio(cy_pa6));
// synopsys translate_off
defparam \cy_pa6~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxii_lcell \inst9|fifoadr[1]~0 (
// Equation(s):
// \inst9|fifoadr[1]~0_combout  = ((\inst9|state.STATE_READ~regout ) # ((\inst9|state.STATE_WRITE~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst9|state.STATE_READ~regout ),
	.datac(vcc),
	.datad(\inst9|state.STATE_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|fifoadr[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|fifoadr[1]~0 .lut_mask = "ffcc";
defparam \inst9|fifoadr[1]~0 .operation_mode = "normal";
defparam \inst9|fifoadr[1]~0 .output_mode = "comb_only";
defparam \inst9|fifoadr[1]~0 .register_cascade_mode = "off";
defparam \inst9|fifoadr[1]~0 .sum_lutc_input = "datac";
defparam \inst9|fifoadr[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \inst1|sram_a[17]~0 (
// Equation(s):
// \inst1|sram_a[17]~0_combout  = ((\inst1|sram_we_n~0_combout  & ((\inst1|wr_addr [17]))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [17]),
	.datac(\inst1|wr_addr [17]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[17]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[17]~0 .lut_mask = "f0cc";
defparam \inst1|sram_a[17]~0 .operation_mode = "normal";
defparam \inst1|sram_a[17]~0 .output_mode = "comb_only";
defparam \inst1|sram_a[17]~0 .register_cascade_mode = "off";
defparam \inst1|sram_a[17]~0 .sum_lutc_input = "datac";
defparam \inst1|sram_a[17]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \inst1|sram_a[17]~1 (
// Equation(s):
// \inst1|sram_a[17]~1_combout  = (\cy_ifclk~combout  & (!\inst1|ff_n~regout  & ((\inst9|data_out_valid~0 )))) # (!\cy_ifclk~combout  & (((\inst1|do_read~combout ))))

	.clk(gnd),
	.dataa(\inst1|ff_n~regout ),
	.datab(\inst1|do_read~combout ),
	.datac(\inst9|data_out_valid~0 ),
	.datad(\cy_ifclk~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[17]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[17]~1 .lut_mask = "50cc";
defparam \inst1|sram_a[17]~1 .operation_mode = "normal";
defparam \inst1|sram_a[17]~1 .output_mode = "comb_only";
defparam \inst1|sram_a[17]~1 .register_cascade_mode = "off";
defparam \inst1|sram_a[17]~1 .sum_lutc_input = "datac";
defparam \inst1|sram_a[17]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \inst1|sram_a[16]~2 (
// Equation(s):
// \inst1|sram_a[16]~2_combout  = ((\inst1|sram_we_n~0_combout  & (\inst1|wr_addr [16])) # (!\inst1|sram_we_n~0_combout  & ((\inst1|rd_addr [16]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [16]),
	.datac(\inst1|rd_addr [16]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[16]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[16]~2 .lut_mask = "ccf0";
defparam \inst1|sram_a[16]~2 .operation_mode = "normal";
defparam \inst1|sram_a[16]~2 .output_mode = "comb_only";
defparam \inst1|sram_a[16]~2 .register_cascade_mode = "off";
defparam \inst1|sram_a[16]~2 .sum_lutc_input = "datac";
defparam \inst1|sram_a[16]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \inst1|sram_a[15]~3 (
// Equation(s):
// \inst1|sram_a[15]~3_combout  = ((\inst1|sram_we_n~0_combout  & ((\inst1|wr_addr [15]))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [15])))

	.clk(gnd),
	.dataa(\inst1|rd_addr [15]),
	.datab(vcc),
	.datac(\inst1|wr_addr [15]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[15]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[15]~3 .lut_mask = "f0aa";
defparam \inst1|sram_a[15]~3 .operation_mode = "normal";
defparam \inst1|sram_a[15]~3 .output_mode = "comb_only";
defparam \inst1|sram_a[15]~3 .register_cascade_mode = "off";
defparam \inst1|sram_a[15]~3 .sum_lutc_input = "datac";
defparam \inst1|sram_a[15]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \inst1|sram_a[14]~4 (
// Equation(s):
// \inst1|sram_a[14]~4_combout  = (\inst1|sram_we_n~0_combout  & (((\inst1|wr_addr [14])))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [14]))

	.clk(gnd),
	.dataa(\inst1|sram_we_n~0_combout ),
	.datab(\inst1|rd_addr [14]),
	.datac(\inst1|wr_addr [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[14]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[14]~4 .lut_mask = "e4e4";
defparam \inst1|sram_a[14]~4 .operation_mode = "normal";
defparam \inst1|sram_a[14]~4 .output_mode = "comb_only";
defparam \inst1|sram_a[14]~4 .register_cascade_mode = "off";
defparam \inst1|sram_a[14]~4 .sum_lutc_input = "datac";
defparam \inst1|sram_a[14]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \inst1|sram_a[13]~5 (
// Equation(s):
// \inst1|sram_a[13]~5_combout  = ((\inst1|sram_we_n~0_combout  & ((\inst1|wr_addr [13]))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [13]),
	.datac(\inst1|sram_we_n~0_combout ),
	.datad(\inst1|wr_addr [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[13]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[13]~5 .lut_mask = "fc0c";
defparam \inst1|sram_a[13]~5 .operation_mode = "normal";
defparam \inst1|sram_a[13]~5 .output_mode = "comb_only";
defparam \inst1|sram_a[13]~5 .register_cascade_mode = "off";
defparam \inst1|sram_a[13]~5 .sum_lutc_input = "datac";
defparam \inst1|sram_a[13]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \inst1|sram_a[12]~6 (
// Equation(s):
// \inst1|sram_a[12]~6_combout  = (\inst1|sram_we_n~0_combout  & (((\inst1|wr_addr [12])))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [12]))

	.clk(gnd),
	.dataa(\inst1|sram_we_n~0_combout ),
	.datab(\inst1|rd_addr [12]),
	.datac(\inst1|wr_addr [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[12]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[12]~6 .lut_mask = "e4e4";
defparam \inst1|sram_a[12]~6 .operation_mode = "normal";
defparam \inst1|sram_a[12]~6 .output_mode = "comb_only";
defparam \inst1|sram_a[12]~6 .register_cascade_mode = "off";
defparam \inst1|sram_a[12]~6 .sum_lutc_input = "datac";
defparam \inst1|sram_a[12]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \inst1|sram_a[11]~7 (
// Equation(s):
// \inst1|sram_a[11]~7_combout  = (\inst1|sram_we_n~0_combout  & (((\inst1|wr_addr [11])))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [11]))

	.clk(gnd),
	.dataa(\inst1|rd_addr [11]),
	.datab(\inst1|sram_we_n~0_combout ),
	.datac(\inst1|wr_addr [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[11]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[11]~7 .lut_mask = "e2e2";
defparam \inst1|sram_a[11]~7 .operation_mode = "normal";
defparam \inst1|sram_a[11]~7 .output_mode = "comb_only";
defparam \inst1|sram_a[11]~7 .register_cascade_mode = "off";
defparam \inst1|sram_a[11]~7 .sum_lutc_input = "datac";
defparam \inst1|sram_a[11]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \inst1|sram_a[10]~8 (
// Equation(s):
// \inst1|sram_a[10]~8_combout  = (\inst1|sram_we_n~0_combout  & (\inst1|wr_addr [10])) # (!\inst1|sram_we_n~0_combout  & (((\inst1|rd_addr [10]))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [10]),
	.datab(\inst1|sram_we_n~0_combout ),
	.datac(\inst1|rd_addr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[10]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[10]~8 .lut_mask = "b8b8";
defparam \inst1|sram_a[10]~8 .operation_mode = "normal";
defparam \inst1|sram_a[10]~8 .output_mode = "comb_only";
defparam \inst1|sram_a[10]~8 .register_cascade_mode = "off";
defparam \inst1|sram_a[10]~8 .sum_lutc_input = "datac";
defparam \inst1|sram_a[10]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \inst1|sram_a[9]~9 (
// Equation(s):
// \inst1|sram_a[9]~9_combout  = ((\inst1|sram_we_n~0_combout  & ((\inst1|wr_addr [9]))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [9]),
	.datac(\inst1|sram_we_n~0_combout ),
	.datad(\inst1|wr_addr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[9]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[9]~9 .lut_mask = "fc0c";
defparam \inst1|sram_a[9]~9 .operation_mode = "normal";
defparam \inst1|sram_a[9]~9 .output_mode = "comb_only";
defparam \inst1|sram_a[9]~9 .register_cascade_mode = "off";
defparam \inst1|sram_a[9]~9 .sum_lutc_input = "datac";
defparam \inst1|sram_a[9]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \inst1|sram_a[8]~10 (
// Equation(s):
// \inst1|sram_a[8]~10_combout  = ((\inst1|sram_we_n~0_combout  & (\inst1|wr_addr [8])) # (!\inst1|sram_we_n~0_combout  & ((\inst1|rd_addr [8]))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [8]),
	.datab(vcc),
	.datac(\inst1|rd_addr [8]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[8]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[8]~10 .lut_mask = "aaf0";
defparam \inst1|sram_a[8]~10 .operation_mode = "normal";
defparam \inst1|sram_a[8]~10 .output_mode = "comb_only";
defparam \inst1|sram_a[8]~10 .register_cascade_mode = "off";
defparam \inst1|sram_a[8]~10 .sum_lutc_input = "datac";
defparam \inst1|sram_a[8]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \inst1|sram_a[7]~11 (
// Equation(s):
// \inst1|sram_a[7]~11_combout  = ((\inst1|sram_we_n~0_combout  & ((\inst1|wr_addr [7]))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [7])))

	.clk(gnd),
	.dataa(\inst1|rd_addr [7]),
	.datab(vcc),
	.datac(\inst1|wr_addr [7]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[7]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[7]~11 .lut_mask = "f0aa";
defparam \inst1|sram_a[7]~11 .operation_mode = "normal";
defparam \inst1|sram_a[7]~11 .output_mode = "comb_only";
defparam \inst1|sram_a[7]~11 .register_cascade_mode = "off";
defparam \inst1|sram_a[7]~11 .sum_lutc_input = "datac";
defparam \inst1|sram_a[7]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \inst1|sram_a[6]~12 (
// Equation(s):
// \inst1|sram_a[6]~12_combout  = ((\inst1|sram_we_n~0_combout  & ((\inst1|wr_addr [6]))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [6]),
	.datac(\inst1|wr_addr [6]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[6]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[6]~12 .lut_mask = "f0cc";
defparam \inst1|sram_a[6]~12 .operation_mode = "normal";
defparam \inst1|sram_a[6]~12 .output_mode = "comb_only";
defparam \inst1|sram_a[6]~12 .register_cascade_mode = "off";
defparam \inst1|sram_a[6]~12 .sum_lutc_input = "datac";
defparam \inst1|sram_a[6]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \inst1|sram_a[5]~13 (
// Equation(s):
// \inst1|sram_a[5]~13_combout  = ((\inst1|sram_we_n~0_combout  & (\inst1|wr_addr [5])) # (!\inst1|sram_we_n~0_combout  & ((\inst1|rd_addr [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [5]),
	.datac(\inst1|rd_addr [5]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[5]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[5]~13 .lut_mask = "ccf0";
defparam \inst1|sram_a[5]~13 .operation_mode = "normal";
defparam \inst1|sram_a[5]~13 .output_mode = "comb_only";
defparam \inst1|sram_a[5]~13 .register_cascade_mode = "off";
defparam \inst1|sram_a[5]~13 .sum_lutc_input = "datac";
defparam \inst1|sram_a[5]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \inst1|sram_a[4]~14 (
// Equation(s):
// \inst1|sram_a[4]~14_combout  = (\inst1|sram_we_n~0_combout  & (((\inst1|wr_addr [4])))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [4]))

	.clk(gnd),
	.dataa(\inst1|rd_addr [4]),
	.datab(\inst1|sram_we_n~0_combout ),
	.datac(\inst1|wr_addr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[4]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[4]~14 .lut_mask = "e2e2";
defparam \inst1|sram_a[4]~14 .operation_mode = "normal";
defparam \inst1|sram_a[4]~14 .output_mode = "comb_only";
defparam \inst1|sram_a[4]~14 .register_cascade_mode = "off";
defparam \inst1|sram_a[4]~14 .sum_lutc_input = "datac";
defparam \inst1|sram_a[4]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \inst1|sram_a[3]~15 (
// Equation(s):
// \inst1|sram_a[3]~15_combout  = ((\inst1|sram_we_n~0_combout  & ((\inst1|wr_addr [3]))) # (!\inst1|sram_we_n~0_combout  & (\inst1|rd_addr [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|rd_addr [3]),
	.datac(\inst1|wr_addr [3]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[3]~15 .lut_mask = "f0cc";
defparam \inst1|sram_a[3]~15 .operation_mode = "normal";
defparam \inst1|sram_a[3]~15 .output_mode = "comb_only";
defparam \inst1|sram_a[3]~15 .register_cascade_mode = "off";
defparam \inst1|sram_a[3]~15 .sum_lutc_input = "datac";
defparam \inst1|sram_a[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \inst1|sram_a[2]~16 (
// Equation(s):
// \inst1|sram_a[2]~16_combout  = ((\inst1|sram_we_n~0_combout  & (\inst1|wr_addr [2])) # (!\inst1|sram_we_n~0_combout  & ((\inst1|rd_addr [2]))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [2]),
	.datab(\inst1|rd_addr [2]),
	.datac(vcc),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[2]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[2]~16 .lut_mask = "aacc";
defparam \inst1|sram_a[2]~16 .operation_mode = "normal";
defparam \inst1|sram_a[2]~16 .output_mode = "comb_only";
defparam \inst1|sram_a[2]~16 .register_cascade_mode = "off";
defparam \inst1|sram_a[2]~16 .sum_lutc_input = "datac";
defparam \inst1|sram_a[2]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \inst1|sram_a[1]~17 (
// Equation(s):
// \inst1|sram_a[1]~17_combout  = ((\inst1|sram_we_n~0_combout  & (\inst1|wr_addr [1])) # (!\inst1|sram_we_n~0_combout  & ((\inst1|rd_addr [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|wr_addr [1]),
	.datac(\inst1|rd_addr [1]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[1]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[1]~17 .lut_mask = "ccf0";
defparam \inst1|sram_a[1]~17 .operation_mode = "normal";
defparam \inst1|sram_a[1]~17 .output_mode = "comb_only";
defparam \inst1|sram_a[1]~17 .register_cascade_mode = "off";
defparam \inst1|sram_a[1]~17 .sum_lutc_input = "datac";
defparam \inst1|sram_a[1]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \inst1|sram_a[0]~18 (
// Equation(s):
// \inst1|sram_a[0]~18_combout  = ((\inst1|sram_we_n~0_combout  & (\inst1|wr_addr [0])) # (!\inst1|sram_we_n~0_combout  & ((\inst1|rd_addr [0]))))

	.clk(gnd),
	.dataa(\inst1|wr_addr [0]),
	.datab(vcc),
	.datac(\inst1|rd_addr [0]),
	.datad(\inst1|sram_we_n~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|sram_a[0]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|sram_a[0]~18 .lut_mask = "aaf0";
defparam \inst1|sram_a[0]~18 .operation_mode = "normal";
defparam \inst1|sram_a[0]~18 .output_mode = "comb_only";
defparam \inst1|sram_a[0]~18 .register_cascade_mode = "off";
defparam \inst1|sram_a[0]~18 .sum_lutc_input = "datac";
defparam \inst1|sram_a[0]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \inst2|reset_edge_det|q1 (
// Equation(s):
// \inst2|reset_edge_det|out  = (\inst2|reset_edge_det|q0~regout  & (((!J2_q1))))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|reset_edge_det|q0~regout ),
	.datab(vcc),
	.datac(\inst2|reset_edge_det|q0~regout ),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|reset_edge_det|out ),
	.regout(\inst2|reset_edge_det|q1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|reset_edge_det|q1 .lut_mask = "0a0a";
defparam \inst2|reset_edge_det|q1 .operation_mode = "normal";
defparam \inst2|reset_edge_det|q1 .output_mode = "comb_only";
defparam \inst2|reset_edge_det|q1 .register_cascade_mode = "off";
defparam \inst2|reset_edge_det|q1 .sum_lutc_input = "qfbk";
defparam \inst2|reset_edge_det|q1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \inst2|count[0] (
// Equation(s):
// \inst2|count [0] = DFFEAS(\inst1|half_n~regout  $ ((\inst2|count [0])), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[0]~31  = CARRY((\inst1|half_n~regout  & (\inst2|count [0])))
// \inst2|count[0]~31COUT1_33  = CARRY((\inst1|half_n~regout  & (\inst2|count [0])))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst1|half_n~regout ),
	.datab(\inst2|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [0]),
	.cout(),
	.cout0(\inst2|count[0]~31 ),
	.cout1(\inst2|count[0]~31COUT1_33 ));
// synopsys translate_off
defparam \inst2|count[0] .lut_mask = "6688";
defparam \inst2|count[0] .operation_mode = "arithmetic";
defparam \inst2|count[0] .output_mode = "reg_only";
defparam \inst2|count[0] .register_cascade_mode = "off";
defparam \inst2|count[0] .sum_lutc_input = "datac";
defparam \inst2|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \inst2|count[1] (
// Equation(s):
// \inst2|count [1] = DFFEAS(\inst2|count [1] $ ((((\inst2|count[0]~31 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[1]~29  = CARRY(((!\inst2|count[0]~31 )) # (!\inst2|count [1]))
// \inst2|count[1]~29COUT1_34  = CARRY(((!\inst2|count[0]~31COUT1_33 )) # (!\inst2|count [1]))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst2|count[0]~31 ),
	.cin1(\inst2|count[0]~31COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [1]),
	.cout(),
	.cout0(\inst2|count[1]~29 ),
	.cout1(\inst2|count[1]~29COUT1_34 ));
// synopsys translate_off
defparam \inst2|count[1] .cin0_used = "true";
defparam \inst2|count[1] .cin1_used = "true";
defparam \inst2|count[1] .lut_mask = "5a5f";
defparam \inst2|count[1] .operation_mode = "arithmetic";
defparam \inst2|count[1] .output_mode = "reg_only";
defparam \inst2|count[1] .register_cascade_mode = "off";
defparam \inst2|count[1] .sum_lutc_input = "cin";
defparam \inst2|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \inst2|count[2] (
// Equation(s):
// \inst2|count [2] = DFFEAS(\inst2|count [2] $ ((((!\inst2|count[1]~29 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[2]~27  = CARRY((\inst2|count [2] & ((!\inst2|count[1]~29COUT1_34 ))))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst2|count[1]~29 ),
	.cin1(\inst2|count[1]~29COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [2]),
	.cout(\inst2|count[2]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[2] .cin0_used = "true";
defparam \inst2|count[2] .cin1_used = "true";
defparam \inst2|count[2] .lut_mask = "a50a";
defparam \inst2|count[2] .operation_mode = "arithmetic";
defparam \inst2|count[2] .output_mode = "reg_only";
defparam \inst2|count[2] .register_cascade_mode = "off";
defparam \inst2|count[2] .sum_lutc_input = "cin";
defparam \inst2|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \inst2|count[3] (
// Equation(s):
// \inst2|count [3] = DFFEAS(\inst2|count [3] $ ((((\inst2|count[2]~27 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[3]~25  = CARRY(((!\inst2|count[2]~27 )) # (!\inst2|count [3]))
// \inst2|count[3]~25COUT1_35  = CARRY(((!\inst2|count[2]~27 )) # (!\inst2|count [3]))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[2]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [3]),
	.cout(),
	.cout0(\inst2|count[3]~25 ),
	.cout1(\inst2|count[3]~25COUT1_35 ));
// synopsys translate_off
defparam \inst2|count[3] .cin_used = "true";
defparam \inst2|count[3] .lut_mask = "5a5f";
defparam \inst2|count[3] .operation_mode = "arithmetic";
defparam \inst2|count[3] .output_mode = "reg_only";
defparam \inst2|count[3] .register_cascade_mode = "off";
defparam \inst2|count[3] .sum_lutc_input = "cin";
defparam \inst2|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \inst2|count[4] (
// Equation(s):
// \inst2|count [4] = DFFEAS(\inst2|count [4] $ ((((!(!\inst2|count[2]~27  & \inst2|count[3]~25 ) # (\inst2|count[2]~27  & \inst2|count[3]~25COUT1_35 ))))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[4]~23  = CARRY((\inst2|count [4] & ((!\inst2|count[3]~25 ))))
// \inst2|count[4]~23COUT1_36  = CARRY((\inst2|count [4] & ((!\inst2|count[3]~25COUT1_35 ))))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[2]~27 ),
	.cin0(\inst2|count[3]~25 ),
	.cin1(\inst2|count[3]~25COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [4]),
	.cout(),
	.cout0(\inst2|count[4]~23 ),
	.cout1(\inst2|count[4]~23COUT1_36 ));
// synopsys translate_off
defparam \inst2|count[4] .cin0_used = "true";
defparam \inst2|count[4] .cin1_used = "true";
defparam \inst2|count[4] .cin_used = "true";
defparam \inst2|count[4] .lut_mask = "a50a";
defparam \inst2|count[4] .operation_mode = "arithmetic";
defparam \inst2|count[4] .output_mode = "reg_only";
defparam \inst2|count[4] .register_cascade_mode = "off";
defparam \inst2|count[4] .sum_lutc_input = "cin";
defparam \inst2|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \inst2|count[5] (
// Equation(s):
// \inst2|count [5] = DFFEAS((\inst2|count [5] $ (((!\inst2|count[2]~27  & \inst2|count[4]~23 ) # (\inst2|count[2]~27  & \inst2|count[4]~23COUT1_36 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[5]~21  = CARRY(((!\inst2|count[4]~23 ) # (!\inst2|count [5])))
// \inst2|count[5]~21COUT1_37  = CARRY(((!\inst2|count[4]~23COUT1_36 ) # (!\inst2|count [5])))

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[2]~27 ),
	.cin0(\inst2|count[4]~23 ),
	.cin1(\inst2|count[4]~23COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [5]),
	.cout(),
	.cout0(\inst2|count[5]~21 ),
	.cout1(\inst2|count[5]~21COUT1_37 ));
// synopsys translate_off
defparam \inst2|count[5] .cin0_used = "true";
defparam \inst2|count[5] .cin1_used = "true";
defparam \inst2|count[5] .cin_used = "true";
defparam \inst2|count[5] .lut_mask = "3c3f";
defparam \inst2|count[5] .operation_mode = "arithmetic";
defparam \inst2|count[5] .output_mode = "reg_only";
defparam \inst2|count[5] .register_cascade_mode = "off";
defparam \inst2|count[5] .sum_lutc_input = "cin";
defparam \inst2|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \inst2|count[6] (
// Equation(s):
// \inst2|count [6] = DFFEAS(\inst2|count [6] $ ((((!(!\inst2|count[2]~27  & \inst2|count[5]~21 ) # (\inst2|count[2]~27  & \inst2|count[5]~21COUT1_37 ))))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[6]~19  = CARRY((\inst2|count [6] & ((!\inst2|count[5]~21 ))))
// \inst2|count[6]~19COUT1_38  = CARRY((\inst2|count [6] & ((!\inst2|count[5]~21COUT1_37 ))))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[2]~27 ),
	.cin0(\inst2|count[5]~21 ),
	.cin1(\inst2|count[5]~21COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [6]),
	.cout(),
	.cout0(\inst2|count[6]~19 ),
	.cout1(\inst2|count[6]~19COUT1_38 ));
// synopsys translate_off
defparam \inst2|count[6] .cin0_used = "true";
defparam \inst2|count[6] .cin1_used = "true";
defparam \inst2|count[6] .cin_used = "true";
defparam \inst2|count[6] .lut_mask = "a50a";
defparam \inst2|count[6] .operation_mode = "arithmetic";
defparam \inst2|count[6] .output_mode = "reg_only";
defparam \inst2|count[6] .register_cascade_mode = "off";
defparam \inst2|count[6] .sum_lutc_input = "cin";
defparam \inst2|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \inst2|count[7] (
// Equation(s):
// \inst2|count [7] = DFFEAS((\inst2|count [7] $ (((!\inst2|count[2]~27  & \inst2|count[6]~19 ) # (\inst2|count[2]~27  & \inst2|count[6]~19COUT1_38 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[7]~17  = CARRY(((!\inst2|count[6]~19COUT1_38 ) # (!\inst2|count [7])))

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[2]~27 ),
	.cin0(\inst2|count[6]~19 ),
	.cin1(\inst2|count[6]~19COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [7]),
	.cout(\inst2|count[7]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[7] .cin0_used = "true";
defparam \inst2|count[7] .cin1_used = "true";
defparam \inst2|count[7] .cin_used = "true";
defparam \inst2|count[7] .lut_mask = "3c3f";
defparam \inst2|count[7] .operation_mode = "arithmetic";
defparam \inst2|count[7] .output_mode = "reg_only";
defparam \inst2|count[7] .register_cascade_mode = "off";
defparam \inst2|count[7] .sum_lutc_input = "cin";
defparam \inst2|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \inst2|count[8] (
// Equation(s):
// \inst2|count [8] = DFFEAS((\inst2|count [8] $ ((!\inst2|count[7]~17 ))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[8]~15  = CARRY(((\inst2|count [8] & !\inst2|count[7]~17 )))
// \inst2|count[8]~15COUT1_39  = CARRY(((\inst2|count [8] & !\inst2|count[7]~17 )))

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[7]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [8]),
	.cout(),
	.cout0(\inst2|count[8]~15 ),
	.cout1(\inst2|count[8]~15COUT1_39 ));
// synopsys translate_off
defparam \inst2|count[8] .cin_used = "true";
defparam \inst2|count[8] .lut_mask = "c30c";
defparam \inst2|count[8] .operation_mode = "arithmetic";
defparam \inst2|count[8] .output_mode = "reg_only";
defparam \inst2|count[8] .register_cascade_mode = "off";
defparam \inst2|count[8] .sum_lutc_input = "cin";
defparam \inst2|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \inst2|count[9] (
// Equation(s):
// \inst2|count [9] = DFFEAS((\inst2|count [9] $ (((!\inst2|count[7]~17  & \inst2|count[8]~15 ) # (\inst2|count[7]~17  & \inst2|count[8]~15COUT1_39 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[9]~13  = CARRY(((!\inst2|count[8]~15 ) # (!\inst2|count [9])))
// \inst2|count[9]~13COUT1_40  = CARRY(((!\inst2|count[8]~15COUT1_39 ) # (!\inst2|count [9])))

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[7]~17 ),
	.cin0(\inst2|count[8]~15 ),
	.cin1(\inst2|count[8]~15COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [9]),
	.cout(),
	.cout0(\inst2|count[9]~13 ),
	.cout1(\inst2|count[9]~13COUT1_40 ));
// synopsys translate_off
defparam \inst2|count[9] .cin0_used = "true";
defparam \inst2|count[9] .cin1_used = "true";
defparam \inst2|count[9] .cin_used = "true";
defparam \inst2|count[9] .lut_mask = "3c3f";
defparam \inst2|count[9] .operation_mode = "arithmetic";
defparam \inst2|count[9] .output_mode = "reg_only";
defparam \inst2|count[9] .register_cascade_mode = "off";
defparam \inst2|count[9] .sum_lutc_input = "cin";
defparam \inst2|count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \inst2|count[10] (
// Equation(s):
// \inst2|count [10] = DFFEAS((\inst2|count [10] $ ((!(!\inst2|count[7]~17  & \inst2|count[9]~13 ) # (\inst2|count[7]~17  & \inst2|count[9]~13COUT1_40 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[10]~11  = CARRY(((\inst2|count [10] & !\inst2|count[9]~13 )))
// \inst2|count[10]~11COUT1_41  = CARRY(((\inst2|count [10] & !\inst2|count[9]~13COUT1_40 )))

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[7]~17 ),
	.cin0(\inst2|count[9]~13 ),
	.cin1(\inst2|count[9]~13COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [10]),
	.cout(),
	.cout0(\inst2|count[10]~11 ),
	.cout1(\inst2|count[10]~11COUT1_41 ));
// synopsys translate_off
defparam \inst2|count[10] .cin0_used = "true";
defparam \inst2|count[10] .cin1_used = "true";
defparam \inst2|count[10] .cin_used = "true";
defparam \inst2|count[10] .lut_mask = "c30c";
defparam \inst2|count[10] .operation_mode = "arithmetic";
defparam \inst2|count[10] .output_mode = "reg_only";
defparam \inst2|count[10] .register_cascade_mode = "off";
defparam \inst2|count[10] .sum_lutc_input = "cin";
defparam \inst2|count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \inst2|count[11] (
// Equation(s):
// \inst2|count [11] = DFFEAS(\inst2|count [11] $ (((((!\inst2|count[7]~17  & \inst2|count[10]~11 ) # (\inst2|count[7]~17  & \inst2|count[10]~11COUT1_41 ))))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[11]~9  = CARRY(((!\inst2|count[10]~11 )) # (!\inst2|count [11]))
// \inst2|count[11]~9COUT1_42  = CARRY(((!\inst2|count[10]~11COUT1_41 )) # (!\inst2|count [11]))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[7]~17 ),
	.cin0(\inst2|count[10]~11 ),
	.cin1(\inst2|count[10]~11COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [11]),
	.cout(),
	.cout0(\inst2|count[11]~9 ),
	.cout1(\inst2|count[11]~9COUT1_42 ));
// synopsys translate_off
defparam \inst2|count[11] .cin0_used = "true";
defparam \inst2|count[11] .cin1_used = "true";
defparam \inst2|count[11] .cin_used = "true";
defparam \inst2|count[11] .lut_mask = "5a5f";
defparam \inst2|count[11] .operation_mode = "arithmetic";
defparam \inst2|count[11] .output_mode = "reg_only";
defparam \inst2|count[11] .register_cascade_mode = "off";
defparam \inst2|count[11] .sum_lutc_input = "cin";
defparam \inst2|count[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \inst2|count[12] (
// Equation(s):
// \inst2|count [12] = DFFEAS(\inst2|count [12] $ ((((!(!\inst2|count[7]~17  & \inst2|count[11]~9 ) # (\inst2|count[7]~17  & \inst2|count[11]~9COUT1_42 ))))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[12]~7  = CARRY((\inst2|count [12] & ((!\inst2|count[11]~9COUT1_42 ))))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[7]~17 ),
	.cin0(\inst2|count[11]~9 ),
	.cin1(\inst2|count[11]~9COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [12]),
	.cout(\inst2|count[12]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[12] .cin0_used = "true";
defparam \inst2|count[12] .cin1_used = "true";
defparam \inst2|count[12] .cin_used = "true";
defparam \inst2|count[12] .lut_mask = "a50a";
defparam \inst2|count[12] .operation_mode = "arithmetic";
defparam \inst2|count[12] .output_mode = "reg_only";
defparam \inst2|count[12] .register_cascade_mode = "off";
defparam \inst2|count[12] .sum_lutc_input = "cin";
defparam \inst2|count[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \inst2|count[13] (
// Equation(s):
// \inst2|count [13] = DFFEAS(\inst2|count [13] $ ((((\inst2|count[12]~7 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[13]~5  = CARRY(((!\inst2|count[12]~7 )) # (!\inst2|count [13]))
// \inst2|count[13]~5COUT1_43  = CARRY(((!\inst2|count[12]~7 )) # (!\inst2|count [13]))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[12]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [13]),
	.cout(),
	.cout0(\inst2|count[13]~5 ),
	.cout1(\inst2|count[13]~5COUT1_43 ));
// synopsys translate_off
defparam \inst2|count[13] .cin_used = "true";
defparam \inst2|count[13] .lut_mask = "5a5f";
defparam \inst2|count[13] .operation_mode = "arithmetic";
defparam \inst2|count[13] .output_mode = "reg_only";
defparam \inst2|count[13] .register_cascade_mode = "off";
defparam \inst2|count[13] .sum_lutc_input = "cin";
defparam \inst2|count[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \inst2|count[14] (
// Equation(s):
// \inst2|count [14] = DFFEAS(\inst2|count [14] $ ((((!(!\inst2|count[12]~7  & \inst2|count[13]~5 ) # (\inst2|count[12]~7  & \inst2|count[13]~5COUT1_43 ))))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )
// \inst2|count[14]~3  = CARRY((\inst2|count [14] & ((!\inst2|count[13]~5 ))))
// \inst2|count[14]~3COUT1_44  = CARRY((\inst2|count [14] & ((!\inst2|count[13]~5COUT1_43 ))))

	.clk(\cy_ifclk~combout ),
	.dataa(\inst2|count [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[12]~7 ),
	.cin0(\inst2|count[13]~5 ),
	.cin1(\inst2|count[13]~5COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [14]),
	.cout(),
	.cout0(\inst2|count[14]~3 ),
	.cout1(\inst2|count[14]~3COUT1_44 ));
// synopsys translate_off
defparam \inst2|count[14] .cin0_used = "true";
defparam \inst2|count[14] .cin1_used = "true";
defparam \inst2|count[14] .cin_used = "true";
defparam \inst2|count[14] .lut_mask = "a50a";
defparam \inst2|count[14] .operation_mode = "arithmetic";
defparam \inst2|count[14] .output_mode = "reg_only";
defparam \inst2|count[14] .register_cascade_mode = "off";
defparam \inst2|count[14] .sum_lutc_input = "cin";
defparam \inst2|count[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \inst2|count[15] (
// Equation(s):
// \inst2|count [15] = DFFEAS((\inst2|count [15] $ (((!\inst2|count[12]~7  & \inst2|count[14]~3 ) # (\inst2|count[12]~7  & \inst2|count[14]~3COUT1_44 )))), GLOBAL(\cy_ifclk~combout ), !\inst25|buf_rst_n , , , , , \inst2|reset_edge_det|out , )

	.clk(\cy_ifclk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst25|buf_rst_n ),
	.aload(gnd),
	.sclr(\inst2|reset_edge_det|out ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst2|count[12]~7 ),
	.cin0(\inst2|count[14]~3 ),
	.cin1(\inst2|count[14]~3COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[15] .cin0_used = "true";
defparam \inst2|count[15] .cin1_used = "true";
defparam \inst2|count[15] .cin_used = "true";
defparam \inst2|count[15] .lut_mask = "3c3c";
defparam \inst2|count[15] .operation_mode = "normal";
defparam \inst2|count[15] .output_mode = "reg_only";
defparam \inst2|count[15] .register_cascade_mode = "off";
defparam \inst2|count[15] .sum_lutc_input = "cin";
defparam \inst2|count[15] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_slrd~I (
	.datain(!\inst9|data_out_valid~0 ),
	.oe(vcc),
	.combout(),
	.padio(cy_slrd));
// synopsys translate_off
defparam \cy_slrd~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_sloe~I (
	.datain(!\inst9|data_out_valid~0 ),
	.oe(vcc),
	.combout(),
	.padio(cy_sloe));
// synopsys translate_off
defparam \cy_sloe~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_slwr~I (
	.datain(!\inst9|state.STATE_WRITE~regout ),
	.oe(vcc),
	.combout(),
	.padio(cy_slwr));
// synopsys translate_off
defparam \cy_slwr~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
maxii_io \led1~I (
	.datain(\inst1|ef_n~regout ),
	.oe(vcc),
	.combout(),
	.padio(led1));
// synopsys translate_off
defparam \led1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
maxii_io \led2~I (
	.datain(!\inst1|half_n~regout ),
	.oe(vcc),
	.combout(),
	.padio(led2));
// synopsys translate_off
defparam \led2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
maxii_io \led3~I (
	.datain(!\inst1|ff_n~regout ),
	.oe(vcc),
	.combout(),
	.padio(led3));
// synopsys translate_off
defparam \led3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
maxii_io \led4~I (
	.datain(!\inst15|success~regout ),
	.oe(vcc),
	.combout(),
	.padio(led4));
// synopsys translate_off
defparam \led4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
maxii_io \led5~I (
	.datain(!\inst25|mem[5][0]~regout ),
	.oe(vcc),
	.combout(),
	.padio(led5));
// synopsys translate_off
defparam \led5~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
maxii_io \led6~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(led6));
// synopsys translate_off
defparam \led6~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_we_n~I (
	.datain(!\inst1|sram_we_n~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_we_n));
// synopsys translate_off
defparam \sram_we_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_oe_n~I (
	.datain(!\inst1|sram_oe_n~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_oe_n));
// synopsys translate_off
defparam \sram_oe_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_ub_n~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(sram_ub_n));
// synopsys translate_off
defparam \sram_ub_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_lb_n~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(sram_lb_n));
// synopsys translate_off
defparam \sram_lb_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_ce_n~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(sram_ce_n));
// synopsys translate_off
defparam \sram_ce_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \aud_cksel~I (
	.datain(\inst25|mem[1][3]~regout ),
	.oe(vcc),
	.combout(),
	.padio(aud_cksel));
// synopsys translate_off
defparam \aud_cksel~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \i2s_sck~I (
	.datain(\inst11|aud_sck~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(i2s_sck));
// synopsys translate_off
defparam \i2s_sck~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \i2s_ws~I (
	.datain(\inst11|aud_ws_dsd1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(i2s_ws));
// synopsys translate_off
defparam \i2s_ws~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \i2s_sd~I (
	.datain(\inst11|aud_sd_dsd2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(i2s_sd));
// synopsys translate_off
defparam \i2s_sd~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_pa1~I (
	.datain(\inst9|write_done_ext|out ),
	.oe(vcc),
	.combout(),
	.padio(cy_pa1));
// synopsys translate_off
defparam \cy_pa1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \i2s_mck~I (
	.datain(\inst11|clk_div_inst|clk2_out~4 ),
	.oe(vcc),
	.combout(),
	.padio(i2s_mck));
// synopsys translate_off
defparam \i2s_mck~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \aud_ckout~I (
	.datain(\aud_ckin~combout ),
	.oe(vcc),
	.combout(),
	.padio(aud_ckout));
// synopsys translate_off
defparam \aud_ckout~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \codec_rst_n~I (
	.datain(!\cy_pa6~combout ),
	.oe(vcc),
	.combout(),
	.padio(codec_rst_n));
// synopsys translate_off
defparam \codec_rst_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data_req~I (
	.datain(\inst11|data_req~0 ),
	.oe(vcc),
	.combout(),
	.padio(data_req));
// synopsys translate_off
defparam \data_req~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \data_ok~I (
	.datain(\inst1|rd_req_det|out ),
	.oe(vcc),
	.combout(),
	.padio(data_ok));
// synopsys translate_off
defparam \data_ok~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fifoadr[1]~I (
	.datain(\inst9|state.STATE_WRITE~regout ),
	.oe(\inst9|fifoadr[1]~0_combout ),
	.combout(),
	.padio(cy_fifoadr[1]));
// synopsys translate_off
defparam \cy_fifoadr[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \cy_fifoadr[0]~I (
	.datain(\inst9|state.STATE_WRITE~regout ),
	.oe(\inst9|fifoadr[1]~0_combout ),
	.combout(),
	.padio(cy_fifoadr[0]));
// synopsys translate_off
defparam \cy_fifoadr[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[17]~I (
	.datain(\inst1|sram_a[17]~0_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[17]));
// synopsys translate_off
defparam \sram_addr[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[16]~I (
	.datain(\inst1|sram_a[16]~2_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[16]));
// synopsys translate_off
defparam \sram_addr[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[15]~I (
	.datain(\inst1|sram_a[15]~3_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[15]));
// synopsys translate_off
defparam \sram_addr[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[14]~I (
	.datain(\inst1|sram_a[14]~4_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[14]));
// synopsys translate_off
defparam \sram_addr[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[13]~I (
	.datain(\inst1|sram_a[13]~5_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[13]));
// synopsys translate_off
defparam \sram_addr[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[12]~I (
	.datain(\inst1|sram_a[12]~6_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[12]));
// synopsys translate_off
defparam \sram_addr[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[11]~I (
	.datain(\inst1|sram_a[11]~7_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[11]));
// synopsys translate_off
defparam \sram_addr[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[10]~I (
	.datain(\inst1|sram_a[10]~8_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[10]));
// synopsys translate_off
defparam \sram_addr[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[9]~I (
	.datain(\inst1|sram_a[9]~9_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[9]));
// synopsys translate_off
defparam \sram_addr[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[8]~I (
	.datain(\inst1|sram_a[8]~10_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[8]));
// synopsys translate_off
defparam \sram_addr[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[7]~I (
	.datain(\inst1|sram_a[7]~11_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[7]));
// synopsys translate_off
defparam \sram_addr[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[6]~I (
	.datain(\inst1|sram_a[6]~12_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[6]));
// synopsys translate_off
defparam \sram_addr[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[5]~I (
	.datain(\inst1|sram_a[5]~13_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[5]));
// synopsys translate_off
defparam \sram_addr[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[4]~I (
	.datain(\inst1|sram_a[4]~14_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[4]));
// synopsys translate_off
defparam \sram_addr[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[3]~I (
	.datain(\inst1|sram_a[3]~15_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[3]));
// synopsys translate_off
defparam \sram_addr[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[2]~I (
	.datain(\inst1|sram_a[2]~16_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[2]));
// synopsys translate_off
defparam \sram_addr[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[1]~I (
	.datain(\inst1|sram_a[1]~17_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[1]));
// synopsys translate_off
defparam \sram_addr[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 8mA
maxii_io \sram_addr[0]~I (
	.datain(\inst1|sram_a[0]~18_combout ),
	.oe(\inst1|sram_a[17]~1_combout ),
	.combout(),
	.padio(sram_addr[0]));
// synopsys translate_off
defparam \sram_addr[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
