{
  "verilog.linting.linter": "verilator",
  "verilog.formatting.verilogHDL.formatter": "verible-verilog-format",
  "C_Cpp.errorSquiggles": "disabled"
}
