

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Miscellaneous UVM Properties </title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Miscellaneous UVM Properties ">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Miscellaneous UVM Properties " />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="MiscellaneousUVMProperties"
		  data-hnd-context="148"
		  data-hnd-title="Miscellaneous UVM Properties "
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedUVM.html">Advanced UVM</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedUVM.html" title="Advanced UVM" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="CrossCoverage.html" title="Cross Coverage" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="UVMNameformatpattern.html" title="UVM Name format pattern" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Miscellaneous UVM Properties </h2>

            <div class="main-content">
                
<p class="rvps12"><a name="uvm_reg_access"></a><span class="rvts15">uvm_reg_access</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">If all fields in a register are software readable then the software access of register will be "RO", similarly &nbsp;for writeable fields. In case fields in a register are readable as well as writeable or have other special access, then register access will be "RW".</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts392">Example</span><span class="rvts15">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_reg_access/uvm_reg_access.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_reg_access/uvm_reg_access.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_reg_access/uvm_reg_access.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_reg_access/uvm_reg_access.rdl">SystemRDL</a></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 673px; height : 316px; padding : 1px;" src="lib/NewItem5096.png"></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 580px; height : 197px; padding : 1px;" src="lib/NewItem5097.png"></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">SystemRDL</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property uvm_reg_access { type = boolean; component = addrmap ; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">addrmap block1 {</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; name &nbsp;= "block1 Address Map";</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; </span><span class="rvts385">uvm_reg_access = true ;</span></p>
   <p class="rvps12"><span class="rvts385"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = w;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; onwrite=w;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; reg reg2 {&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = r;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; onread=r;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; reg2 reg2 @0x4;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">Generated UVM Output</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts356">`ifndef CLASS_block1_reg1</span></p>
   <p class="rvps12"><span class="rvts356">`define CLASS_block1_reg1</span></p>
   <p class="rvps12"><span class="rvts356">class block1_reg1 extends uvm_reg;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; `uvm_object_utils(block1_reg1)</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; rand uvm_reg_field f1;/**/</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; function new(string name = "block1_reg1");</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, 32, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; this.f1 = uvm_reg_field::type_id::create("f1");</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; this.f1.configure(.parent(this), .size(32), .lsb_pos(0), .access("WO"),&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">.volatile(0), .reset(32'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps12"><span class="rvts356">endclass</span></p>
   <p class="rvps12"><span class="rvts356">`endif</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts15">uv</span><a name="uvm_package"></a><span class="rvts15">m_package</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts14">This property customizes the package name in the generated UVM output.</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts392">Example</span><span class="rvts15">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_package/uvm_package.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_package/uvm_package.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_package/uvm_package.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_package/uvm_package.rdl">SystemRDL</a></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 651px; height : 369px; padding : 1px;" src="lib/NewItem5094.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 771px; height : 177px; padding : 1px;" src="lib/NewItem5095.png"></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts15">SystemRDL</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts356">property uvm_package { type = string; component = addrmap | regfile; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">// chip : chip1</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">addrmap chip1 {</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; name = "chip1 Address Map";</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">uvm_package = "foo</span><span class="rvts356">";</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; addrmap block1 {</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; name &nbsp;= "block1 Address Map";</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; addrmap reggroup1 {</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; name &nbsp;= "reggroup1 Address Map";</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; onread=r;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; onwrite=w;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; reggroup1 &nbsp;reggroup1 @0x0;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; block1 &nbsp;block1 @0x0;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; };</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts15">Generated UVM Output</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts356">`ifndef </span><span class="rvts385">FOO</span></p>
   <p class="rvps12"><span class="rvts356">`define </span><span class="rvts385">FOO</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">package </span><span class="rvts385">foo</span><span class="rvts356">;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; import uvm_pkg::*;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; `include "uvm_macros.svh"</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; `include "uvm_package.regmem.sv"</span></p>
   <p class="rvps12"><span class="rvts356">endpackage</span></p>
   <p class="rvps12"><span class="rvts356">`endif</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts35">uvm_runti</span><a name="uvm_runtime_buswidth"></a><span class="rvts35">me_buswidth</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps11"><span class="rvts35">System Rdl Input:</span></p>
<p class="rvps11"><span class="rvts35"><br/></span></p>
<div class="rvps11">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts370">property chip {type=boolean; component=addrmap; };&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">property refpath {type=string; component=addrmap; };&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">property uvm_runtime_buswidth {type=boolean; component=addrmap;};&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;refpath = "./block.ipxact.xml:b1";&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">};&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">addrmap top {</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">uvm_runtime_buswidth=true;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;block1 check1 @0x110;</span></p>
   <p class="rvps11"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps11"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts60"></span><br/><span class="rvts60"><br/></span></p>
<p class="rvps11"><span class="rvts35">UVM Output:</span></p>
<p class="rvps11"><span class="rvts35"><br/></span></p>
<div class="rvps11">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px; height: 27px;">
   <p class="rvps11"><span class="rvts370">.</span></p>
   <p class="rvps11"><span class="rvts370">..</span></p>
   <p class="rvps11"><span class="rvts370">…</span></p>
   <p class="rvps11"><span class="rvts370">rand top_b1 check1;</span></p>
   <p class="rvps11"><span class="rvts370">int</span><span class="rvts373"> unsigned bus_n_bytes = 4;</span></p>
   <p class="rvps2"><span class="rvts387"><br/></span></p>
   <p class="rvps11"><span class="rvts370">// Function : new</span></p>
   <p class="rvps11"><span class="rvts370">function new(string name = "top_block");</span></p>
   <p class="rvps11"><span class="rvts370">super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts387"><br/></span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Function : build</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;virtual function void build();</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//define default map and add reg/regfiles</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map= create_map("default_map", 'h0, </span><span class="rvts373">bus_n_bytes</span><span class="rvts370">, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; ..</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; ...</span></p>
   <p class="rvps2"><span class="rvts387"><br/></span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;// Function : set_bus_n_bytes</span></p>
   <p class="rvps11"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;virtual function void set_bus_n_bytes(int unsigned i_bus_n_bytes);</span></p>
   <p class="rvps11"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bus_n_bytes = i_bus_n_bytes;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;..</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps11"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts63">[uvm loc=buil</span><a name="build_top"></a><span class="rvts63">d_top]&lt;user_code&gt;[/uvm]</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts72">IDS now supports the "[uvm loc=build_top]&lt;user_code&gt;[/uvm] property", which enables users to add custom code just beneath the build function on each block individually.</span></p>
<p class="rvps2"><span class="rvts833"></span><br/><span class="rvts799">Example</span><span class="rvts63">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/B2178_reg_block/B2178_reg_block.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/B2178_reg_block/B2178_reg_block.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/B2181/B2181.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/B2178_reg_block/B2178_reg_block.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts63">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4925.png"></p>
<p class="rvps3"><span class="rvts63"><br/></span></p>
<p class="rvps2"><span class="rvts63">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts63"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4926.png"></p>
<p class="rvps3"><span class="rvts63"><br/></span></p>
<p class="rvps2"><span class="rvts63">SystemRDL</span><br/><span class="rvts63"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts397">property chip {type=boolean; component=addrmap;};</span></p>
   <p class="rvps2"><span class="rvts403">property doc {type=string; component=addrmap;};</span></p>
   <p class="rvps2"><span class="rvts397">addrmap block1{</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;</span><span class="rvts403">doc= "[uvm loc=build_top]&lt;custom_code&gt;[/uvm]";</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;reg reg1{</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;}f1[31:0]=0;</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;};reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts397">};</span></p>
   <p class="rvps2"><span class="rvts397">addrmap chip1{</span></p>
   <p class="rvps2"><span class="rvts397">chip=true;</span></p>
   <p class="rvps2"><span class="rvts397">block1 block1;</span></p>
   <p class="rvps2"><span class="rvts397">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts397"><br/></span></p>
<p class="rvps2"><span class="rvts63">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts63"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts397">*----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts397">Class &nbsp; &nbsp; &nbsp; : block1_block</span></p>
   <p class="rvps2"><span class="rvts397">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts397">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts397">`ifndef CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts397">`define CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts397">class block1_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(block1_block)</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;rand block1_reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;// Function : new</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;function new(string name = "block1_block");</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;// Function : build</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts403">&lt;custom_code&gt;</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//define default map and add reg/regfiles</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//REG1</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1 = block1_reg1::type_id::create("reg1");</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1.configure(this, null, "reg1");</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1.build();</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map.add_reg( reg1, 'h0, "RW");</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lock_model();</span></p>
   <p class="rvps2"><span class="rvts397"></span><br/><span class="rvts397">. . . .</span><br/><span class="rvts397">. . . .</span><br/><span class="rvts397">. . . .</span><br/><span class="rvts397">&nbsp; block1.build();</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map.add_submap(block1.default_map, 'h0);</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lock_model();</span></p>
   <p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts397">endclass</span></p>
   <p class="rvps2"><span class="rvts397">`endif</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts397"><br/></span></p>
<p class="rvps2"><span class="rvts15">uvm.alter_access</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">A new property uvm.alter_access=true has been implement to alter the UVM accesses. This property will be applied on the top level chip/block of the hierarchy. The problem which we currently face is that if, register access is “wo” then there is a restriction on fields to be wo/rw. &nbsp;So, in case of field access w1t/w1c and register access is “wo” there will be a restriction on field. To solve this problem </span><span class="rvts37">w1t/w1c access is converted to “wo” access in UVM, and callback is used to toggle/clear value</span><span class="rvts994">.&nbsp;</span></p>
<p class="rvps2"><span class="rvts994"><br/></span></p>
<p class="rvps12"><span class="rvts14">The callback example has been shown below:</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts392">Example</span><span class="rvts15">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_alter_access/uvm_alter_access.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_alter_access/uvm_alter_access.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_alter_access/uvm_alter_access.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_alter_access/uvm_alter_access.rdl">SystemRDL</a></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 632px; height : 188px; padding : 1px;" src="lib/NewItem5126.png"></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 667px; height : 175px; padding : 1px;" src="lib/NewItem5127.png"></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">SystemRDL</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property uvm_alter_access { type = boolean; component = addrmap ; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp;property sw_access {type = string; component =mem|reg; }; &nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; addrmap block1 {</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; </span><span class="rvts385">uvm_alter_access = true ;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;sw_access = "wo" ;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = w;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; onwrite=woclr;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps12"><span class="rvts356">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps12"><span class="rvts356"><br/></span></p>
   <p class="rvps12"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts356">&nbsp;</span><span class="rvts15">Callback Snippet:</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
    <li class="rvps72 noindent"><span class="rvts209">Callback class for w1c:</span></li>
   </ol>
   <p class="rvps2"><span class="rvts356">class </span><span class="rvts367">w1c_cbs</span><span class="rvts356"> extends </span><span class="rvts367">uvm_reg_cbs</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts367">…..</span></p>
   <p class="rvps2"><span class="rvts356">if (kind == UVM_PREDICT_WRITE) begin</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; value = previous &amp; (~value);</span></p>
   <p class="rvps2"><span class="rvts367">…….</span></p>
   <p class="rvps2"><span class="rvts356">Endclass</span></p>
   <ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
    <li value="2" class="rvps72 noindent"><span class="rvts209">Callback class for w1c:</span></li>
   </ol>
   <p class="rvps2"><span class="rvts356">class </span><span class="rvts367">w1t_cbs</span><span class="rvts356"> extends </span><span class="rvts367">uvm_reg_cbs</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts367">…..</span></p>
   <p class="rvps2"><span class="rvts356">if (kind == UVM_PREDICT_WRITE) begin</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; value = previous ^ value;</span></p>
   <p class="rvps2"><span class="rvts367">…….</span></p>
   <p class="rvps2"><span class="rvts356">endclass</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts323"><br/></span></p>
<p class="rvps2"><span class="rvts15">Callback Registration:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">// Registering callback class instances with register fields</span></p>
   <p class="rvps2"><span class="rvts356">w1c_cbs Reg1_Fld1_cb;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;Reg1_Fld1_cb = w1c_cbs::type_id::create("Reg1_Fld1_cb");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;uvm_callbacks#(uvm_reg_field,w1c_cbs)::add (Reg1.Fld1,Reg1_Fld1_cb);</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps37"><a name="uvm_contxt"></a><span class="rvts31">uvm_contxt</span></p>
<p class="rvps37"><span class="rvts36"><br/></span></p>
<p class="rvps37"><span class="rvts36">When we have a register file with registers further having multiple instances and for instance override, we pass the path name to the create function.</span></p>
<p class="rvps37"><span class="rvts36">In other words, we can say that to override the values to be programmed to the register field through the UVM factory but not using the override by type but</span><span class="rvts55"> override by instance.</span></p>
<p class="rvps37"><span class="rvts34">In that case we have a property </span><span class="rvts128">“uvm_contxt”</span><span class="rvts34"> . Using this, we can give the path name to create the function.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps37"><span class="rvts126">SystemRDL Example:</span></p>
<p class="rvps37"><span class="rvts126"><br/></span></p>
<div class="rvps37">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps37"><span class="rvts238"><br/></span></p>
   <p class="rvps37"><span class="rvts238">&nbsp;&nbsp;</span><span class="rvts370">`ifndef IDS_UDP</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;property uvm_contxt { type = string; component = regfile | reg; };</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;`endif</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps37"><span class="rvts370">addrmap Block1 {</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;name&nbsp; = "Block1 Address Map";</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;reg Reg1 {&nbsp;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_contxt = uvm_test_top:get_full_name();</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count =3;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts373">uvm_contxt = "uvm_test_top:get_full_name()"</span><span class="rvts370">;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps37"><span class="rvts370">&nbsp;&nbsp;Reg1 Reg1[4] @0x00;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps37"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps37"><span class="rvts29"><br/></span></p>
<p class="rvps37"><span class="rvts126">IDSWord Example:</span></p>
<p class="rvps37"><span class="rvts126"><br/></span></p>
<p class="rvps387"><span class="rvts995">&nbsp;</span><img alt="" style="width : 784px; height : 265px; padding : 1px;" src="lib/NewItem3863.png"></p>
<p class="rvps387"><span class="rvts126"><br/></span></p>
<p class="rvps37"><span class="rvts126">IDSExcel Example:</span></p>
<p class="rvps37"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 783px; height : 91px; padding : 1px;" src="lib/NewItem3862.png"></p>
<p class="rvps386"><span class="rvts995"><br/></span></p>
<p class="rvps8"><span class="rvts35">Generated UVM output:</span></p>
<div class="rvps8">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps35"><span class="rvts518">foreach (Reg1[Reg1_i])</span></p>
   <p class="rvps35"><span class="rvts518">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps35"><span class="rvts518">&nbsp;Reg1[Reg1_i] = Block1_Reg1::type_id::create($sformatf("Reg1['h%0x]",Reg1_i)</span><span class="rvts517">,,{"uvm_test_top.", get_full_name()}</span><span class="rvts518">);</span></p>
   <p class="rvps35"><span class="rvts518">Reg1[Reg1_i].configure(this, null,$sformatf("Reg1['h%0x]", Reg1_i));</span></p>
   <p class="rvps35"><span class="rvts518">&nbsp;Reg1[Reg1_i].build();</span></p>
   <p class="rvps35"><span class="rvts518">&nbsp;&nbsp;end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps8"><span class="rvts35">Note: </span><span class="rvts34">Users can give the property value as a single string or multi string separated with a colon. In this multi string value one should be a string and the other can be a function as mentioned in the example above.</span></p>
<p class="rvps2"><span class="rvts31">Sup</span><a name="Support_of_signals"></a><span class="rvts31">port of Signals in reset/default in UVM RAL</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts36">“Signals” create, named external ports, in the block or chip level ,and connect certain internal design signals to the external world in RTL design.</span></p>
<p class="rvps2"><span class="rvts34">As per SystemRDL standard, signals could be applied to reset values of a field and </span><span class="rvts42">&nbsp;also the values for reset through dynamically.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_resetsignal/uvm_resetsignal.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_resetsignal/uvm_resetsignal.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_resetsignal/uvm_resetsignal.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_resetsignal/uvm_resetsignal.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 611px; height : 295px; padding : 1px;" src="lib/NewItem5366.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 711px; height : 172px; padding : 1px;" src="lib/NewItem5367.png"></p>
<h3 class="rvps388"><span class="rvts0"><span class="rvts35">SystemRDL</span></span></h3>
<div class="rvps388">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property uvm_resetsignal {type=boolean;component=addrmap;};</span></p>
   <p class="rvps57"><span class="rvts370">addrmap foo {</span></p>
   <p class="rvps57"><span class="rvts370">signal { signalwidth=8;} mySig0[8];</span></p>
   <p class="rvps57"><span class="rvts373">uvm_resetsignal=true</span><span class="rvts370">;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;reg {&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reset=mySig0;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} a[8];</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} reg1[3];</span></p>
   <p class="rvps57"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">class foo_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_utils(foo_block)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">virtual &nbsp;foo_intr_if intr_hw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand uvm_reg_field a;/**/</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "foo_block");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts373">uvm_config_db #(virtual foo_intr_if)::get(null,"*","foo_hif",foo_hw);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; //define default map and add reg/regfiles</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; //REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; foreach (reg1[reg1_i])</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg1[reg1_i] = foo_reg1::type_id::create($sformatf("reg1['h%0x]", reg1_i));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg1[reg1_i].configure(this, null,$sformatf("reg1['h%0x]", reg1_i));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg1[reg1_i].build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; foreach (reg1[reg1_i])</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts373">default_map.add_reg( reg1[reg1_i], 'h0 + reg1_i * 'h4, "RW");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; lock_model();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370">endclass</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts36">Also we will create an interface file for support of signals in reset / default in UVM RAL.</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps384"><a name="type = " nomem=""></a><span class="rvts15">type = "nomem"</span></p>
<p class="rvps384"><span class="rvts14"><br/></span></p>
<p class="rvps384"><span class="rvts14">In IDS, by default external regfile which contain a single register inside it, it is treated as a memory and the class extends from uvm_mem.</span><span class="rvts37">&nbsp;</span><span class="rvts14">IDS property “type = nomem” which is identical to "map_type=nomem" UDP in SystemRDL. It is applied on the external regfile which contains only a single register and the regfile and register inside register classes extend with uvm_reg_file and uvm_reg respectively. It is only supported in UVM.</span></p>
<p class="rvps384"><span class="rvts14"><br/></span></p>
<p class="rvps384"><span class="rvts15">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/map_type/map_type.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/map_type/map_type.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/map_type/map_type.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/map_type/map_type.rdl">SystemRDL</a></p>
<p class="rvps385"><span class="rvts209"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5253.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5254.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property map_type { type=string; component=addrmap|reg;}; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;addrmap agnisys_tc_csr {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; addrmap EXTERN_REGFILE_ARRAY {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;addrmap ARRAY_DEPTH {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">map_type = "nomem";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg MEMORY_WORD {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } rw_ield_t[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;MEMORY_WORD MEMORY_WORD[4];</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;ARRAY_DEPTH ARRAY_DEPTH[4];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; EXTERN_REGFILE_ARRAY &nbsp;EXTERN_REGFILE_ARRAY;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><a name="uvm_add_regmap_offset"></a><span class="rvts35">uvm_add_regmap_offset</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">This property is used with the “uvm_add_regmap” property, using this we can change the offset of the regmap generated by “uvm_add_regmap”. The syntax to use this property is uvm_add_regmap_offset=”&lt;name&gt;:&lt;base address&gt;”.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_add_regmap_offset/uvm_add_regmap_offset.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_add_regmap_offset/uvm_add_regmap_offset.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_add_regmap_offset/uvm_add_regmap_offset.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_add_regmap_offset/uvm_add_regmap_offset.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 811px; height : 528px; padding : 1px;" src="lib/NewItem5268.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 810px; height : 228px; padding : 1px;" src="lib/NewItem5269.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property uvm_add_regmap {type=string; component=addrmap;};</span></p>
   <p class="rvps2"><span class="rvts370">property uvm_add_regmap_offset {type=string; component=addrmap;};&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">property chip {type=boolean; component=addrmap;};</span></p>
   <p class="rvps2"><span class="rvts370">reg regA {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;field {}F1;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block_1 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;regA regA;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block_2 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;regA regA;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block_3 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;regA regA;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap chip {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; chip=true;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; uvm_add_regmap = "map1:0x40000";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; block_1 b1[2] @0x10;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; </span><span class="rvts431">b1-&gt;uvm_add_regmap_offset = "map1:0x20";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; block_2 b2 @0x30;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; block_3 b3 @0x40;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap top {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; chip=true;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; uvm_add_regmap = "map1:0x40000,map2:0x200000";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;chip c1 @30000;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp; </span><span class="rvts431">c1-&gt;uvm_add_regmap_offset = "map2:0x200,map1:0x300";</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">UVM Output:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">`ifndef CLASS_top_block</span></p>
   <p class="rvps2"><span class="rvts370">`define CLASS_top_block</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;class top_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(top_block)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rand c1_block c1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_map map1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_map map2;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;function new(string name = "top_block");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//define default map and add reg/regfiles</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;map1&nbsp; = create_map("map1", 'h40000, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;map2&nbsp; = create_map("map2", 'h200000, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//C1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;c1 = c1_block::type_id::create("c1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;c1.configure(this, "c1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;c1.build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map.add_submap(c1.default_map, 'h7530);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;map1.add_submap(c1.map1, </span><span class="rvts431">'h300</span><span class="rvts370">);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;map2.add_submap(c1.map2, </span><span class="rvts431">'h200</span><span class="rvts370">);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lock_model();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;endclass</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;`endif</span></p>
   <p class="rvps2"><span class="rvts370">....</span></p>
   <p class="rvps2"><span class="rvts370">....</span></p>
   <p class="rvps2"><span class="rvts370">class c1_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(c1_block)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rand b1_block b1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rand b2_block b2;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rand b3_block b3;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_map map1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_map map2;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;function new(string name = "c1_block");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//define default map and add reg/regfiles</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map= create_map("default_map", 'h7530, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;map1&nbsp; = create_map("map1", 'h40000, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;map2&nbsp; = create_map("map2", 'h200000, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//B1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;b1 = b1_block::type_id::create("b1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;b1.configure(this, "b1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;b1.build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map.add_submap(b1.default_map, 'h10);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;map1.add_submap(b1.map1, </span><span class="rvts431">'h20</span><span class="rvts370">);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;map2.add_submap(b1.map2, 'h10);</span></p>
   <p class="rvps2"><span class="rvts370">....</span></p>
   <p class="rvps2"><span class="rvts370">....</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">uvm_ma</span><a name="uvm_map"></a><span class="rvts35">p</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">This property c</span><span class="rvts36">hanges the name of the default map in the UVM output</span><span class="rvts996">.</span></p>
<p class="rvps2"><span class="rvts996"><br/></span></p>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_map/uvm_map.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_map/uvuvm_mapm_lock_model.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_map/uvm_map.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_map/uvm_map.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts996"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts996"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 545px; height : 275px; padding : 1px;" src="lib/NewItem5178.png"></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><span class="rvts34"> &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 710px; height : 207px; padding : 1px;" src="lib/NewItem5179.png"></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property uvm_map { type = string; component = addrmap; };</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts373"> uvm_map = "register_map";</span></p>
   <p class="rvps2"><span class="rvts373"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth = 8;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } field1[1:0] = 2'h0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } field2[3:2] = 2'h0;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; reg reg2 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth = 8;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = na;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } field1[1:0] = 2'h0;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; reg2 reg2 @0x1;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">`ifndef CLASS_block1_reg1</span></p>
   <p class="rvps2"><span class="rvts370">`define CLASS_block1_reg1</span></p>
   <p class="rvps2"><span class="rvts370">class block1_reg1 extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_utils(block1_reg1)</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand uvm_reg_field field1;/**/</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand uvm_reg_field field2;/**/</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "block1_reg1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, 8, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.field1 = uvm_reg_field::type_id::create("field1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.field1.configure(.parent(this), .size(2), .lsb_pos(0), .access("RW"), .volatile(0), .reset(2'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.field2 = uvm_reg_field::type_id::create("field2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.field2.configure(.parent(this), .size(2), .lsb_pos(2), .access("RW"), .volatile(0), .reset(2'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370">endclass</span></p>
   <p class="rvps2"><span class="rvts370">`endif</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">`ifndef CLASS_block1_reg2</span></p>
   <p class="rvps2"><span class="rvts370">`define CLASS_block1_reg2</span></p>
   <p class="rvps2"><span class="rvts370">class block1_reg2 extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_utils(block1_reg2)</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand uvm_reg_field field1;/**/</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "block1_reg2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, 8, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.field1 = uvm_reg_field::type_id::create("field1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.field1.configure(.parent(this), .size(2), .lsb_pos(0), .access("RW"), .volatile(0), .reset(2'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370">endclass</span></p>
   <p class="rvps2"><span class="rvts370">`endif</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">`ifndef CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts370">`define CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts370">class block1_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_utils(block1_block)</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand block1_reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand block1_reg2 reg2;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; uvm_reg_map register_map;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "block1_block");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; //define default map and add reg/regfiles</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; register_map= create_map("register_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; default_map = register_map;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; //REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1 = block1_reg1::type_id::create("reg1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1.configure(this, null, "reg1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1.build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; register_map.add_reg( reg1, 'h0, "RW");</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; //REG2</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg2 = block1_reg2::type_id::create("reg2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg2.configure(this, null, "reg2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg2.build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; register_map.add_reg( reg2, 'h1, "RW");</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; lock_model();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Property "uvm_map_access</span><a name="uvm_map_access"></a><span class="rvts35">" and "uvm_map_notpresent"</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts34">Property uvm_map_access is applied at the component to change the register sw access of user defined map or default map and uvm_map_notpresent property is applied at the component to remove that register from the particular user defined map or default map and both the properties should be applied with uvm_add_regmap.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">System RDL:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property uvm_add_regmap_offset {type=string; component=addrmap|reg;}; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">property uvm_map_access {type=string; component=reg;}; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">property uvm_map_notpresent {type=string; component=reg;};</span><span class="rvts370">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">property chip {type=boolean; component=addrmap;};</span></p>
   <p class="rvps2"><span class="rvts370">reg regA {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; field {}F1;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block_1 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; regA regA;</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts369">regA-&gt;uvm_add_regmap_offset="map1:0x4";</span></p>
   <p class="rvps2"><span class="rvts373"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">regA-&gt;uvm_map_access="map1:RO";</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block_2 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; regA regA;</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">regA-&gt;uvm_map_notpresent="map1";</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block_3 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; regA regA;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap chip {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; chip=true;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; block_1 b1 @0x10;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; b1-&gt;uvm_add_regmap_offset = "map1:0x20";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; block_2 b2 @0x30;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; block_3 b3 @0x40;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap top {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; chip=true;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; uvm_add_regmap &nbsp; &nbsp; = "map1:0x40000";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; chip c1 @30000;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; c1-&gt;uvm_add_regmap_offset = "map1:0x200";</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts386">Example:</span><span class="rvts21"> </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_add_regmap/uvm_add_regmap.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_add_regmap/uvm_add_regmap.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_add_regmap/uvm_add_regmap.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_add_regmap/uvm_add_regmap.rdl">SystemRDL</a><span class="rvts60"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts60"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts386">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps22"><img alt="" style="padding : 1px;" src="lib/NewItem5266.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts60">For making chip in chip in IDSNG ref this chip into other chip in the other file like given below</span></p>
<p class="rvps22"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><img alt="" style="width : 624px; height : 165px;" src="lib/NewItem4400.png"></p>
<p class="rvps22"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts386">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5267.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts386">SystemRDL</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts387">property uvm_add_regmap {type=string; component=addrmap;};</span></p>
   <p class="rvps2"><span class="rvts387">property chip {type=boolean; component=addrmap;};</span></p>
   <p class="rvps2"><span class="rvts387"><br/></span></p>
   <p class="rvps2"><span class="rvts387">addrmap chip1{</span></p>
   <p class="rvps2"><span class="rvts387">uvm_add_regmap = "map1:0x100,map2:0x200";</span></p>
   <p class="rvps2"><span class="rvts387">chip = true;</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp;addrmap block1{</span></p>
   <p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg reg1{</span></p>
   <p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">field{</span></p>
   <p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">sw= rw;</span></p>
   <p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">hw= rw;</span></p>
   <p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">}f1[31:0];</span></p>
   <p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">};reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts387"><br/></span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp; };block1 block1;</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp; addrmap block2{</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; reg reg1{</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field{</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw= rw;</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw= rw;</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; }f1[31:0];</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; };reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts387">&nbsp; };block2 block2;</span></p>
   <p class="rvps2"><span class="rvts387">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts386">UVM Output:</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">default_map= create_map("default_map", 'h10, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;map1&nbsp; = create_map("map1", 'h40000, 4, UVM_BIG_ENDIAN, 1);&nbsp;</span></p>
   <p class="rvps22"><span class="rvts373">//uvm_add_regmap_offset create map1</span></p>
   <p class="rvps22"><span class="rvts304">.</span></p>
   <p class="rvps22"><span class="rvts304">. .</span></p>
   <p class="rvps22"><span class="rvts304">. . .&nbsp;</span></p>
   <p class="rvps22"><span class="rvts370">default_map.add_reg( regA, 'h0, "RW");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">map1.add_reg(regA, 'h4, "RO");&nbsp;</span></p>
   <p class="rvps22"><span class="rvts373">//uvm_map_access changes the access from rw to ro and offset from ‘h0 to ‘h4 of REGA through uvm_add_regmap_offset</span></p>
   <p class="rvps22"><span class="rvts304">.</span></p>
   <p class="rvps22"><span class="rvts304">. .&nbsp;</span></p>
   <p class="rvps22"><span class="rvts304">. . .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">default_map.add_reg( regA, 'h0, "RW");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;// map1 did not get generate because of uvm_map_notpresent property applied at block_2 regA.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts373"><br/></span></p>
<p class="rvps2"><span class="rvts15">volati</span><a name="volatile"></a><span class="rvts15">le</span></p>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example</span><span class="rvts15">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/volatile/volatile.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/volatile/volatile.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/volatile/volatile.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/volatile/volatile.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts373"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts373"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 573px; height : 279px; padding : 1px;" src="lib/NewItem5191.png"></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 651px; height : 239px; padding : 1px;" src="lib/NewItem5192.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property volatile { type = boolean; component = field; };</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">addrmap volatile {</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; </span><span class="rvts385">volatile = true ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg reg2 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg2 reg2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated UVM Output:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">/*----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">Class &nbsp; &nbsp; &nbsp; : </span><span class="rvts385">volatile_reg1</span></p>
   <p class="rvps2"><span class="rvts356">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts356">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts356">`ifndef CLASS_volatile_reg1</span></p>
   <p class="rvps2"><span class="rvts356">`define CLASS_volatile_reg1</span></p>
   <p class="rvps2"><span class="rvts356">class </span><span class="rvts385">volatile_reg1</span><span class="rvts356"> extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `uvm_object_utils(</span><span class="rvts385">volatile_reg1</span><span class="rvts356">)</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand uvm_reg_field f1;/**/</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; function new(string name = "</span><span class="rvts385">volatile_reg1</span><span class="rvts356">");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, 32, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; this.f1 = uvm_reg_field::type_id::create("f1");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; this.f1.configure(.parent(this), .size(32), .lsb_pos(0), .access("RW"), .volatile(1), .reset(32'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">endclass</span></p>
   <p class="rvps2"><span class="rvts356">`endif</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">uvm_guard_band</span></p>
<p class="rvps2"><a name="uvm_guard_band"></a><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts14">If the property uvm_guard_band is applied at top level module then it removes the default guard banding from the UVM classes.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_guard_band/uvm_guard_band.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_guard_band/uvm_guard_band.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_guard_band/uvm_guard_band.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_guard_band/uvm_guard_band.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts202"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 598px; height : 187px; padding : 1px;" src="lib/NewItem5274.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 603px; height : 109px; padding : 1px;" src="lib/NewItem5275.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property uvm_guard_band { type = boolean; component = addrmap ; };</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">addrmap block1 {</span></p>
   <p class="rvps2"><span class="rvts385">uvm_guard_band = false ;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">package block1_block_regmem_pkg;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; import uvm_pkg::*;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `include "uvm_macros.svh"</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `include "uvm_guard_band.regmem.sv"</span></p>
   <p class="rvps2"><span class="rvts356">endpackage</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">/*----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">Class &nbsp; &nbsp; &nbsp; : block1_reg1</span></p>
   <p class="rvps2"><span class="rvts356">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts356">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">class block1_reg1 extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `uvm_object_utils(block1_reg1)</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand uvm_reg_field f1;/**/</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; function new(string name = "block1_reg1");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, 32, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><a name="uvm_regmodel"></a><span class="rvts15">uvm_regmodel</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts34">Using this property we specify the name of the the top level of generated reg_model.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_regmodel/uvm_regmodel.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_regmodel/uvm_regmodel.xlsx">IDS-Excel</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 674px; height : 443px; padding : 1px;" src="lib/NewItem5279.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Sequence View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 677px; height : 368px; padding : 1px;" src="lib/NewItem5278.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 652px; height : 251px; padding : 1px;" src="lib/NewItem5280.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">class uvm_seq_seq extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_utils(uvm_seq_seq)</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; uvm_status_e status;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; my_blk rm ;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "uvm_seq_seq") ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name);</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.init();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int test1=14;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function init(int test1=14);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.test1 = test1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; const int cons1 = 90 ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int var1 = 21 ;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; task body;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; if(!$cast(rm, model)) begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error("RegModel : chip1_block","cannot cast an object of type uvm_reg_sequence to rm");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; if (rm == null) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error("chip1_block", "No register model specified to run sequence on, you should specify regmodel by using property 'uvm.regmodel' in the sequence")</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; return;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; rm.reg2.write(status, 'hE, .parent(this));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; #3000;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; rm.reg1.write(status, 'h14, .parent(this));</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endtask: body</span></p>
   <p class="rvps2"><span class="rvts370">endclass: uvm_seq_seq</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><a name="uvm_door"></a><span class="rvts35">uvm_door</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts34">Using this property we specify whether read/writes will be through frontdoor/backdoor.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_door/uvm_door.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_door/uvm_door.xlsx">IDS-Excel</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Sequence View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 484px; height : 336px; padding : 1px;" src="lib/NewItem5281.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 577px; height : 273px; padding : 1px;" src="lib/NewItem5282.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 627px; height : 243px; padding : 1px;" src="lib/NewItem5283.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">class uvm_seq_seq#(parameter uvm_path_e UVM_DOOR = UVM_FRONTDOOR) extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_param_utils(uvm_seq_seq#(UVM_DOOR))</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; uvm_status_e status;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; chip1_block rm ;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "uvm_seq_seq") ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name);</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.init();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int test1=14;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function init(int test1=14);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.test1 = test1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; const int cons1 = 90 ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; int var1 = 21 ;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; task body;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; if(!$cast(rm, model)) begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error("RegModel : chip1_block","cannot cast an object of type uvm_reg_sequence to rm");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; if (rm == null) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error("chip1_block", "No register model specified to run sequence on, you should specify regmodel by using property 'uvm.regmodel' in the sequence")</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; return;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; rm.reg2.write(status, 'hE, .parent(this), .path(UVM_BACKDOOR));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; #3000;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; rm.reg1.write(status, 'h14, .parent(this), .path(UVM_DOOR));</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endtask: body</span></p>
   <p class="rvps2"><span class="rvts370">endclass: uvm_seq_seq</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts126">Disable parity callbacks</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-generate-an-encrypted-password-protected-pdf-document/">Easily Add Encryption and Password Protection to Your PDFs</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

