
UART2_example_IT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b7c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001d14  08001d14  00011d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d30  08001d30  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08001d30  08001d30  00011d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001d38  08001d38  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d38  08001d38  00011d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001d3c  08001d3c  00011d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001d40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000010  08001d50  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  08001d50  000200dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000069de  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000136b  00000000  00000000  00026a1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000628  00000000  00000000  00027d90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000580  00000000  00000000  000283b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000151fb  00000000  00000000  00028938  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000058f7  00000000  00000000  0003db33  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00083f9e  00000000  00000000  0004342a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c73c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001804  00000000  00000000  000c7444  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000010 	.word	0x20000010
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001cfc 	.word	0x08001cfc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000014 	.word	0x20000014
 80001d4:	08001cfc 	.word	0x08001cfc

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_uldivmod>:
 80001e8:	b953      	cbnz	r3, 8000200 <__aeabi_uldivmod+0x18>
 80001ea:	b94a      	cbnz	r2, 8000200 <__aeabi_uldivmod+0x18>
 80001ec:	2900      	cmp	r1, #0
 80001ee:	bf08      	it	eq
 80001f0:	2800      	cmpeq	r0, #0
 80001f2:	bf1c      	itt	ne
 80001f4:	f04f 31ff 	movne.w	r1, #4294967295
 80001f8:	f04f 30ff 	movne.w	r0, #4294967295
 80001fc:	f000 b972 	b.w	80004e4 <__aeabi_idiv0>
 8000200:	f1ad 0c08 	sub.w	ip, sp, #8
 8000204:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000208:	f000 f806 	bl	8000218 <__udivmoddi4>
 800020c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000214:	b004      	add	sp, #16
 8000216:	4770      	bx	lr

08000218 <__udivmoddi4>:
 8000218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800021c:	9e08      	ldr	r6, [sp, #32]
 800021e:	4604      	mov	r4, r0
 8000220:	4688      	mov	r8, r1
 8000222:	2b00      	cmp	r3, #0
 8000224:	d14b      	bne.n	80002be <__udivmoddi4+0xa6>
 8000226:	428a      	cmp	r2, r1
 8000228:	4615      	mov	r5, r2
 800022a:	d967      	bls.n	80002fc <__udivmoddi4+0xe4>
 800022c:	fab2 f282 	clz	r2, r2
 8000230:	b14a      	cbz	r2, 8000246 <__udivmoddi4+0x2e>
 8000232:	f1c2 0720 	rsb	r7, r2, #32
 8000236:	fa01 f302 	lsl.w	r3, r1, r2
 800023a:	fa20 f707 	lsr.w	r7, r0, r7
 800023e:	4095      	lsls	r5, r2
 8000240:	ea47 0803 	orr.w	r8, r7, r3
 8000244:	4094      	lsls	r4, r2
 8000246:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800024a:	0c23      	lsrs	r3, r4, #16
 800024c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000250:	fa1f fc85 	uxth.w	ip, r5
 8000254:	fb0e 8817 	mls	r8, lr, r7, r8
 8000258:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800025c:	fb07 f10c 	mul.w	r1, r7, ip
 8000260:	4299      	cmp	r1, r3
 8000262:	d909      	bls.n	8000278 <__udivmoddi4+0x60>
 8000264:	18eb      	adds	r3, r5, r3
 8000266:	f107 30ff 	add.w	r0, r7, #4294967295
 800026a:	f080 811b 	bcs.w	80004a4 <__udivmoddi4+0x28c>
 800026e:	4299      	cmp	r1, r3
 8000270:	f240 8118 	bls.w	80004a4 <__udivmoddi4+0x28c>
 8000274:	3f02      	subs	r7, #2
 8000276:	442b      	add	r3, r5
 8000278:	1a5b      	subs	r3, r3, r1
 800027a:	b2a4      	uxth	r4, r4
 800027c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000280:	fb0e 3310 	mls	r3, lr, r0, r3
 8000284:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000288:	fb00 fc0c 	mul.w	ip, r0, ip
 800028c:	45a4      	cmp	ip, r4
 800028e:	d909      	bls.n	80002a4 <__udivmoddi4+0x8c>
 8000290:	192c      	adds	r4, r5, r4
 8000292:	f100 33ff 	add.w	r3, r0, #4294967295
 8000296:	f080 8107 	bcs.w	80004a8 <__udivmoddi4+0x290>
 800029a:	45a4      	cmp	ip, r4
 800029c:	f240 8104 	bls.w	80004a8 <__udivmoddi4+0x290>
 80002a0:	3802      	subs	r0, #2
 80002a2:	442c      	add	r4, r5
 80002a4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a8:	eba4 040c 	sub.w	r4, r4, ip
 80002ac:	2700      	movs	r7, #0
 80002ae:	b11e      	cbz	r6, 80002b8 <__udivmoddi4+0xa0>
 80002b0:	40d4      	lsrs	r4, r2
 80002b2:	2300      	movs	r3, #0
 80002b4:	e9c6 4300 	strd	r4, r3, [r6]
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	428b      	cmp	r3, r1
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0xbe>
 80002c2:	2e00      	cmp	r6, #0
 80002c4:	f000 80eb 	beq.w	800049e <__udivmoddi4+0x286>
 80002c8:	2700      	movs	r7, #0
 80002ca:	e9c6 0100 	strd	r0, r1, [r6]
 80002ce:	4638      	mov	r0, r7
 80002d0:	4639      	mov	r1, r7
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	fab3 f783 	clz	r7, r3
 80002da:	2f00      	cmp	r7, #0
 80002dc:	d147      	bne.n	800036e <__udivmoddi4+0x156>
 80002de:	428b      	cmp	r3, r1
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xd0>
 80002e2:	4282      	cmp	r2, r0
 80002e4:	f200 80fa 	bhi.w	80004dc <__udivmoddi4+0x2c4>
 80002e8:	1a84      	subs	r4, r0, r2
 80002ea:	eb61 0303 	sbc.w	r3, r1, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	4698      	mov	r8, r3
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d0e0      	beq.n	80002b8 <__udivmoddi4+0xa0>
 80002f6:	e9c6 4800 	strd	r4, r8, [r6]
 80002fa:	e7dd      	b.n	80002b8 <__udivmoddi4+0xa0>
 80002fc:	b902      	cbnz	r2, 8000300 <__udivmoddi4+0xe8>
 80002fe:	deff      	udf	#255	; 0xff
 8000300:	fab2 f282 	clz	r2, r2
 8000304:	2a00      	cmp	r2, #0
 8000306:	f040 808f 	bne.w	8000428 <__udivmoddi4+0x210>
 800030a:	1b49      	subs	r1, r1, r5
 800030c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000310:	fa1f f885 	uxth.w	r8, r5
 8000314:	2701      	movs	r7, #1
 8000316:	fbb1 fcfe 	udiv	ip, r1, lr
 800031a:	0c23      	lsrs	r3, r4, #16
 800031c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb08 f10c 	mul.w	r1, r8, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x124>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x122>
 8000334:	4299      	cmp	r1, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2bc>
 800033a:	4684      	mov	ip, r0
 800033c:	1a59      	subs	r1, r3, r1
 800033e:	b2a3      	uxth	r3, r4
 8000340:	fbb1 f0fe 	udiv	r0, r1, lr
 8000344:	fb0e 1410 	mls	r4, lr, r0, r1
 8000348:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800034c:	fb08 f800 	mul.w	r8, r8, r0
 8000350:	45a0      	cmp	r8, r4
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x14c>
 8000354:	192c      	adds	r4, r5, r4
 8000356:	f100 33ff 	add.w	r3, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x14a>
 800035c:	45a0      	cmp	r8, r4
 800035e:	f200 80b6 	bhi.w	80004ce <__udivmoddi4+0x2b6>
 8000362:	4618      	mov	r0, r3
 8000364:	eba4 0408 	sub.w	r4, r4, r8
 8000368:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800036c:	e79f      	b.n	80002ae <__udivmoddi4+0x96>
 800036e:	f1c7 0c20 	rsb	ip, r7, #32
 8000372:	40bb      	lsls	r3, r7
 8000374:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000378:	ea4e 0e03 	orr.w	lr, lr, r3
 800037c:	fa01 f407 	lsl.w	r4, r1, r7
 8000380:	fa20 f50c 	lsr.w	r5, r0, ip
 8000384:	fa21 f30c 	lsr.w	r3, r1, ip
 8000388:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800038c:	4325      	orrs	r5, r4
 800038e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000392:	0c2c      	lsrs	r4, r5, #16
 8000394:	fb08 3319 	mls	r3, r8, r9, r3
 8000398:	fa1f fa8e 	uxth.w	sl, lr
 800039c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a0:	fb09 f40a 	mul.w	r4, r9, sl
 80003a4:	429c      	cmp	r4, r3
 80003a6:	fa02 f207 	lsl.w	r2, r2, r7
 80003aa:	fa00 f107 	lsl.w	r1, r0, r7
 80003ae:	d90b      	bls.n	80003c8 <__udivmoddi4+0x1b0>
 80003b0:	eb1e 0303 	adds.w	r3, lr, r3
 80003b4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b8:	f080 8087 	bcs.w	80004ca <__udivmoddi4+0x2b2>
 80003bc:	429c      	cmp	r4, r3
 80003be:	f240 8084 	bls.w	80004ca <__udivmoddi4+0x2b2>
 80003c2:	f1a9 0902 	sub.w	r9, r9, #2
 80003c6:	4473      	add	r3, lr
 80003c8:	1b1b      	subs	r3, r3, r4
 80003ca:	b2ad      	uxth	r5, r5
 80003cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d0:	fb08 3310 	mls	r3, r8, r0, r3
 80003d4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003dc:	45a2      	cmp	sl, r4
 80003de:	d908      	bls.n	80003f2 <__udivmoddi4+0x1da>
 80003e0:	eb1e 0404 	adds.w	r4, lr, r4
 80003e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e8:	d26b      	bcs.n	80004c2 <__udivmoddi4+0x2aa>
 80003ea:	45a2      	cmp	sl, r4
 80003ec:	d969      	bls.n	80004c2 <__udivmoddi4+0x2aa>
 80003ee:	3802      	subs	r0, #2
 80003f0:	4474      	add	r4, lr
 80003f2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003f6:	fba0 8902 	umull	r8, r9, r0, r2
 80003fa:	eba4 040a 	sub.w	r4, r4, sl
 80003fe:	454c      	cmp	r4, r9
 8000400:	46c2      	mov	sl, r8
 8000402:	464b      	mov	r3, r9
 8000404:	d354      	bcc.n	80004b0 <__udivmoddi4+0x298>
 8000406:	d051      	beq.n	80004ac <__udivmoddi4+0x294>
 8000408:	2e00      	cmp	r6, #0
 800040a:	d069      	beq.n	80004e0 <__udivmoddi4+0x2c8>
 800040c:	ebb1 050a 	subs.w	r5, r1, sl
 8000410:	eb64 0403 	sbc.w	r4, r4, r3
 8000414:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000418:	40fd      	lsrs	r5, r7
 800041a:	40fc      	lsrs	r4, r7
 800041c:	ea4c 0505 	orr.w	r5, ip, r5
 8000420:	e9c6 5400 	strd	r5, r4, [r6]
 8000424:	2700      	movs	r7, #0
 8000426:	e747      	b.n	80002b8 <__udivmoddi4+0xa0>
 8000428:	f1c2 0320 	rsb	r3, r2, #32
 800042c:	fa20 f703 	lsr.w	r7, r0, r3
 8000430:	4095      	lsls	r5, r2
 8000432:	fa01 f002 	lsl.w	r0, r1, r2
 8000436:	fa21 f303 	lsr.w	r3, r1, r3
 800043a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800043e:	4338      	orrs	r0, r7
 8000440:	0c01      	lsrs	r1, r0, #16
 8000442:	fbb3 f7fe 	udiv	r7, r3, lr
 8000446:	fa1f f885 	uxth.w	r8, r5
 800044a:	fb0e 3317 	mls	r3, lr, r7, r3
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb07 f308 	mul.w	r3, r7, r8
 8000456:	428b      	cmp	r3, r1
 8000458:	fa04 f402 	lsl.w	r4, r4, r2
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x256>
 800045e:	1869      	adds	r1, r5, r1
 8000460:	f107 3cff 	add.w	ip, r7, #4294967295
 8000464:	d22f      	bcs.n	80004c6 <__udivmoddi4+0x2ae>
 8000466:	428b      	cmp	r3, r1
 8000468:	d92d      	bls.n	80004c6 <__udivmoddi4+0x2ae>
 800046a:	3f02      	subs	r7, #2
 800046c:	4429      	add	r1, r5
 800046e:	1acb      	subs	r3, r1, r3
 8000470:	b281      	uxth	r1, r0
 8000472:	fbb3 f0fe 	udiv	r0, r3, lr
 8000476:	fb0e 3310 	mls	r3, lr, r0, r3
 800047a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047e:	fb00 f308 	mul.w	r3, r0, r8
 8000482:	428b      	cmp	r3, r1
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x27e>
 8000486:	1869      	adds	r1, r5, r1
 8000488:	f100 3cff 	add.w	ip, r0, #4294967295
 800048c:	d217      	bcs.n	80004be <__udivmoddi4+0x2a6>
 800048e:	428b      	cmp	r3, r1
 8000490:	d915      	bls.n	80004be <__udivmoddi4+0x2a6>
 8000492:	3802      	subs	r0, #2
 8000494:	4429      	add	r1, r5
 8000496:	1ac9      	subs	r1, r1, r3
 8000498:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800049c:	e73b      	b.n	8000316 <__udivmoddi4+0xfe>
 800049e:	4637      	mov	r7, r6
 80004a0:	4630      	mov	r0, r6
 80004a2:	e709      	b.n	80002b8 <__udivmoddi4+0xa0>
 80004a4:	4607      	mov	r7, r0
 80004a6:	e6e7      	b.n	8000278 <__udivmoddi4+0x60>
 80004a8:	4618      	mov	r0, r3
 80004aa:	e6fb      	b.n	80002a4 <__udivmoddi4+0x8c>
 80004ac:	4541      	cmp	r1, r8
 80004ae:	d2ab      	bcs.n	8000408 <__udivmoddi4+0x1f0>
 80004b0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004b4:	eb69 020e 	sbc.w	r2, r9, lr
 80004b8:	3801      	subs	r0, #1
 80004ba:	4613      	mov	r3, r2
 80004bc:	e7a4      	b.n	8000408 <__udivmoddi4+0x1f0>
 80004be:	4660      	mov	r0, ip
 80004c0:	e7e9      	b.n	8000496 <__udivmoddi4+0x27e>
 80004c2:	4618      	mov	r0, r3
 80004c4:	e795      	b.n	80003f2 <__udivmoddi4+0x1da>
 80004c6:	4667      	mov	r7, ip
 80004c8:	e7d1      	b.n	800046e <__udivmoddi4+0x256>
 80004ca:	4681      	mov	r9, r0
 80004cc:	e77c      	b.n	80003c8 <__udivmoddi4+0x1b0>
 80004ce:	3802      	subs	r0, #2
 80004d0:	442c      	add	r4, r5
 80004d2:	e747      	b.n	8000364 <__udivmoddi4+0x14c>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	442b      	add	r3, r5
 80004da:	e72f      	b.n	800033c <__udivmoddi4+0x124>
 80004dc:	4638      	mov	r0, r7
 80004de:	e708      	b.n	80002f2 <__udivmoddi4+0xda>
 80004e0:	4637      	mov	r7, r6
 80004e2:	e6e9      	b.n	80002b8 <__udivmoddi4+0xa0>

080004e4 <__aeabi_idiv0>:
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop

080004e8 <SysTick_Handler>:

#include "stm32f4xx_hal.h"
extern UART_HandleTypeDef huart2;

void SysTick_Handler (void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80004ec:	f000 f994 	bl	8000818 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80004f0:	f000 fac3 	bl	8000a7a <HAL_SYSTICK_IRQHandler>
}
 80004f4:	bf00      	nop
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 80004fc:	4802      	ldr	r0, [pc, #8]	; (8000508 <USART2_IRQHandler+0x10>)
 80004fe:	f000 fddd 	bl	80010bc <HAL_UART_IRQHandler>

}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	20000034 	.word	0x20000034

0800050c <main>:
uint8_t receive_data;
uint16_t count=0;
uint8_t reception_complete = FALSE;

int main(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
	HAL_Init();
 8000512:	f000 f92f 	bl	8000774 <HAL_Init>
	SystemClockConfig();
 8000516:	f000 f827 	bl	8000568 <SystemClockConfig>
	UART2_Init();
 800051a:	f000 f82d 	bl	8000578 <UART2_Init>

	uint16_t len_of_data = strlen(user_data);
 800051e:	4b0e      	ldr	r3, [pc, #56]	; (8000558 <main+0x4c>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4618      	mov	r0, r3
 8000524:	f7ff fe58 	bl	80001d8 <strlen>
 8000528:	4603      	mov	r3, r0
 800052a:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit(&huart2, (uint8_t*)user_data, len_of_data, HAL_TIMEOUT);
 800052c:	4b0a      	ldr	r3, [pc, #40]	; (8000558 <main+0x4c>)
 800052e:	6819      	ldr	r1, [r3, #0]
 8000530:	88fa      	ldrh	r2, [r7, #6]
 8000532:	2303      	movs	r3, #3
 8000534:	4809      	ldr	r0, [pc, #36]	; (800055c <main+0x50>)
 8000536:	f000 fcd2 	bl	8000ede <HAL_UART_Transmit>

	while(reception_complete != TRUE)
 800053a:	e004      	b.n	8000546 <main+0x3a>
	{
		HAL_UART_Receive_IT(&huart2, &receive_data, 1);
 800053c:	2201      	movs	r2, #1
 800053e:	4908      	ldr	r1, [pc, #32]	; (8000560 <main+0x54>)
 8000540:	4806      	ldr	r0, [pc, #24]	; (800055c <main+0x50>)
 8000542:	f000 fd65 	bl	8001010 <HAL_UART_Receive_IT>
	while(reception_complete != TRUE)
 8000546:	4b07      	ldr	r3, [pc, #28]	; (8000564 <main+0x58>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b01      	cmp	r3, #1
 800054c:	d1f6      	bne.n	800053c <main+0x30>
	}

	return 0;
 800054e:	2300      	movs	r3, #0
}
 8000550:	4618      	mov	r0, r3
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	20000000 	.word	0x20000000
 800055c:	20000034 	.word	0x20000034
 8000560:	20000030 	.word	0x20000030
 8000564:	2000002e 	.word	0x2000002e

08000568 <SystemClockConfig>:

void SystemClockConfig(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
	/* usar essa função quando forem necessárias configurações especiais no clock*/

}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
	...

08000578 <UART2_Init>:

void UART2_Init(void) /* Inicialização de alto nível do periférico (parâmetros) */
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <UART2_Init+0x44>)
 800057e:	4a10      	ldr	r2, [pc, #64]	; (80005c0 <UART2_Init+0x48>)
 8000580:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000582:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <UART2_Init+0x44>)
 8000584:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000588:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800058a:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <UART2_Init+0x44>)
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000590:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <UART2_Init+0x44>)
 8000592:	2200      	movs	r2, #0
 8000594:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000596:	4b09      	ldr	r3, [pc, #36]	; (80005bc <UART2_Init+0x44>)
 8000598:	2200      	movs	r2, #0
 800059a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800059c:	4b07      	ldr	r3, [pc, #28]	; (80005bc <UART2_Init+0x44>)
 800059e:	2200      	movs	r2, #0
 80005a0:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80005a2:	4b06      	ldr	r3, [pc, #24]	; (80005bc <UART2_Init+0x44>)
 80005a4:	220c      	movs	r2, #12
 80005a6:	615a      	str	r2, [r3, #20]
	if(HAL_UART_Init(&huart2) != HAL_OK)
 80005a8:	4804      	ldr	r0, [pc, #16]	; (80005bc <UART2_Init+0x44>)
 80005aa:	f000 fc4b 	bl	8000e44 <HAL_UART_Init>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <UART2_Init+0x40>
	{
		Error_handler();
 80005b4:	f000 f830 	bl	8000618 <Error_handler>
	}
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000034 	.word	0x20000034
 80005c0:	40004400 	.word	0x40004400

080005c4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
	if(receive_data == '\r')
 80005cc:	4b0e      	ldr	r3, [pc, #56]	; (8000608 <HAL_UART_RxCpltCallback+0x44>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	2b0d      	cmp	r3, #13
 80005d2:	d10a      	bne.n	80005ea <HAL_UART_RxCpltCallback+0x26>
	{
		reception_complete = TRUE;
 80005d4:	4b0d      	ldr	r3, [pc, #52]	; (800060c <HAL_UART_RxCpltCallback+0x48>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(huart,data_buffer,count,HAL_TIMEOUT);
 80005da:	4b0d      	ldr	r3, [pc, #52]	; (8000610 <HAL_UART_RxCpltCallback+0x4c>)
 80005dc:	881a      	ldrh	r2, [r3, #0]
 80005de:	2303      	movs	r3, #3
 80005e0:	490c      	ldr	r1, [pc, #48]	; (8000614 <HAL_UART_RxCpltCallback+0x50>)
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f000 fc7b 	bl	8000ede <HAL_UART_Transmit>
	}
	else
	{
		data_buffer[count++] = receive_data;
	}
}
 80005e8:	e00a      	b.n	8000600 <HAL_UART_RxCpltCallback+0x3c>
		data_buffer[count++] = receive_data;
 80005ea:	4b09      	ldr	r3, [pc, #36]	; (8000610 <HAL_UART_RxCpltCallback+0x4c>)
 80005ec:	881b      	ldrh	r3, [r3, #0]
 80005ee:	1c5a      	adds	r2, r3, #1
 80005f0:	b291      	uxth	r1, r2
 80005f2:	4a07      	ldr	r2, [pc, #28]	; (8000610 <HAL_UART_RxCpltCallback+0x4c>)
 80005f4:	8011      	strh	r1, [r2, #0]
 80005f6:	461a      	mov	r2, r3
 80005f8:	4b03      	ldr	r3, [pc, #12]	; (8000608 <HAL_UART_RxCpltCallback+0x44>)
 80005fa:	7819      	ldrb	r1, [r3, #0]
 80005fc:	4b05      	ldr	r3, [pc, #20]	; (8000614 <HAL_UART_RxCpltCallback+0x50>)
 80005fe:	5499      	strb	r1, [r3, r2]
}
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000030 	.word	0x20000030
 800060c:	2000002e 	.word	0x2000002e
 8000610:	2000002c 	.word	0x2000002c
 8000614:	20000074 	.word	0x20000074

08000618 <Error_handler>:



void Error_handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
	while(1);
 800061c:	e7fe      	b.n	800061c <Error_handler+0x4>
	...

08000620 <HAL_MspInit>:


#include "stm32f4xx_hal.h"

void HAL_MspInit(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	/* Inicialização de baixo lvl do processador */

	/* 1. Configurar o agrupamento de prioridades do processador. */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000624:	2003      	movs	r0, #3
 8000626:	f000 f9e7 	bl	80009f8 <HAL_NVIC_SetPriorityGrouping>

	/* 2. Ativar as exceções do sistema */
	SCB -> SHCSR |= 0x7 << 16; //exceções de falha de uso, falha de memória e falha de barramento
 800062a:	4b0d      	ldr	r3, [pc, #52]	; (8000660 <HAL_MspInit+0x40>)
 800062c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800062e:	4a0c      	ldr	r2, [pc, #48]	; (8000660 <HAL_MspInit+0x40>)
 8000630:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000634:	6253      	str	r3, [r2, #36]	; 0x24

	/* 3. Configurar a prioridade das exceções do sistema. */
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000636:	2200      	movs	r2, #0
 8000638:	2100      	movs	r1, #0
 800063a:	f06f 000b 	mvn.w	r0, #11
 800063e:	f000 f9e6 	bl	8000a0e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000642:	2200      	movs	r2, #0
 8000644:	2100      	movs	r1, #0
 8000646:	f06f 000a 	mvn.w	r0, #10
 800064a:	f000 f9e0 	bl	8000a0e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800064e:	2200      	movs	r2, #0
 8000650:	2100      	movs	r1, #0
 8000652:	f06f 0009 	mvn.w	r0, #9
 8000656:	f000 f9da 	bl	8000a0e <HAL_NVIC_SetPriority>
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	; 0x28
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;

	/* Inicialização de baixo lvl do periférico UART2 */

	/* 1. habilitar o clock do periférico USART2 e GPIOA*/
	__HAL_RCC_USART2_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	613b      	str	r3, [r7, #16]
 8000670:	4b1e      	ldr	r3, [pc, #120]	; (80006ec <HAL_UART_MspInit+0x88>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	4a1d      	ldr	r2, [pc, #116]	; (80006ec <HAL_UART_MspInit+0x88>)
 8000676:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800067a:	6413      	str	r3, [r2, #64]	; 0x40
 800067c:	4b1b      	ldr	r3, [pc, #108]	; (80006ec <HAL_UART_MspInit+0x88>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000684:	613b      	str	r3, [r7, #16]
 8000686:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000688:	2300      	movs	r3, #0
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	4b17      	ldr	r3, [pc, #92]	; (80006ec <HAL_UART_MspInit+0x88>)
 800068e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000690:	4a16      	ldr	r2, [pc, #88]	; (80006ec <HAL_UART_MspInit+0x88>)
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	6313      	str	r3, [r2, #48]	; 0x30
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <HAL_UART_MspInit+0x88>)
 800069a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069c:	f003 0301 	and.w	r3, r3, #1
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	68fb      	ldr	r3, [r7, #12]

	/* 2. configurar pinos */
	gpio_uart.Pin = GPIO_PIN_2;
 80006a4:	2304      	movs	r3, #4
 80006a6:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80006a8:	2302      	movs	r3, #2
 80006aa:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 80006ac:	2301      	movs	r3, #1
 80006ae:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80006b0:	2300      	movs	r3, #0
 80006b2:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2;	//UART2_TX
 80006b4:	2307      	movs	r3, #7
 80006b6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80006b8:	f107 0314 	add.w	r3, r7, #20
 80006bc:	4619      	mov	r1, r3
 80006be:	480c      	ldr	r0, [pc, #48]	; (80006f0 <HAL_UART_MspInit+0x8c>)
 80006c0:	f000 fa0a 	bl	8000ad8 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3;	//UART2_RX
 80006c4:	2308      	movs	r3, #8
 80006c6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80006c8:	f107 0314 	add.w	r3, r7, #20
 80006cc:	4619      	mov	r1, r3
 80006ce:	4808      	ldr	r0, [pc, #32]	; (80006f0 <HAL_UART_MspInit+0x8c>)
 80006d0:	f000 fa02 	bl	8000ad8 <HAL_GPIO_Init>

	/* 3. habilitar IRQ e definir prioridade (configuração NVIC)*/
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006d4:	2026      	movs	r0, #38	; 0x26
 80006d6:	f000 f9b6 	bl	8000a46 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80006da:	2200      	movs	r2, #0
 80006dc:	2100      	movs	r1, #0
 80006de:	2026      	movs	r0, #38	; 0x26
 80006e0:	f000 f995 	bl	8000a0e <HAL_NVIC_SetPriority>

}
 80006e4:	bf00      	nop
 80006e6:	3728      	adds	r7, #40	; 0x28
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40020000 	.word	0x40020000

080006f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006f8:	4b08      	ldr	r3, [pc, #32]	; (800071c <SystemInit+0x28>)
 80006fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006fe:	4a07      	ldr	r2, [pc, #28]	; (800071c <SystemInit+0x28>)
 8000700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000704:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000708:	4b04      	ldr	r3, [pc, #16]	; (800071c <SystemInit+0x28>)
 800070a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800070e:	609a      	str	r2, [r3, #8]
#endif
}
 8000710:	bf00      	nop
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000720:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000758 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000724:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000726:	e003      	b.n	8000730 <LoopCopyDataInit>

08000728 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000728:	4b0c      	ldr	r3, [pc, #48]	; (800075c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800072a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800072c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800072e:	3104      	adds	r1, #4

08000730 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000730:	480b      	ldr	r0, [pc, #44]	; (8000760 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000732:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000734:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000736:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000738:	d3f6      	bcc.n	8000728 <CopyDataInit>
  ldr  r2, =_sbss
 800073a:	4a0b      	ldr	r2, [pc, #44]	; (8000768 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800073c:	e002      	b.n	8000744 <LoopFillZerobss>

0800073e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800073e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000740:	f842 3b04 	str.w	r3, [r2], #4

08000744 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000744:	4b09      	ldr	r3, [pc, #36]	; (800076c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000746:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000748:	d3f9      	bcc.n	800073e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800074a:	f7ff ffd3 	bl	80006f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800074e:	f001 fab1 	bl	8001cb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000752:	f7ff fedb 	bl	800050c <main>
  bx  lr    
 8000756:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000758:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800075c:	08001d40 	.word	0x08001d40
  ldr  r0, =_sdata
 8000760:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000764:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000768:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 800076c:	200000dc 	.word	0x200000dc

08000770 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000770:	e7fe      	b.n	8000770 <ADC_IRQHandler>
	...

08000774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000778:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <HAL_Init+0x40>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a0d      	ldr	r2, [pc, #52]	; (80007b4 <HAL_Init+0x40>)
 800077e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000782:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000784:	4b0b      	ldr	r3, [pc, #44]	; (80007b4 <HAL_Init+0x40>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a0a      	ldr	r2, [pc, #40]	; (80007b4 <HAL_Init+0x40>)
 800078a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800078e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000790:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <HAL_Init+0x40>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a07      	ldr	r2, [pc, #28]	; (80007b4 <HAL_Init+0x40>)
 8000796:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800079a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800079c:	2003      	movs	r0, #3
 800079e:	f000 f92b 	bl	80009f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007a2:	2000      	movs	r0, #0
 80007a4:	f000 f808 	bl	80007b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007a8:	f7ff ff3a 	bl	8000620 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007ac:	2300      	movs	r3, #0
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	40023c00 	.word	0x40023c00

080007b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007c0:	4b12      	ldr	r3, [pc, #72]	; (800080c <HAL_InitTick+0x54>)
 80007c2:	681a      	ldr	r2, [r3, #0]
 80007c4:	4b12      	ldr	r3, [pc, #72]	; (8000810 <HAL_InitTick+0x58>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	4619      	mov	r1, r3
 80007ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80007d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 f943 	bl	8000a62 <HAL_SYSTICK_Config>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007e2:	2301      	movs	r3, #1
 80007e4:	e00e      	b.n	8000804 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2b0f      	cmp	r3, #15
 80007ea:	d80a      	bhi.n	8000802 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ec:	2200      	movs	r2, #0
 80007ee:	6879      	ldr	r1, [r7, #4]
 80007f0:	f04f 30ff 	mov.w	r0, #4294967295
 80007f4:	f000 f90b 	bl	8000a0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007f8:	4a06      	ldr	r2, [pc, #24]	; (8000814 <HAL_InitTick+0x5c>)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007fe:	2300      	movs	r3, #0
 8000800:	e000      	b.n	8000804 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000802:	2301      	movs	r3, #1
}
 8000804:	4618      	mov	r0, r3
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000004 	.word	0x20000004
 8000810:	2000000c 	.word	0x2000000c
 8000814:	20000008 	.word	0x20000008

08000818 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800081c:	4b06      	ldr	r3, [pc, #24]	; (8000838 <HAL_IncTick+0x20>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	461a      	mov	r2, r3
 8000822:	4b06      	ldr	r3, [pc, #24]	; (800083c <HAL_IncTick+0x24>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4413      	add	r3, r2
 8000828:	4a04      	ldr	r2, [pc, #16]	; (800083c <HAL_IncTick+0x24>)
 800082a:	6013      	str	r3, [r2, #0]
}
 800082c:	bf00      	nop
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	2000000c 	.word	0x2000000c
 800083c:	200000d8 	.word	0x200000d8

08000840 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  return uwTick;
 8000844:	4b03      	ldr	r3, [pc, #12]	; (8000854 <HAL_GetTick+0x14>)
 8000846:	681b      	ldr	r3, [r3, #0]
}
 8000848:	4618      	mov	r0, r3
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	200000d8 	.word	0x200000d8

08000858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000858:	b480      	push	{r7}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	f003 0307 	and.w	r3, r3, #7
 8000866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000868:	4b0c      	ldr	r3, [pc, #48]	; (800089c <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800086e:	68ba      	ldr	r2, [r7, #8]
 8000870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000874:	4013      	ands	r3, r2
 8000876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800088a:	4a04      	ldr	r2, [pc, #16]	; (800089c <__NVIC_SetPriorityGrouping+0x44>)
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	60d3      	str	r3, [r2, #12]
}
 8000890:	bf00      	nop
 8000892:	3714      	adds	r7, #20
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008a4:	4b04      	ldr	r3, [pc, #16]	; (80008b8 <__NVIC_GetPriorityGrouping+0x18>)
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	0a1b      	lsrs	r3, r3, #8
 80008aa:	f003 0307 	and.w	r3, r3, #7
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	db0b      	blt.n	80008e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	f003 021f 	and.w	r2, r3, #31
 80008d4:	4907      	ldr	r1, [pc, #28]	; (80008f4 <__NVIC_EnableIRQ+0x38>)
 80008d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008da:	095b      	lsrs	r3, r3, #5
 80008dc:	2001      	movs	r0, #1
 80008de:	fa00 f202 	lsl.w	r2, r0, r2
 80008e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008e6:	bf00      	nop
 80008e8:	370c      	adds	r7, #12
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	e000e100 	.word	0xe000e100

080008f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	6039      	str	r1, [r7, #0]
 8000902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000908:	2b00      	cmp	r3, #0
 800090a:	db0a      	blt.n	8000922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	b2da      	uxtb	r2, r3
 8000910:	490c      	ldr	r1, [pc, #48]	; (8000944 <__NVIC_SetPriority+0x4c>)
 8000912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000916:	0112      	lsls	r2, r2, #4
 8000918:	b2d2      	uxtb	r2, r2
 800091a:	440b      	add	r3, r1
 800091c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000920:	e00a      	b.n	8000938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	b2da      	uxtb	r2, r3
 8000926:	4908      	ldr	r1, [pc, #32]	; (8000948 <__NVIC_SetPriority+0x50>)
 8000928:	79fb      	ldrb	r3, [r7, #7]
 800092a:	f003 030f 	and.w	r3, r3, #15
 800092e:	3b04      	subs	r3, #4
 8000930:	0112      	lsls	r2, r2, #4
 8000932:	b2d2      	uxtb	r2, r2
 8000934:	440b      	add	r3, r1
 8000936:	761a      	strb	r2, [r3, #24]
}
 8000938:	bf00      	nop
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	e000e100 	.word	0xe000e100
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800094c:	b480      	push	{r7}
 800094e:	b089      	sub	sp, #36	; 0x24
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	f003 0307 	and.w	r3, r3, #7
 800095e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	f1c3 0307 	rsb	r3, r3, #7
 8000966:	2b04      	cmp	r3, #4
 8000968:	bf28      	it	cs
 800096a:	2304      	movcs	r3, #4
 800096c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	3304      	adds	r3, #4
 8000972:	2b06      	cmp	r3, #6
 8000974:	d902      	bls.n	800097c <NVIC_EncodePriority+0x30>
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	3b03      	subs	r3, #3
 800097a:	e000      	b.n	800097e <NVIC_EncodePriority+0x32>
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000980:	f04f 32ff 	mov.w	r2, #4294967295
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	43da      	mvns	r2, r3
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	401a      	ands	r2, r3
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000994:	f04f 31ff 	mov.w	r1, #4294967295
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	fa01 f303 	lsl.w	r3, r1, r3
 800099e:	43d9      	mvns	r1, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a4:	4313      	orrs	r3, r2
         );
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3724      	adds	r7, #36	; 0x24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
	...

080009b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	3b01      	subs	r3, #1
 80009c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009c4:	d301      	bcc.n	80009ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009c6:	2301      	movs	r3, #1
 80009c8:	e00f      	b.n	80009ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ca:	4a0a      	ldr	r2, [pc, #40]	; (80009f4 <SysTick_Config+0x40>)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	3b01      	subs	r3, #1
 80009d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009d2:	210f      	movs	r1, #15
 80009d4:	f04f 30ff 	mov.w	r0, #4294967295
 80009d8:	f7ff ff8e 	bl	80008f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009dc:	4b05      	ldr	r3, [pc, #20]	; (80009f4 <SysTick_Config+0x40>)
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009e2:	4b04      	ldr	r3, [pc, #16]	; (80009f4 <SysTick_Config+0x40>)
 80009e4:	2207      	movs	r2, #7
 80009e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009e8:	2300      	movs	r3, #0
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	e000e010 	.word	0xe000e010

080009f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a00:	6878      	ldr	r0, [r7, #4]
 8000a02:	f7ff ff29 	bl	8000858 <__NVIC_SetPriorityGrouping>
}
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b086      	sub	sp, #24
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	4603      	mov	r3, r0
 8000a16:	60b9      	str	r1, [r7, #8]
 8000a18:	607a      	str	r2, [r7, #4]
 8000a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a20:	f7ff ff3e 	bl	80008a0 <__NVIC_GetPriorityGrouping>
 8000a24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a26:	687a      	ldr	r2, [r7, #4]
 8000a28:	68b9      	ldr	r1, [r7, #8]
 8000a2a:	6978      	ldr	r0, [r7, #20]
 8000a2c:	f7ff ff8e 	bl	800094c <NVIC_EncodePriority>
 8000a30:	4602      	mov	r2, r0
 8000a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a36:	4611      	mov	r1, r2
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff5d 	bl	80008f8 <__NVIC_SetPriority>
}
 8000a3e:	bf00      	nop
 8000a40:	3718      	adds	r7, #24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a54:	4618      	mov	r0, r3
 8000a56:	f7ff ff31 	bl	80008bc <__NVIC_EnableIRQ>
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b082      	sub	sp, #8
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f7ff ffa2 	bl	80009b4 <SysTick_Config>
 8000a70:	4603      	mov	r3, r0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000a7e:	f000 f802 	bl	8000a86 <HAL_SYSTICK_Callback>
}
 8000a82:	bf00      	nop
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000a8a:	bf00      	nop
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d004      	beq.n	8000ab2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2280      	movs	r2, #128	; 0x80
 8000aac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e00c      	b.n	8000acc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	2205      	movs	r2, #5
 8000ab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f022 0201 	bic.w	r2, r2, #1
 8000ac8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000aca:	2300      	movs	r3, #0
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	370c      	adds	r7, #12
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b089      	sub	sp, #36	; 0x24
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000aee:	2300      	movs	r3, #0
 8000af0:	61fb      	str	r3, [r7, #28]
 8000af2:	e159      	b.n	8000da8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000af4:	2201      	movs	r2, #1
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	fa02 f303 	lsl.w	r3, r2, r3
 8000afc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	697a      	ldr	r2, [r7, #20]
 8000b04:	4013      	ands	r3, r2
 8000b06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	f040 8148 	bne.w	8000da2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	d00b      	beq.n	8000b32 <HAL_GPIO_Init+0x5a>
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	2b02      	cmp	r3, #2
 8000b20:	d007      	beq.n	8000b32 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b26:	2b11      	cmp	r3, #17
 8000b28:	d003      	beq.n	8000b32 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	2b12      	cmp	r3, #18
 8000b30:	d130      	bne.n	8000b94 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	43db      	mvns	r3, r3
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	4013      	ands	r3, r2
 8000b48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	68da      	ldr	r2, [r3, #12]
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	005b      	lsls	r3, r3, #1
 8000b52:	fa02 f303 	lsl.w	r3, r2, r3
 8000b56:	69ba      	ldr	r2, [r7, #24]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	69ba      	ldr	r2, [r7, #24]
 8000b60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b68:	2201      	movs	r2, #1
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b70:	43db      	mvns	r3, r3
 8000b72:	69ba      	ldr	r2, [r7, #24]
 8000b74:	4013      	ands	r3, r2
 8000b76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	091b      	lsrs	r3, r3, #4
 8000b7e:	f003 0201 	and.w	r2, r3, #1
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	fa02 f303 	lsl.w	r3, r2, r3
 8000b88:	69ba      	ldr	r2, [r7, #24]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	69ba      	ldr	r2, [r7, #24]
 8000b92:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b9a:	69fb      	ldr	r3, [r7, #28]
 8000b9c:	005b      	lsls	r3, r3, #1
 8000b9e:	2203      	movs	r2, #3
 8000ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba4:	43db      	mvns	r3, r3
 8000ba6:	69ba      	ldr	r2, [r7, #24]
 8000ba8:	4013      	ands	r3, r2
 8000baa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	689a      	ldr	r2, [r3, #8]
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	69ba      	ldr	r2, [r7, #24]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	69ba      	ldr	r2, [r7, #24]
 8000bc2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	2b02      	cmp	r3, #2
 8000bca:	d003      	beq.n	8000bd4 <HAL_GPIO_Init+0xfc>
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	2b12      	cmp	r3, #18
 8000bd2:	d123      	bne.n	8000c1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000bd4:	69fb      	ldr	r3, [r7, #28]
 8000bd6:	08da      	lsrs	r2, r3, #3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3208      	adds	r2, #8
 8000bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	f003 0307 	and.w	r3, r3, #7
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	220f      	movs	r2, #15
 8000bec:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	69ba      	ldr	r2, [r7, #24]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	691a      	ldr	r2, [r3, #16]
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	f003 0307 	and.w	r3, r3, #7
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	fa02 f303 	lsl.w	r3, r2, r3
 8000c08:	69ba      	ldr	r2, [r7, #24]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	08da      	lsrs	r2, r3, #3
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	3208      	adds	r2, #8
 8000c16:	69b9      	ldr	r1, [r7, #24]
 8000c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c22:	69fb      	ldr	r3, [r7, #28]
 8000c24:	005b      	lsls	r3, r3, #1
 8000c26:	2203      	movs	r2, #3
 8000c28:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	69ba      	ldr	r2, [r7, #24]
 8000c30:	4013      	ands	r3, r2
 8000c32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f003 0203 	and.w	r2, r3, #3
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	fa02 f303 	lsl.w	r3, r2, r3
 8000c44:	69ba      	ldr	r2, [r7, #24]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	69ba      	ldr	r2, [r7, #24]
 8000c4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	f000 80a2 	beq.w	8000da2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	4b56      	ldr	r3, [pc, #344]	; (8000dbc <HAL_GPIO_Init+0x2e4>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c66:	4a55      	ldr	r2, [pc, #340]	; (8000dbc <HAL_GPIO_Init+0x2e4>)
 8000c68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c6e:	4b53      	ldr	r3, [pc, #332]	; (8000dbc <HAL_GPIO_Init+0x2e4>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c7a:	4a51      	ldr	r2, [pc, #324]	; (8000dc0 <HAL_GPIO_Init+0x2e8>)
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	089b      	lsrs	r3, r3, #2
 8000c80:	3302      	adds	r3, #2
 8000c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	f003 0303 	and.w	r3, r3, #3
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	220f      	movs	r2, #15
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	43db      	mvns	r3, r3
 8000c98:	69ba      	ldr	r2, [r7, #24]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4a48      	ldr	r2, [pc, #288]	; (8000dc4 <HAL_GPIO_Init+0x2ec>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d019      	beq.n	8000cda <HAL_GPIO_Init+0x202>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4a47      	ldr	r2, [pc, #284]	; (8000dc8 <HAL_GPIO_Init+0x2f0>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d013      	beq.n	8000cd6 <HAL_GPIO_Init+0x1fe>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a46      	ldr	r2, [pc, #280]	; (8000dcc <HAL_GPIO_Init+0x2f4>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d00d      	beq.n	8000cd2 <HAL_GPIO_Init+0x1fa>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4a45      	ldr	r2, [pc, #276]	; (8000dd0 <HAL_GPIO_Init+0x2f8>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d007      	beq.n	8000cce <HAL_GPIO_Init+0x1f6>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a44      	ldr	r2, [pc, #272]	; (8000dd4 <HAL_GPIO_Init+0x2fc>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d101      	bne.n	8000cca <HAL_GPIO_Init+0x1f2>
 8000cc6:	2304      	movs	r3, #4
 8000cc8:	e008      	b.n	8000cdc <HAL_GPIO_Init+0x204>
 8000cca:	2307      	movs	r3, #7
 8000ccc:	e006      	b.n	8000cdc <HAL_GPIO_Init+0x204>
 8000cce:	2303      	movs	r3, #3
 8000cd0:	e004      	b.n	8000cdc <HAL_GPIO_Init+0x204>
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	e002      	b.n	8000cdc <HAL_GPIO_Init+0x204>
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e000      	b.n	8000cdc <HAL_GPIO_Init+0x204>
 8000cda:	2300      	movs	r3, #0
 8000cdc:	69fa      	ldr	r2, [r7, #28]
 8000cde:	f002 0203 	and.w	r2, r2, #3
 8000ce2:	0092      	lsls	r2, r2, #2
 8000ce4:	4093      	lsls	r3, r2
 8000ce6:	69ba      	ldr	r2, [r7, #24]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000cec:	4934      	ldr	r1, [pc, #208]	; (8000dc0 <HAL_GPIO_Init+0x2e8>)
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	089b      	lsrs	r3, r3, #2
 8000cf2:	3302      	adds	r3, #2
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cfa:	4b37      	ldr	r3, [pc, #220]	; (8000dd8 <HAL_GPIO_Init+0x300>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	43db      	mvns	r3, r3
 8000d04:	69ba      	ldr	r2, [r7, #24]
 8000d06:	4013      	ands	r3, r2
 8000d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d003      	beq.n	8000d1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000d16:	69ba      	ldr	r2, [r7, #24]
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000d1e:	4a2e      	ldr	r2, [pc, #184]	; (8000dd8 <HAL_GPIO_Init+0x300>)
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000d24:	4b2c      	ldr	r3, [pc, #176]	; (8000dd8 <HAL_GPIO_Init+0x300>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	4013      	ands	r3, r2
 8000d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d003      	beq.n	8000d48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000d48:	4a23      	ldr	r2, [pc, #140]	; (8000dd8 <HAL_GPIO_Init+0x300>)
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d4e:	4b22      	ldr	r3, [pc, #136]	; (8000dd8 <HAL_GPIO_Init+0x300>)
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	43db      	mvns	r3, r3
 8000d58:	69ba      	ldr	r2, [r7, #24]
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d003      	beq.n	8000d72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000d72:	4a19      	ldr	r2, [pc, #100]	; (8000dd8 <HAL_GPIO_Init+0x300>)
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d78:	4b17      	ldr	r3, [pc, #92]	; (8000dd8 <HAL_GPIO_Init+0x300>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	43db      	mvns	r3, r3
 8000d82:	69ba      	ldr	r2, [r7, #24]
 8000d84:	4013      	ands	r3, r2
 8000d86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d003      	beq.n	8000d9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000d94:	69ba      	ldr	r2, [r7, #24]
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000d9c:	4a0e      	ldr	r2, [pc, #56]	; (8000dd8 <HAL_GPIO_Init+0x300>)
 8000d9e:	69bb      	ldr	r3, [r7, #24]
 8000da0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	3301      	adds	r3, #1
 8000da6:	61fb      	str	r3, [r7, #28]
 8000da8:	69fb      	ldr	r3, [r7, #28]
 8000daa:	2b0f      	cmp	r3, #15
 8000dac:	f67f aea2 	bls.w	8000af4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000db0:	bf00      	nop
 8000db2:	3724      	adds	r7, #36	; 0x24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	40023800 	.word	0x40023800
 8000dc0:	40013800 	.word	0x40013800
 8000dc4:	40020000 	.word	0x40020000
 8000dc8:	40020400 	.word	0x40020400
 8000dcc:	40020800 	.word	0x40020800
 8000dd0:	40020c00 	.word	0x40020c00
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	40013c00 	.word	0x40013c00

08000ddc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	20000004 	.word	0x20000004

08000df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000df8:	f7ff fff0 	bl	8000ddc <HAL_RCC_GetHCLKFreq>
 8000dfc:	4601      	mov	r1, r0
 8000dfe:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	0a9b      	lsrs	r3, r3, #10
 8000e04:	f003 0307 	and.w	r3, r3, #7
 8000e08:	4a03      	ldr	r2, [pc, #12]	; (8000e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000e0a:	5cd3      	ldrb	r3, [r2, r3]
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40023800 	.word	0x40023800
 8000e18:	08001d28 	.word	0x08001d28

08000e1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e20:	f7ff ffdc 	bl	8000ddc <HAL_RCC_GetHCLKFreq>
 8000e24:	4601      	mov	r1, r0
 8000e26:	4b05      	ldr	r3, [pc, #20]	; (8000e3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	0b5b      	lsrs	r3, r3, #13
 8000e2c:	f003 0307 	and.w	r3, r3, #7
 8000e30:	4a03      	ldr	r2, [pc, #12]	; (8000e40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000e32:	5cd3      	ldrb	r3, [r2, r3]
 8000e34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	08001d28 	.word	0x08001d28

08000e44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d101      	bne.n	8000e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e03f      	b.n	8000ed6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d106      	bne.n	8000e70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff fbfa 	bl	8000664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2224      	movs	r2, #36	; 0x24
 8000e74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	68da      	ldr	r2, [r3, #12]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000e86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 fb97 	bl	80015bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	691a      	ldr	r2, [r3, #16]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000e9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	695a      	ldr	r2, [r3, #20]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000eac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	68da      	ldr	r2, [r3, #12]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ebc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2220      	movs	r2, #32
 8000ec8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2220      	movs	r2, #32
 8000ed0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b088      	sub	sp, #32
 8000ee2:	af02      	add	r7, sp, #8
 8000ee4:	60f8      	str	r0, [r7, #12]
 8000ee6:	60b9      	str	r1, [r7, #8]
 8000ee8:	603b      	str	r3, [r7, #0]
 8000eea:	4613      	mov	r3, r2
 8000eec:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b20      	cmp	r3, #32
 8000efc:	f040 8083 	bne.w	8001006 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d002      	beq.n	8000f0c <HAL_UART_Transmit+0x2e>
 8000f06:	88fb      	ldrh	r3, [r7, #6]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d101      	bne.n	8000f10 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e07b      	b.n	8001008 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d101      	bne.n	8000f1e <HAL_UART_Transmit+0x40>
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	e074      	b.n	8001008 <HAL_UART_Transmit+0x12a>
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2201      	movs	r2, #1
 8000f22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	2221      	movs	r2, #33	; 0x21
 8000f30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8000f34:	f7ff fc84 	bl	8000840 <HAL_GetTick>
 8000f38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	88fa      	ldrh	r2, [r7, #6]
 8000f3e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	88fa      	ldrh	r2, [r7, #6]
 8000f44:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8000f4e:	e042      	b.n	8000fd6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	3b01      	subs	r3, #1
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f66:	d122      	bne.n	8000fae <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	9300      	str	r3, [sp, #0]
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2180      	movs	r1, #128	; 0x80
 8000f72:	68f8      	ldr	r0, [r7, #12]
 8000f74:	f000 f9b6 	bl	80012e4 <UART_WaitOnFlagUntilTimeout>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e042      	b.n	8001008 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	881b      	ldrh	r3, [r3, #0]
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000f94:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	691b      	ldr	r3, [r3, #16]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d103      	bne.n	8000fa6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	3302      	adds	r3, #2
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	e017      	b.n	8000fd6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	e013      	b.n	8000fd6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2180      	movs	r1, #128	; 0x80
 8000fb8:	68f8      	ldr	r0, [r7, #12]
 8000fba:	f000 f993 	bl	80012e4 <UART_WaitOnFlagUntilTimeout>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e01f      	b.n	8001008 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	1c5a      	adds	r2, r3, #1
 8000fcc:	60ba      	str	r2, [r7, #8]
 8000fce:	781a      	ldrb	r2, [r3, #0]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1b7      	bne.n	8000f50 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2140      	movs	r1, #64	; 0x40
 8000fea:	68f8      	ldr	r0, [r7, #12]
 8000fec:	f000 f97a 	bl	80012e4 <UART_WaitOnFlagUntilTimeout>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	e006      	b.n	8001008 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	2220      	movs	r2, #32
 8000ffe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001002:	2300      	movs	r3, #0
 8001004:	e000      	b.n	8001008 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001006:	2302      	movs	r3, #2
  }
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	4613      	mov	r3, r2
 800101c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b20      	cmp	r3, #32
 8001028:	d140      	bne.n	80010ac <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d002      	beq.n	8001036 <HAL_UART_Receive_IT+0x26>
 8001030:	88fb      	ldrh	r3, [r7, #6]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d101      	bne.n	800103a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	e039      	b.n	80010ae <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001040:	2b01      	cmp	r3, #1
 8001042:	d101      	bne.n	8001048 <HAL_UART_Receive_IT+0x38>
 8001044:	2302      	movs	r3, #2
 8001046:	e032      	b.n	80010ae <HAL_UART_Receive_IT+0x9e>
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2201      	movs	r2, #1
 800104c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	88fa      	ldrh	r2, [r7, #6]
 8001060:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2200      	movs	r2, #0
 8001066:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	2222      	movs	r2, #34	; 0x22
 800106c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	68da      	ldr	r2, [r3, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001086:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	695a      	ldr	r2, [r3, #20]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f042 0201 	orr.w	r2, r2, #1
 8001096:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	68da      	ldr	r2, [r3, #12]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f042 0220 	orr.w	r2, r2, #32
 80010a6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80010a8:	2300      	movs	r3, #0
 80010aa:	e000      	b.n	80010ae <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80010ac:	2302      	movs	r3, #2
  }
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3714      	adds	r7, #20
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
	...

080010bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80010dc:	2300      	movs	r3, #0
 80010de:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80010e0:	2300      	movs	r3, #0
 80010e2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	f003 030f 	and.w	r3, r3, #15
 80010ea:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d10d      	bne.n	800110e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	f003 0320 	and.w	r3, r3, #32
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d008      	beq.n	800110e <HAL_UART_IRQHandler+0x52>
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	f003 0320 	and.w	r3, r3, #32
 8001102:	2b00      	cmp	r3, #0
 8001104:	d003      	beq.n	800110e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f000 f9d6 	bl	80014b8 <UART_Receive_IT>
      return;
 800110c:	e0d1      	b.n	80012b2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	2b00      	cmp	r3, #0
 8001112:	f000 80b0 	beq.w	8001276 <HAL_UART_IRQHandler+0x1ba>
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	2b00      	cmp	r3, #0
 800111e:	d105      	bne.n	800112c <HAL_UART_IRQHandler+0x70>
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001126:	2b00      	cmp	r3, #0
 8001128:	f000 80a5 	beq.w	8001276 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00a      	beq.n	800114c <HAL_UART_IRQHandler+0x90>
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800113c:	2b00      	cmp	r3, #0
 800113e:	d005      	beq.n	800114c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001144:	f043 0201 	orr.w	r2, r3, #1
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	f003 0304 	and.w	r3, r3, #4
 8001152:	2b00      	cmp	r3, #0
 8001154:	d00a      	beq.n	800116c <HAL_UART_IRQHandler+0xb0>
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d005      	beq.n	800116c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001164:	f043 0202 	orr.w	r2, r3, #2
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d00a      	beq.n	800118c <HAL_UART_IRQHandler+0xd0>
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	2b00      	cmp	r3, #0
 800117e:	d005      	beq.n	800118c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001184:	f043 0204 	orr.w	r2, r3, #4
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f003 0308 	and.w	r3, r3, #8
 8001192:	2b00      	cmp	r3, #0
 8001194:	d00f      	beq.n	80011b6 <HAL_UART_IRQHandler+0xfa>
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	f003 0320 	and.w	r3, r3, #32
 800119c:	2b00      	cmp	r3, #0
 800119e:	d104      	bne.n	80011aa <HAL_UART_IRQHandler+0xee>
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d005      	beq.n	80011b6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ae:	f043 0208 	orr.w	r2, r3, #8
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d078      	beq.n	80012b0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	f003 0320 	and.w	r3, r3, #32
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d007      	beq.n	80011d8 <HAL_UART_IRQHandler+0x11c>
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	f003 0320 	and.w	r3, r3, #32
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d002      	beq.n	80011d8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f000 f970 	bl	80014b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011e2:	2b40      	cmp	r3, #64	; 0x40
 80011e4:	bf0c      	ite	eq
 80011e6:	2301      	moveq	r3, #1
 80011e8:	2300      	movne	r3, #0
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011f2:	f003 0308 	and.w	r3, r3, #8
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d102      	bne.n	8001200 <HAL_UART_IRQHandler+0x144>
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d031      	beq.n	8001264 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f000 f8b9 	bl	8001378 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	695b      	ldr	r3, [r3, #20]
 800120c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001210:	2b40      	cmp	r3, #64	; 0x40
 8001212:	d123      	bne.n	800125c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	695a      	ldr	r2, [r3, #20]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001222:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001228:	2b00      	cmp	r3, #0
 800122a:	d013      	beq.n	8001254 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001230:	4a21      	ldr	r2, [pc, #132]	; (80012b8 <HAL_UART_IRQHandler+0x1fc>)
 8001232:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fc2b 	bl	8000a94 <HAL_DMA_Abort_IT>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d016      	beq.n	8001272 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001248:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800124e:	4610      	mov	r0, r2
 8001250:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001252:	e00e      	b.n	8001272 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f000 f83b 	bl	80012d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800125a:	e00a      	b.n	8001272 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f000 f837 	bl	80012d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001262:	e006      	b.n	8001272 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f000 f833 	bl	80012d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2200      	movs	r2, #0
 800126e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001270:	e01e      	b.n	80012b0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001272:	bf00      	nop
    return;
 8001274:	e01c      	b.n	80012b0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800127c:	2b00      	cmp	r3, #0
 800127e:	d008      	beq.n	8001292 <HAL_UART_IRQHandler+0x1d6>
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001286:	2b00      	cmp	r3, #0
 8001288:	d003      	beq.n	8001292 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f000 f8a6 	bl	80013dc <UART_Transmit_IT>
    return;
 8001290:	e00f      	b.n	80012b2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001298:	2b00      	cmp	r3, #0
 800129a:	d00a      	beq.n	80012b2 <HAL_UART_IRQHandler+0x1f6>
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d005      	beq.n	80012b2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f000 f8ee 	bl	8001488 <UART_EndTransmit_IT>
    return;
 80012ac:	bf00      	nop
 80012ae:	e000      	b.n	80012b2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80012b0:	bf00      	nop
  }
}
 80012b2:	3720      	adds	r7, #32
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	080013b5 	.word	0x080013b5

080012bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	603b      	str	r3, [r7, #0]
 80012f0:	4613      	mov	r3, r2
 80012f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80012f4:	e02c      	b.n	8001350 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fc:	d028      	beq.n	8001350 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d007      	beq.n	8001314 <UART_WaitOnFlagUntilTimeout+0x30>
 8001304:	f7ff fa9c 	bl	8000840 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	429a      	cmp	r2, r3
 8001312:	d21d      	bcs.n	8001350 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	68da      	ldr	r2, [r3, #12]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001322:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	695a      	ldr	r2, [r3, #20]
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f022 0201 	bic.w	r2, r2, #1
 8001332:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	2220      	movs	r2, #32
 8001338:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	2220      	movs	r2, #32
 8001340:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	e00f      	b.n	8001370 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	4013      	ands	r3, r2
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	429a      	cmp	r2, r3
 800135e:	bf0c      	ite	eq
 8001360:	2301      	moveq	r3, #1
 8001362:	2300      	movne	r3, #0
 8001364:	b2db      	uxtb	r3, r3
 8001366:	461a      	mov	r2, r3
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	429a      	cmp	r2, r3
 800136c:	d0c3      	beq.n	80012f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68da      	ldr	r2, [r3, #12]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800138e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	695a      	ldr	r2, [r3, #20]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f022 0201 	bic.w	r2, r2, #1
 800139e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2220      	movs	r2, #32
 80013a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2200      	movs	r2, #0
 80013c6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2200      	movs	r2, #0
 80013cc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f7ff ff7e 	bl	80012d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80013d4:	bf00      	nop
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b21      	cmp	r3, #33	; 0x21
 80013ee:	d144      	bne.n	800147a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013f8:	d11a      	bne.n	8001430 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6a1b      	ldr	r3, [r3, #32]
 80013fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	881b      	ldrh	r3, [r3, #0]
 8001404:	461a      	mov	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800140e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	691b      	ldr	r3, [r3, #16]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d105      	bne.n	8001424 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a1b      	ldr	r3, [r3, #32]
 800141c:	1c9a      	adds	r2, r3, #2
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	621a      	str	r2, [r3, #32]
 8001422:	e00e      	b.n	8001442 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a1b      	ldr	r3, [r3, #32]
 8001428:	1c5a      	adds	r2, r3, #1
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	621a      	str	r2, [r3, #32]
 800142e:	e008      	b.n	8001442 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a1b      	ldr	r3, [r3, #32]
 8001434:	1c59      	adds	r1, r3, #1
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	6211      	str	r1, [r2, #32]
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001446:	b29b      	uxth	r3, r3
 8001448:	3b01      	subs	r3, #1
 800144a:	b29b      	uxth	r3, r3
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	4619      	mov	r1, r3
 8001450:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001452:	2b00      	cmp	r3, #0
 8001454:	d10f      	bne.n	8001476 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68da      	ldr	r2, [r3, #12]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001464:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	68da      	ldr	r2, [r3, #12]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001474:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001476:	2300      	movs	r3, #0
 8001478:	e000      	b.n	800147c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800147a:	2302      	movs	r3, #2
  }
}
 800147c:	4618      	mov	r0, r3
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	68da      	ldr	r2, [r3, #12]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800149e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2220      	movs	r2, #32
 80014a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff ff07 	bl	80012bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b22      	cmp	r3, #34	; 0x22
 80014ca:	d171      	bne.n	80015b0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014d4:	d123      	bne.n	800151e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014da:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d10e      	bne.n	8001502 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014fa:	1c9a      	adds	r2, r3, #2
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	629a      	str	r2, [r3, #40]	; 0x28
 8001500:	e029      	b.n	8001556 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	b29b      	uxth	r3, r3
 800150a:	b2db      	uxtb	r3, r3
 800150c:	b29a      	uxth	r2, r3
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001516:	1c5a      	adds	r2, r3, #1
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	629a      	str	r2, [r3, #40]	; 0x28
 800151c:	e01b      	b.n	8001556 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10a      	bne.n	800153c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6858      	ldr	r0, [r3, #4]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001530:	1c59      	adds	r1, r3, #1
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	6291      	str	r1, [r2, #40]	; 0x28
 8001536:	b2c2      	uxtb	r2, r0
 8001538:	701a      	strb	r2, [r3, #0]
 800153a:	e00c      	b.n	8001556 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	b2da      	uxtb	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001548:	1c58      	adds	r0, r3, #1
 800154a:	6879      	ldr	r1, [r7, #4]
 800154c:	6288      	str	r0, [r1, #40]	; 0x28
 800154e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001552:	b2d2      	uxtb	r2, r2
 8001554:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800155a:	b29b      	uxth	r3, r3
 800155c:	3b01      	subs	r3, #1
 800155e:	b29b      	uxth	r3, r3
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	4619      	mov	r1, r3
 8001564:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001566:	2b00      	cmp	r3, #0
 8001568:	d120      	bne.n	80015ac <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	68da      	ldr	r2, [r3, #12]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f022 0220 	bic.w	r2, r2, #32
 8001578:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	68da      	ldr	r2, [r3, #12]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001588:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	695a      	ldr	r2, [r3, #20]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f022 0201 	bic.w	r2, r2, #1
 8001598:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2220      	movs	r2, #32
 800159e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff f80e 	bl	80005c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80015a8:	2300      	movs	r3, #0
 80015aa:	e002      	b.n	80015b2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80015ac:	2300      	movs	r3, #0
 80015ae:	e000      	b.n	80015b2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80015b0:	2302      	movs	r3, #2
  }
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015c0:	b085      	sub	sp, #20
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	691b      	ldr	r3, [r3, #16]
 80015cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68da      	ldr	r2, [r3, #12]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	430a      	orrs	r2, r1
 80015da:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	431a      	orrs	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	431a      	orrs	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	69db      	ldr	r3, [r3, #28]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80015fe:	f023 030c 	bic.w	r3, r3, #12
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	6812      	ldr	r2, [r2, #0]
 8001606:	68f9      	ldr	r1, [r7, #12]
 8001608:	430b      	orrs	r3, r1
 800160a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	699a      	ldr	r2, [r3, #24]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	430a      	orrs	r2, r1
 8001620:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800162a:	f040 818b 	bne.w	8001944 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4ac1      	ldr	r2, [pc, #772]	; (8001938 <UART_SetConfig+0x37c>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d005      	beq.n	8001644 <UART_SetConfig+0x88>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4abf      	ldr	r2, [pc, #764]	; (800193c <UART_SetConfig+0x380>)
 800163e:	4293      	cmp	r3, r2
 8001640:	f040 80bd 	bne.w	80017be <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001644:	f7ff fbea 	bl	8000e1c <HAL_RCC_GetPCLK2Freq>
 8001648:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	461d      	mov	r5, r3
 800164e:	f04f 0600 	mov.w	r6, #0
 8001652:	46a8      	mov	r8, r5
 8001654:	46b1      	mov	r9, r6
 8001656:	eb18 0308 	adds.w	r3, r8, r8
 800165a:	eb49 0409 	adc.w	r4, r9, r9
 800165e:	4698      	mov	r8, r3
 8001660:	46a1      	mov	r9, r4
 8001662:	eb18 0805 	adds.w	r8, r8, r5
 8001666:	eb49 0906 	adc.w	r9, r9, r6
 800166a:	f04f 0100 	mov.w	r1, #0
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001676:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800167a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800167e:	4688      	mov	r8, r1
 8001680:	4691      	mov	r9, r2
 8001682:	eb18 0005 	adds.w	r0, r8, r5
 8001686:	eb49 0106 	adc.w	r1, r9, r6
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	461d      	mov	r5, r3
 8001690:	f04f 0600 	mov.w	r6, #0
 8001694:	196b      	adds	r3, r5, r5
 8001696:	eb46 0406 	adc.w	r4, r6, r6
 800169a:	461a      	mov	r2, r3
 800169c:	4623      	mov	r3, r4
 800169e:	f7fe fda3 	bl	80001e8 <__aeabi_uldivmod>
 80016a2:	4603      	mov	r3, r0
 80016a4:	460c      	mov	r4, r1
 80016a6:	461a      	mov	r2, r3
 80016a8:	4ba5      	ldr	r3, [pc, #660]	; (8001940 <UART_SetConfig+0x384>)
 80016aa:	fba3 2302 	umull	r2, r3, r3, r2
 80016ae:	095b      	lsrs	r3, r3, #5
 80016b0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	461d      	mov	r5, r3
 80016b8:	f04f 0600 	mov.w	r6, #0
 80016bc:	46a9      	mov	r9, r5
 80016be:	46b2      	mov	sl, r6
 80016c0:	eb19 0309 	adds.w	r3, r9, r9
 80016c4:	eb4a 040a 	adc.w	r4, sl, sl
 80016c8:	4699      	mov	r9, r3
 80016ca:	46a2      	mov	sl, r4
 80016cc:	eb19 0905 	adds.w	r9, r9, r5
 80016d0:	eb4a 0a06 	adc.w	sl, sl, r6
 80016d4:	f04f 0100 	mov.w	r1, #0
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80016e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80016e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80016e8:	4689      	mov	r9, r1
 80016ea:	4692      	mov	sl, r2
 80016ec:	eb19 0005 	adds.w	r0, r9, r5
 80016f0:	eb4a 0106 	adc.w	r1, sl, r6
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	461d      	mov	r5, r3
 80016fa:	f04f 0600 	mov.w	r6, #0
 80016fe:	196b      	adds	r3, r5, r5
 8001700:	eb46 0406 	adc.w	r4, r6, r6
 8001704:	461a      	mov	r2, r3
 8001706:	4623      	mov	r3, r4
 8001708:	f7fe fd6e 	bl	80001e8 <__aeabi_uldivmod>
 800170c:	4603      	mov	r3, r0
 800170e:	460c      	mov	r4, r1
 8001710:	461a      	mov	r2, r3
 8001712:	4b8b      	ldr	r3, [pc, #556]	; (8001940 <UART_SetConfig+0x384>)
 8001714:	fba3 1302 	umull	r1, r3, r3, r2
 8001718:	095b      	lsrs	r3, r3, #5
 800171a:	2164      	movs	r1, #100	; 0x64
 800171c:	fb01 f303 	mul.w	r3, r1, r3
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	3332      	adds	r3, #50	; 0x32
 8001726:	4a86      	ldr	r2, [pc, #536]	; (8001940 <UART_SetConfig+0x384>)
 8001728:	fba2 2303 	umull	r2, r3, r2, r3
 800172c:	095b      	lsrs	r3, r3, #5
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001734:	4498      	add	r8, r3
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	461d      	mov	r5, r3
 800173a:	f04f 0600 	mov.w	r6, #0
 800173e:	46a9      	mov	r9, r5
 8001740:	46b2      	mov	sl, r6
 8001742:	eb19 0309 	adds.w	r3, r9, r9
 8001746:	eb4a 040a 	adc.w	r4, sl, sl
 800174a:	4699      	mov	r9, r3
 800174c:	46a2      	mov	sl, r4
 800174e:	eb19 0905 	adds.w	r9, r9, r5
 8001752:	eb4a 0a06 	adc.w	sl, sl, r6
 8001756:	f04f 0100 	mov.w	r1, #0
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001762:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001766:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800176a:	4689      	mov	r9, r1
 800176c:	4692      	mov	sl, r2
 800176e:	eb19 0005 	adds.w	r0, r9, r5
 8001772:	eb4a 0106 	adc.w	r1, sl, r6
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	461d      	mov	r5, r3
 800177c:	f04f 0600 	mov.w	r6, #0
 8001780:	196b      	adds	r3, r5, r5
 8001782:	eb46 0406 	adc.w	r4, r6, r6
 8001786:	461a      	mov	r2, r3
 8001788:	4623      	mov	r3, r4
 800178a:	f7fe fd2d 	bl	80001e8 <__aeabi_uldivmod>
 800178e:	4603      	mov	r3, r0
 8001790:	460c      	mov	r4, r1
 8001792:	461a      	mov	r2, r3
 8001794:	4b6a      	ldr	r3, [pc, #424]	; (8001940 <UART_SetConfig+0x384>)
 8001796:	fba3 1302 	umull	r1, r3, r3, r2
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	2164      	movs	r1, #100	; 0x64
 800179e:	fb01 f303 	mul.w	r3, r1, r3
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	3332      	adds	r3, #50	; 0x32
 80017a8:	4a65      	ldr	r2, [pc, #404]	; (8001940 <UART_SetConfig+0x384>)
 80017aa:	fba2 2303 	umull	r2, r3, r2, r3
 80017ae:	095b      	lsrs	r3, r3, #5
 80017b0:	f003 0207 	and.w	r2, r3, #7
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4442      	add	r2, r8
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	e26f      	b.n	8001c9e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80017be:	f7ff fb19 	bl	8000df4 <HAL_RCC_GetPCLK1Freq>
 80017c2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	461d      	mov	r5, r3
 80017c8:	f04f 0600 	mov.w	r6, #0
 80017cc:	46a8      	mov	r8, r5
 80017ce:	46b1      	mov	r9, r6
 80017d0:	eb18 0308 	adds.w	r3, r8, r8
 80017d4:	eb49 0409 	adc.w	r4, r9, r9
 80017d8:	4698      	mov	r8, r3
 80017da:	46a1      	mov	r9, r4
 80017dc:	eb18 0805 	adds.w	r8, r8, r5
 80017e0:	eb49 0906 	adc.w	r9, r9, r6
 80017e4:	f04f 0100 	mov.w	r1, #0
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80017f0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80017f4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80017f8:	4688      	mov	r8, r1
 80017fa:	4691      	mov	r9, r2
 80017fc:	eb18 0005 	adds.w	r0, r8, r5
 8001800:	eb49 0106 	adc.w	r1, r9, r6
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	461d      	mov	r5, r3
 800180a:	f04f 0600 	mov.w	r6, #0
 800180e:	196b      	adds	r3, r5, r5
 8001810:	eb46 0406 	adc.w	r4, r6, r6
 8001814:	461a      	mov	r2, r3
 8001816:	4623      	mov	r3, r4
 8001818:	f7fe fce6 	bl	80001e8 <__aeabi_uldivmod>
 800181c:	4603      	mov	r3, r0
 800181e:	460c      	mov	r4, r1
 8001820:	461a      	mov	r2, r3
 8001822:	4b47      	ldr	r3, [pc, #284]	; (8001940 <UART_SetConfig+0x384>)
 8001824:	fba3 2302 	umull	r2, r3, r3, r2
 8001828:	095b      	lsrs	r3, r3, #5
 800182a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	461d      	mov	r5, r3
 8001832:	f04f 0600 	mov.w	r6, #0
 8001836:	46a9      	mov	r9, r5
 8001838:	46b2      	mov	sl, r6
 800183a:	eb19 0309 	adds.w	r3, r9, r9
 800183e:	eb4a 040a 	adc.w	r4, sl, sl
 8001842:	4699      	mov	r9, r3
 8001844:	46a2      	mov	sl, r4
 8001846:	eb19 0905 	adds.w	r9, r9, r5
 800184a:	eb4a 0a06 	adc.w	sl, sl, r6
 800184e:	f04f 0100 	mov.w	r1, #0
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800185a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800185e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001862:	4689      	mov	r9, r1
 8001864:	4692      	mov	sl, r2
 8001866:	eb19 0005 	adds.w	r0, r9, r5
 800186a:	eb4a 0106 	adc.w	r1, sl, r6
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	461d      	mov	r5, r3
 8001874:	f04f 0600 	mov.w	r6, #0
 8001878:	196b      	adds	r3, r5, r5
 800187a:	eb46 0406 	adc.w	r4, r6, r6
 800187e:	461a      	mov	r2, r3
 8001880:	4623      	mov	r3, r4
 8001882:	f7fe fcb1 	bl	80001e8 <__aeabi_uldivmod>
 8001886:	4603      	mov	r3, r0
 8001888:	460c      	mov	r4, r1
 800188a:	461a      	mov	r2, r3
 800188c:	4b2c      	ldr	r3, [pc, #176]	; (8001940 <UART_SetConfig+0x384>)
 800188e:	fba3 1302 	umull	r1, r3, r3, r2
 8001892:	095b      	lsrs	r3, r3, #5
 8001894:	2164      	movs	r1, #100	; 0x64
 8001896:	fb01 f303 	mul.w	r3, r1, r3
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	3332      	adds	r3, #50	; 0x32
 80018a0:	4a27      	ldr	r2, [pc, #156]	; (8001940 <UART_SetConfig+0x384>)
 80018a2:	fba2 2303 	umull	r2, r3, r2, r3
 80018a6:	095b      	lsrs	r3, r3, #5
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80018ae:	4498      	add	r8, r3
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	461d      	mov	r5, r3
 80018b4:	f04f 0600 	mov.w	r6, #0
 80018b8:	46a9      	mov	r9, r5
 80018ba:	46b2      	mov	sl, r6
 80018bc:	eb19 0309 	adds.w	r3, r9, r9
 80018c0:	eb4a 040a 	adc.w	r4, sl, sl
 80018c4:	4699      	mov	r9, r3
 80018c6:	46a2      	mov	sl, r4
 80018c8:	eb19 0905 	adds.w	r9, r9, r5
 80018cc:	eb4a 0a06 	adc.w	sl, sl, r6
 80018d0:	f04f 0100 	mov.w	r1, #0
 80018d4:	f04f 0200 	mov.w	r2, #0
 80018d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80018dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80018e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80018e4:	4689      	mov	r9, r1
 80018e6:	4692      	mov	sl, r2
 80018e8:	eb19 0005 	adds.w	r0, r9, r5
 80018ec:	eb4a 0106 	adc.w	r1, sl, r6
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	461d      	mov	r5, r3
 80018f6:	f04f 0600 	mov.w	r6, #0
 80018fa:	196b      	adds	r3, r5, r5
 80018fc:	eb46 0406 	adc.w	r4, r6, r6
 8001900:	461a      	mov	r2, r3
 8001902:	4623      	mov	r3, r4
 8001904:	f7fe fc70 	bl	80001e8 <__aeabi_uldivmod>
 8001908:	4603      	mov	r3, r0
 800190a:	460c      	mov	r4, r1
 800190c:	461a      	mov	r2, r3
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <UART_SetConfig+0x384>)
 8001910:	fba3 1302 	umull	r1, r3, r3, r2
 8001914:	095b      	lsrs	r3, r3, #5
 8001916:	2164      	movs	r1, #100	; 0x64
 8001918:	fb01 f303 	mul.w	r3, r1, r3
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	3332      	adds	r3, #50	; 0x32
 8001922:	4a07      	ldr	r2, [pc, #28]	; (8001940 <UART_SetConfig+0x384>)
 8001924:	fba2 2303 	umull	r2, r3, r2, r3
 8001928:	095b      	lsrs	r3, r3, #5
 800192a:	f003 0207 	and.w	r2, r3, #7
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4442      	add	r2, r8
 8001934:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8001936:	e1b2      	b.n	8001c9e <UART_SetConfig+0x6e2>
 8001938:	40011000 	.word	0x40011000
 800193c:	40011400 	.word	0x40011400
 8001940:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4ad7      	ldr	r2, [pc, #860]	; (8001ca8 <UART_SetConfig+0x6ec>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d005      	beq.n	800195a <UART_SetConfig+0x39e>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4ad6      	ldr	r2, [pc, #856]	; (8001cac <UART_SetConfig+0x6f0>)
 8001954:	4293      	cmp	r3, r2
 8001956:	f040 80d1 	bne.w	8001afc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800195a:	f7ff fa5f 	bl	8000e1c <HAL_RCC_GetPCLK2Freq>
 800195e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	469a      	mov	sl, r3
 8001964:	f04f 0b00 	mov.w	fp, #0
 8001968:	46d0      	mov	r8, sl
 800196a:	46d9      	mov	r9, fp
 800196c:	eb18 0308 	adds.w	r3, r8, r8
 8001970:	eb49 0409 	adc.w	r4, r9, r9
 8001974:	4698      	mov	r8, r3
 8001976:	46a1      	mov	r9, r4
 8001978:	eb18 080a 	adds.w	r8, r8, sl
 800197c:	eb49 090b 	adc.w	r9, r9, fp
 8001980:	f04f 0100 	mov.w	r1, #0
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800198c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001990:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001994:	4688      	mov	r8, r1
 8001996:	4691      	mov	r9, r2
 8001998:	eb1a 0508 	adds.w	r5, sl, r8
 800199c:	eb4b 0609 	adc.w	r6, fp, r9
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	4619      	mov	r1, r3
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	f04f 0300 	mov.w	r3, #0
 80019ae:	f04f 0400 	mov.w	r4, #0
 80019b2:	0094      	lsls	r4, r2, #2
 80019b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80019b8:	008b      	lsls	r3, r1, #2
 80019ba:	461a      	mov	r2, r3
 80019bc:	4623      	mov	r3, r4
 80019be:	4628      	mov	r0, r5
 80019c0:	4631      	mov	r1, r6
 80019c2:	f7fe fc11 	bl	80001e8 <__aeabi_uldivmod>
 80019c6:	4603      	mov	r3, r0
 80019c8:	460c      	mov	r4, r1
 80019ca:	461a      	mov	r2, r3
 80019cc:	4bb8      	ldr	r3, [pc, #736]	; (8001cb0 <UART_SetConfig+0x6f4>)
 80019ce:	fba3 2302 	umull	r2, r3, r3, r2
 80019d2:	095b      	lsrs	r3, r3, #5
 80019d4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	469b      	mov	fp, r3
 80019dc:	f04f 0c00 	mov.w	ip, #0
 80019e0:	46d9      	mov	r9, fp
 80019e2:	46e2      	mov	sl, ip
 80019e4:	eb19 0309 	adds.w	r3, r9, r9
 80019e8:	eb4a 040a 	adc.w	r4, sl, sl
 80019ec:	4699      	mov	r9, r3
 80019ee:	46a2      	mov	sl, r4
 80019f0:	eb19 090b 	adds.w	r9, r9, fp
 80019f4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80019f8:	f04f 0100 	mov.w	r1, #0
 80019fc:	f04f 0200 	mov.w	r2, #0
 8001a00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001a04:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001a08:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001a0c:	4689      	mov	r9, r1
 8001a0e:	4692      	mov	sl, r2
 8001a10:	eb1b 0509 	adds.w	r5, fp, r9
 8001a14:	eb4c 060a 	adc.w	r6, ip, sl
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	f04f 0300 	mov.w	r3, #0
 8001a26:	f04f 0400 	mov.w	r4, #0
 8001a2a:	0094      	lsls	r4, r2, #2
 8001a2c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8001a30:	008b      	lsls	r3, r1, #2
 8001a32:	461a      	mov	r2, r3
 8001a34:	4623      	mov	r3, r4
 8001a36:	4628      	mov	r0, r5
 8001a38:	4631      	mov	r1, r6
 8001a3a:	f7fe fbd5 	bl	80001e8 <__aeabi_uldivmod>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	460c      	mov	r4, r1
 8001a42:	461a      	mov	r2, r3
 8001a44:	4b9a      	ldr	r3, [pc, #616]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001a46:	fba3 1302 	umull	r1, r3, r3, r2
 8001a4a:	095b      	lsrs	r3, r3, #5
 8001a4c:	2164      	movs	r1, #100	; 0x64
 8001a4e:	fb01 f303 	mul.w	r3, r1, r3
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	011b      	lsls	r3, r3, #4
 8001a56:	3332      	adds	r3, #50	; 0x32
 8001a58:	4a95      	ldr	r2, [pc, #596]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a5e:	095b      	lsrs	r3, r3, #5
 8001a60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a64:	4498      	add	r8, r3
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	469b      	mov	fp, r3
 8001a6a:	f04f 0c00 	mov.w	ip, #0
 8001a6e:	46d9      	mov	r9, fp
 8001a70:	46e2      	mov	sl, ip
 8001a72:	eb19 0309 	adds.w	r3, r9, r9
 8001a76:	eb4a 040a 	adc.w	r4, sl, sl
 8001a7a:	4699      	mov	r9, r3
 8001a7c:	46a2      	mov	sl, r4
 8001a7e:	eb19 090b 	adds.w	r9, r9, fp
 8001a82:	eb4a 0a0c 	adc.w	sl, sl, ip
 8001a86:	f04f 0100 	mov.w	r1, #0
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001a92:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001a96:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001a9a:	4689      	mov	r9, r1
 8001a9c:	4692      	mov	sl, r2
 8001a9e:	eb1b 0509 	adds.w	r5, fp, r9
 8001aa2:	eb4c 060a 	adc.w	r6, ip, sl
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	f04f 0300 	mov.w	r3, #0
 8001ab4:	f04f 0400 	mov.w	r4, #0
 8001ab8:	0094      	lsls	r4, r2, #2
 8001aba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8001abe:	008b      	lsls	r3, r1, #2
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4623      	mov	r3, r4
 8001ac4:	4628      	mov	r0, r5
 8001ac6:	4631      	mov	r1, r6
 8001ac8:	f7fe fb8e 	bl	80001e8 <__aeabi_uldivmod>
 8001acc:	4603      	mov	r3, r0
 8001ace:	460c      	mov	r4, r1
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b77      	ldr	r3, [pc, #476]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001ad4:	fba3 1302 	umull	r1, r3, r3, r2
 8001ad8:	095b      	lsrs	r3, r3, #5
 8001ada:	2164      	movs	r1, #100	; 0x64
 8001adc:	fb01 f303 	mul.w	r3, r1, r3
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	011b      	lsls	r3, r3, #4
 8001ae4:	3332      	adds	r3, #50	; 0x32
 8001ae6:	4a72      	ldr	r2, [pc, #456]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8001aec:	095b      	lsrs	r3, r3, #5
 8001aee:	f003 020f 	and.w	r2, r3, #15
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4442      	add	r2, r8
 8001af8:	609a      	str	r2, [r3, #8]
 8001afa:	e0d0      	b.n	8001c9e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8001afc:	f7ff f97a 	bl	8000df4 <HAL_RCC_GetPCLK1Freq>
 8001b00:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	469a      	mov	sl, r3
 8001b06:	f04f 0b00 	mov.w	fp, #0
 8001b0a:	46d0      	mov	r8, sl
 8001b0c:	46d9      	mov	r9, fp
 8001b0e:	eb18 0308 	adds.w	r3, r8, r8
 8001b12:	eb49 0409 	adc.w	r4, r9, r9
 8001b16:	4698      	mov	r8, r3
 8001b18:	46a1      	mov	r9, r4
 8001b1a:	eb18 080a 	adds.w	r8, r8, sl
 8001b1e:	eb49 090b 	adc.w	r9, r9, fp
 8001b22:	f04f 0100 	mov.w	r1, #0
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001b2e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001b32:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001b36:	4688      	mov	r8, r1
 8001b38:	4691      	mov	r9, r2
 8001b3a:	eb1a 0508 	adds.w	r5, sl, r8
 8001b3e:	eb4b 0609 	adc.w	r6, fp, r9
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	4619      	mov	r1, r3
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	f04f 0400 	mov.w	r4, #0
 8001b54:	0094      	lsls	r4, r2, #2
 8001b56:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8001b5a:	008b      	lsls	r3, r1, #2
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4623      	mov	r3, r4
 8001b60:	4628      	mov	r0, r5
 8001b62:	4631      	mov	r1, r6
 8001b64:	f7fe fb40 	bl	80001e8 <__aeabi_uldivmod>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	460c      	mov	r4, r1
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	4b50      	ldr	r3, [pc, #320]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001b70:	fba3 2302 	umull	r2, r3, r3, r2
 8001b74:	095b      	lsrs	r3, r3, #5
 8001b76:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	469b      	mov	fp, r3
 8001b7e:	f04f 0c00 	mov.w	ip, #0
 8001b82:	46d9      	mov	r9, fp
 8001b84:	46e2      	mov	sl, ip
 8001b86:	eb19 0309 	adds.w	r3, r9, r9
 8001b8a:	eb4a 040a 	adc.w	r4, sl, sl
 8001b8e:	4699      	mov	r9, r3
 8001b90:	46a2      	mov	sl, r4
 8001b92:	eb19 090b 	adds.w	r9, r9, fp
 8001b96:	eb4a 0a0c 	adc.w	sl, sl, ip
 8001b9a:	f04f 0100 	mov.w	r1, #0
 8001b9e:	f04f 0200 	mov.w	r2, #0
 8001ba2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001ba6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001baa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001bae:	4689      	mov	r9, r1
 8001bb0:	4692      	mov	sl, r2
 8001bb2:	eb1b 0509 	adds.w	r5, fp, r9
 8001bb6:	eb4c 060a 	adc.w	r6, ip, sl
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	f04f 0300 	mov.w	r3, #0
 8001bc8:	f04f 0400 	mov.w	r4, #0
 8001bcc:	0094      	lsls	r4, r2, #2
 8001bce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8001bd2:	008b      	lsls	r3, r1, #2
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	4623      	mov	r3, r4
 8001bd8:	4628      	mov	r0, r5
 8001bda:	4631      	mov	r1, r6
 8001bdc:	f7fe fb04 	bl	80001e8 <__aeabi_uldivmod>
 8001be0:	4603      	mov	r3, r0
 8001be2:	460c      	mov	r4, r1
 8001be4:	461a      	mov	r2, r3
 8001be6:	4b32      	ldr	r3, [pc, #200]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001be8:	fba3 1302 	umull	r1, r3, r3, r2
 8001bec:	095b      	lsrs	r3, r3, #5
 8001bee:	2164      	movs	r1, #100	; 0x64
 8001bf0:	fb01 f303 	mul.w	r3, r1, r3
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	011b      	lsls	r3, r3, #4
 8001bf8:	3332      	adds	r3, #50	; 0x32
 8001bfa:	4a2d      	ldr	r2, [pc, #180]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001c00:	095b      	lsrs	r3, r3, #5
 8001c02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c06:	4498      	add	r8, r3
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	469b      	mov	fp, r3
 8001c0c:	f04f 0c00 	mov.w	ip, #0
 8001c10:	46d9      	mov	r9, fp
 8001c12:	46e2      	mov	sl, ip
 8001c14:	eb19 0309 	adds.w	r3, r9, r9
 8001c18:	eb4a 040a 	adc.w	r4, sl, sl
 8001c1c:	4699      	mov	r9, r3
 8001c1e:	46a2      	mov	sl, r4
 8001c20:	eb19 090b 	adds.w	r9, r9, fp
 8001c24:	eb4a 0a0c 	adc.w	sl, sl, ip
 8001c28:	f04f 0100 	mov.w	r1, #0
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001c34:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001c38:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001c3c:	4689      	mov	r9, r1
 8001c3e:	4692      	mov	sl, r2
 8001c40:	eb1b 0509 	adds.w	r5, fp, r9
 8001c44:	eb4c 060a 	adc.w	r6, ip, sl
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	f04f 0300 	mov.w	r3, #0
 8001c56:	f04f 0400 	mov.w	r4, #0
 8001c5a:	0094      	lsls	r4, r2, #2
 8001c5c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8001c60:	008b      	lsls	r3, r1, #2
 8001c62:	461a      	mov	r2, r3
 8001c64:	4623      	mov	r3, r4
 8001c66:	4628      	mov	r0, r5
 8001c68:	4631      	mov	r1, r6
 8001c6a:	f7fe fabd 	bl	80001e8 <__aeabi_uldivmod>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	460c      	mov	r4, r1
 8001c72:	461a      	mov	r2, r3
 8001c74:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001c76:	fba3 1302 	umull	r1, r3, r3, r2
 8001c7a:	095b      	lsrs	r3, r3, #5
 8001c7c:	2164      	movs	r1, #100	; 0x64
 8001c7e:	fb01 f303 	mul.w	r3, r1, r3
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	011b      	lsls	r3, r3, #4
 8001c86:	3332      	adds	r3, #50	; 0x32
 8001c88:	4a09      	ldr	r2, [pc, #36]	; (8001cb0 <UART_SetConfig+0x6f4>)
 8001c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8e:	095b      	lsrs	r3, r3, #5
 8001c90:	f003 020f 	and.w	r2, r3, #15
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4442      	add	r2, r8
 8001c9a:	609a      	str	r2, [r3, #8]
}
 8001c9c:	e7ff      	b.n	8001c9e <UART_SetConfig+0x6e2>
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ca8:	40011000 	.word	0x40011000
 8001cac:	40011400 	.word	0x40011400
 8001cb0:	51eb851f 	.word	0x51eb851f

08001cb4 <__libc_init_array>:
 8001cb4:	b570      	push	{r4, r5, r6, lr}
 8001cb6:	4e0d      	ldr	r6, [pc, #52]	; (8001cec <__libc_init_array+0x38>)
 8001cb8:	4c0d      	ldr	r4, [pc, #52]	; (8001cf0 <__libc_init_array+0x3c>)
 8001cba:	1ba4      	subs	r4, r4, r6
 8001cbc:	10a4      	asrs	r4, r4, #2
 8001cbe:	2500      	movs	r5, #0
 8001cc0:	42a5      	cmp	r5, r4
 8001cc2:	d109      	bne.n	8001cd8 <__libc_init_array+0x24>
 8001cc4:	4e0b      	ldr	r6, [pc, #44]	; (8001cf4 <__libc_init_array+0x40>)
 8001cc6:	4c0c      	ldr	r4, [pc, #48]	; (8001cf8 <__libc_init_array+0x44>)
 8001cc8:	f000 f818 	bl	8001cfc <_init>
 8001ccc:	1ba4      	subs	r4, r4, r6
 8001cce:	10a4      	asrs	r4, r4, #2
 8001cd0:	2500      	movs	r5, #0
 8001cd2:	42a5      	cmp	r5, r4
 8001cd4:	d105      	bne.n	8001ce2 <__libc_init_array+0x2e>
 8001cd6:	bd70      	pop	{r4, r5, r6, pc}
 8001cd8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cdc:	4798      	blx	r3
 8001cde:	3501      	adds	r5, #1
 8001ce0:	e7ee      	b.n	8001cc0 <__libc_init_array+0xc>
 8001ce2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ce6:	4798      	blx	r3
 8001ce8:	3501      	adds	r5, #1
 8001cea:	e7f2      	b.n	8001cd2 <__libc_init_array+0x1e>
 8001cec:	08001d38 	.word	0x08001d38
 8001cf0:	08001d38 	.word	0x08001d38
 8001cf4:	08001d38 	.word	0x08001d38
 8001cf8:	08001d3c 	.word	0x08001d3c

08001cfc <_init>:
 8001cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cfe:	bf00      	nop
 8001d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d02:	bc08      	pop	{r3}
 8001d04:	469e      	mov	lr, r3
 8001d06:	4770      	bx	lr

08001d08 <_fini>:
 8001d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0a:	bf00      	nop
 8001d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d0e:	bc08      	pop	{r3}
 8001d10:	469e      	mov	lr, r3
 8001d12:	4770      	bx	lr
