 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : simple_spi_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:32:35 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 12.63%

  Startpoint: clkcnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clkcnt_reg[0]/CLK (SDFFSSRX1_RVT)                       0.00       0.00 r
  clkcnt_reg[0]/Q (SDFFSSRX1_RVT)                         0.19       0.19 f
  sub_237/A[0] (simple_spi_top_DW01_dec_0)                0.00       0.19 f
  sub_237/U31/Y (OR2X1_RVT)                               0.07 &     0.26 f
  sub_237/U30/Y (OR2X1_RVT)                               0.08 &     0.34 f
  sub_237/U29/Y (OR2X1_RVT)                               0.08 &     0.41 f
  sub_237/U28/Y (OR2X1_RVT)                               0.08 &     0.49 f
  sub_237/U27/Y (OR2X1_RVT)                               0.08 &     0.57 f
  sub_237/U26/Y (OR2X1_RVT)                               0.08 &     0.65 f
  sub_237/U25/Y (OR2X1_RVT)                               0.07 &     0.72 f
  sub_237/U24/Y (OR2X1_RVT)                               0.08 &     0.80 f
  sub_237/U23/Y (OR2X1_RVT)                               0.07 &     0.87 f
  sub_237/U21/Y (OR2X1_RVT)                               0.07 &     0.94 f
  sub_237/U20/Y (XNOR2X1_RVT)                             0.11 &     1.05 r
  sub_237/SUM[11] (simple_spi_top_DW01_dec_0)             0.00       1.05 r
  clkcnt_reg[11]/D (DFFSSRX1_RVT)                         0.00 &     1.05 r
  data arrival time                                                  1.05

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  clkcnt_reg[11]/CLK (DFFSSRX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.20       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        8.55


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: treg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U147/Y (AND2X1_RVT)                      0.07 &     0.88 r
  U143/Y (AND2X1_RVT)                      0.11 &     0.99 r
  U179/Y (AO222X1_RVT)                     0.16 &     1.16 r
  treg_reg[7]/D (DFFX1_RVT)                0.00 &     1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  treg_reg[7]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         8.58


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: treg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U147/Y (AND2X1_RVT)                      0.07 &     0.88 r
  U143/Y (AND2X1_RVT)                      0.11 &     0.99 r
  U184/Y (AO222X1_RVT)                     0.16 &     1.16 r
  treg_reg[2]/D (DFFX1_RVT)                0.00 &     1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  treg_reg[2]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         8.58


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: treg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U147/Y (AND2X1_RVT)                      0.07 &     0.88 r
  U143/Y (AND2X1_RVT)                      0.11 &     0.99 r
  U186/Y (AO222X1_RVT)                     0.16 &     1.16 r
  treg_reg[0]/D (DFFX1_RVT)                0.00 &     1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  treg_reg[0]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         8.58


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: treg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U147/Y (AND2X1_RVT)                      0.07 &     0.88 r
  U143/Y (AND2X1_RVT)                      0.11 &     0.99 r
  U182/Y (AO222X1_RVT)                     0.16 &     1.15 r
  treg_reg[6]/D (DFFX1_RVT)                0.00 &     1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  treg_reg[6]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         8.58


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: treg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U147/Y (AND2X1_RVT)                      0.07 &     0.88 r
  U143/Y (AND2X1_RVT)                      0.11 &     0.99 r
  U180/Y (AO222X1_RVT)                     0.16 &     1.15 r
  treg_reg[5]/D (DFFX1_RVT)                0.00 &     1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  treg_reg[5]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         8.58


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: treg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U147/Y (AND2X1_RVT)                      0.07 &     0.88 r
  U143/Y (AND2X1_RVT)                      0.11 &     0.99 r
  U181/Y (AO222X1_RVT)                     0.16 &     1.15 r
  treg_reg[3]/D (DFFX1_RVT)                0.00 &     1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  treg_reg[3]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         8.58


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: treg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U147/Y (AND2X1_RVT)                      0.07 &     0.88 r
  U143/Y (AND2X1_RVT)                      0.11 &     0.99 r
  U185/Y (AO222X1_RVT)                     0.16 &     1.15 r
  treg_reg[1]/D (DFFX1_RVT)                0.00 &     1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  treg_reg[1]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         8.58


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: treg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U147/Y (AND2X1_RVT)                      0.07 &     0.88 r
  U143/Y (AND2X1_RVT)                      0.11 &     0.99 r
  U183/Y (AO222X1_RVT)                     0.16 &     1.15 r
  treg_reg[4]/D (DFFX1_RVT)                0.00 &     1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  treg_reg[4]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         8.58


  Startpoint: clkcnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bcnt_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clkcnt_reg[3]/CLK (SDFFSSRX1_RVT)        0.00       0.00 r
  clkcnt_reg[3]/Q (SDFFSSRX1_RVT)          0.17       0.17 f
  U230/Y (OR3X2_RVT)                       0.10 &     0.28 f
  U122/Y (NOR4X1_RVT)                      0.14 &     0.42 r
  U229/Y (NAND2X0_RVT)                     0.11 &     0.53 f
  U156/Y (INVX1_RVT)                       0.09 &     0.62 r
  U176/Y (AO21X1_RVT)                      0.11 &     0.73 r
  U153/Y (OR2X1_RVT)                       0.09 &     0.82 r
  U5/Y (INVX1_RVT)                         0.08 &     0.90 f
  U177/Y (AO21X1_RVT)                      0.08 &     0.98 f
  U175/Y (AO21X1_RVT)                      0.06 &     1.04 f
  U174/Y (AO221X1_RVT)                     0.11 &     1.15 f
  bcnt_reg[2]/D (DFFX1_RVT)                0.00 &     1.15 f
  data arrival time                                   1.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  bcnt_reg[2]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         8.59


1
