{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479044295193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479044295193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 21:38:15 2016 " "Processing started: Sun Nov 13 21:38:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479044295193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479044295193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KEY_DETECT_TRIGGER -c KEY_DETECT_TRIGGER " "Command: quartus_map --read_settings_files=on --write_settings_files=off KEY_DETECT_TRIGGER -c KEY_DETECT_TRIGGER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479044295193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479044295396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/top_module.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479044295442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479044295442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 KEY_DETECT_MODULE.v(20) " "Verilog HDL Expression warning at KEY_DETECT_MODULE.v(20): truncated literal to match 11 bits" {  } { { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/KEY_DETECT_MODULE.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1479044295442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_DETECT_MODULE " "Found entity 1: KEY_DETECT_MODULE" {  } { { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/KEY_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479044295442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479044295442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DELAY_MODULE " "Found entity 1: DELAY_MODULE" {  } { { "DELAY_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/DELAY_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479044295442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479044295442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479044295458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_DETECT_MODULE KEY_DETECT_MODULE:U_key_detect_module_Inst " "Elaborating entity \"KEY_DETECT_MODULE\" for hierarchy \"KEY_DETECT_MODULE:U_key_detect_module_Inst\"" {  } { { "top_module.v" "U_key_detect_module_Inst" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/top_module.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479044295458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DELAY_MODULE DELAY_MODULE:U_delay_module_Inst " "Elaborating entity \"DELAY_MODULE\" for hierarchy \"DELAY_MODULE:U_delay_module_Inst\"" {  } { { "top_module.v" "U_delay_module_Inst" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/top_module.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479044295458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1479044295941 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/KEY_DETECT_MODULE.v" 39 -1 0 } } { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/KEY_DETECT_MODULE.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479044295957 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479044295957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479044296113 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1479044296253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479044296347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479044296347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479044296378 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479044296378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479044296378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479044296378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479044296378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 21:38:16 2016 " "Processing ended: Sun Nov 13 21:38:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479044296378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479044296378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479044296378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479044296378 ""}
