
button_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002df8  08002df8  00012df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e1c  08002e1c  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002e1c  08002e1c  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e1c  08002e1c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e1c  08002e1c  00012e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e20  08002e20  00012e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002e24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000068  08002e8c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  08002e8c  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000942b  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a9a  00000000  00000000  000294bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  0002b9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016af0  00000000  00000000  0002c330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b4e2  00000000  00000000  00042e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008235c  00000000  00000000  0004e302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d065e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002938  00000000  00000000  000d06b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002de0 	.word	0x08002de0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002de0 	.word	0x08002de0

0800014c <isButtonPressed>:
int TimerForKeyPress[N_BUTTON] = {200, 200, 200};
int button_flag[N_BUTTON] = {0, 0, 0};
GPIO_TypeDef* but[N_BUTTON] = {BUTTON1_GPIO_Port, BUTTON2_GPIO_Port, BUTTON3_GPIO_Port};
uint16_t pin[N_BUTTON] = {BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin};

int isButtonPressed(int i){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[i]){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b00      	cmp	r3, #0
 800015e:	d006      	beq.n	800016e <isButtonPressed+0x22>
		button_flag[i] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000084 	.word	0x20000084

08000180 <subKeyProcess>:
void subKeyProcess(int i){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[i] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000084 	.word	0x20000084

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for(int i =0; i<N_BUTTON; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e06d      	b.n	8000288 <getKeyInput+0xe8>
		KeyReg0[i] = KeyReg1[i];
 80001ac:	4a3a      	ldr	r2, [pc, #232]	; (8000298 <getKeyInput+0xf8>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4939      	ldr	r1, [pc, #228]	; (800029c <getKeyInput+0xfc>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80001bc:	4a38      	ldr	r2, [pc, #224]	; (80002a0 <getKeyInput+0x100>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4934      	ldr	r1, [pc, #208]	; (8000298 <getKeyInput+0xf8>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg2[i] = HAL_GPIO_ReadPin(but[i], pin[i]);
 80001cc:	4a35      	ldr	r2, [pc, #212]	; (80002a4 <getKeyInput+0x104>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d4:	4934      	ldr	r1, [pc, #208]	; (80002a8 <getKeyInput+0x108>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001dc:	4619      	mov	r1, r3
 80001de:	4610      	mov	r0, r2
 80001e0:	f001 fdc6 	bl	8001d70 <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	4619      	mov	r1, r3
 80001e8:	4a2d      	ldr	r2, [pc, #180]	; (80002a0 <getKeyInput+0x100>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001f0:	4a2a      	ldr	r2, [pc, #168]	; (800029c <getKeyInput+0xfc>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f8:	4927      	ldr	r1, [pc, #156]	; (8000298 <getKeyInput+0xf8>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000200:	429a      	cmp	r2, r3
 8000202:	d13e      	bne.n	8000282 <getKeyInput+0xe2>
 8000204:	4a24      	ldr	r2, [pc, #144]	; (8000298 <getKeyInput+0xf8>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	4924      	ldr	r1, [pc, #144]	; (80002a0 <getKeyInput+0x100>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000214:	429a      	cmp	r2, r3
 8000216:	d134      	bne.n	8000282 <getKeyInput+0xe2>
			if(KeyReg3[i] != KeyReg2[i]){
 8000218:	4a24      	ldr	r2, [pc, #144]	; (80002ac <getKeyInput+0x10c>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	491f      	ldr	r1, [pc, #124]	; (80002a0 <getKeyInput+0x100>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000228:	429a      	cmp	r2, r3
 800022a:	d016      	beq.n	800025a <getKeyInput+0xba>
				KeyReg3[i] = KeyReg2[i];
 800022c:	4a1c      	ldr	r2, [pc, #112]	; (80002a0 <getKeyInput+0x100>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	491d      	ldr	r1, [pc, #116]	; (80002ac <getKeyInput+0x10c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg2[i] == PRESSED_STATE){
 800023c:	4a18      	ldr	r2, [pc, #96]	; (80002a0 <getKeyInput+0x100>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d11c      	bne.n	8000282 <getKeyInput+0xe2>
					subKeyProcess(i);
 8000248:	6878      	ldr	r0, [r7, #4]
 800024a:	f7ff ff99 	bl	8000180 <subKeyProcess>
					TimerForKeyPress[i] = 200;
 800024e:	4a18      	ldr	r2, [pc, #96]	; (80002b0 <getKeyInput+0x110>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	21c8      	movs	r1, #200	; 0xc8
 8000254:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000258:	e013      	b.n	8000282 <getKeyInput+0xe2>
				}
			}
			else{
				TimerForKeyPress[i] --;
 800025a:	4a15      	ldr	r2, [pc, #84]	; (80002b0 <getKeyInput+0x110>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000262:	1e5a      	subs	r2, r3, #1
 8000264:	4912      	ldr	r1, [pc, #72]	; (80002b0 <getKeyInput+0x110>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0){
 800026c:	4a10      	ldr	r2, [pc, #64]	; (80002b0 <getKeyInput+0x110>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d104      	bne.n	8000282 <getKeyInput+0xe2>
					KeyReg3[i] = NORMAL_STATE;
 8000278:	4a0c      	ldr	r2, [pc, #48]	; (80002ac <getKeyInput+0x10c>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2101      	movs	r1, #1
 800027e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i =0; i<N_BUTTON; i++){
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	3301      	adds	r3, #1
 8000286:	607b      	str	r3, [r7, #4]
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2b02      	cmp	r3, #2
 800028c:	dd8e      	ble.n	80001ac <getKeyInput+0xc>
				}
			}
		}
	}
}
 800028e:	bf00      	nop
 8000290:	bf00      	nop
 8000292:	3708      	adds	r7, #8
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	2000000c 	.word	0x2000000c
 800029c:	20000000 	.word	0x20000000
 80002a0:	20000018 	.word	0x20000018
 80002a4:	2000003c 	.word	0x2000003c
 80002a8:	20000048 	.word	0x20000048
 80002ac:	20000024 	.word	0x20000024
 80002b0:	20000030 	.word	0x20000030

080002b4 <fsm_automatic_run>:
 *      Author: Lan Vi
 */

#include "fsm_automatic.h"

void fsm_automatic_run(){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	switch(status){
 80002b8:	4bab      	ldr	r3, [pc, #684]	; (8000568 <fsm_automatic_run+0x2b4>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	3b01      	subs	r3, #1
 80002be:	2b04      	cmp	r3, #4
 80002c0:	f200 81ce 	bhi.w	8000660 <fsm_automatic_run+0x3ac>
 80002c4:	a201      	add	r2, pc, #4	; (adr r2, 80002cc <fsm_automatic_run+0x18>)
 80002c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ca:	bf00      	nop
 80002cc:	080002e1 	.word	0x080002e1
 80002d0:	08000313 	.word	0x08000313
 80002d4:	080003d7 	.word	0x080003d7
 80002d8:	080004a5 	.word	0x080004a5
 80002dc:	08000595 	.word	0x08000595
	case INIT:
		status = RED_GREEN;
 80002e0:	4ba1      	ldr	r3, [pc, #644]	; (8000568 <fsm_automatic_run+0x2b4>)
 80002e2:	2202      	movs	r2, #2
 80002e4:	601a      	str	r2, [r3, #0]
		initialize();
 80002e6:	f000 fbb7 	bl	8000a58 <initialize>
		updateBuffer(0);
 80002ea:	2000      	movs	r0, #0
 80002ec:	f000 ff00 	bl	80010f0 <updateBuffer>
		setTimer0(1000);
 80002f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002f4:	f001 f8d8 	bl	80014a8 <setTimer0>
		setTimer1(green_timer * 1000);
 80002f8:	4b9c      	ldr	r3, [pc, #624]	; (800056c <fsm_automatic_run+0x2b8>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000300:	fb02 f303 	mul.w	r3, r2, r3
 8000304:	4618      	mov	r0, r3
 8000306:	f001 f8eb 	bl	80014e0 <setTimer1>
		setTimer3(100);
 800030a:	2064      	movs	r0, #100	; 0x64
 800030c:	f001 f920 	bl	8001550 <setTimer3>
		break;
 8000310:	e1af      	b.n	8000672 <fsm_automatic_run+0x3be>
	case RED_GREEN:
		red_green();
 8000312:	f000 fbd7 	bl	8000ac4 <red_green>
		if(timer0_flag){
 8000316:	4b96      	ldr	r3, [pc, #600]	; (8000570 <fsm_automatic_run+0x2bc>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d018      	beq.n	8000350 <fsm_automatic_run+0x9c>
			setTimer0(1000);
 800031e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000322:	f001 f8c1 	bl	80014a8 <setTimer0>
			if(counter1 > 0) counter1 --;
 8000326:	4b93      	ldr	r3, [pc, #588]	; (8000574 <fsm_automatic_run+0x2c0>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	2b00      	cmp	r3, #0
 800032c:	dd04      	ble.n	8000338 <fsm_automatic_run+0x84>
 800032e:	4b91      	ldr	r3, [pc, #580]	; (8000574 <fsm_automatic_run+0x2c0>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	3b01      	subs	r3, #1
 8000334:	4a8f      	ldr	r2, [pc, #572]	; (8000574 <fsm_automatic_run+0x2c0>)
 8000336:	6013      	str	r3, [r2, #0]
			if(counter2 > 0) counter2 --;
 8000338:	4b8f      	ldr	r3, [pc, #572]	; (8000578 <fsm_automatic_run+0x2c4>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	2b00      	cmp	r3, #0
 800033e:	dd04      	ble.n	800034a <fsm_automatic_run+0x96>
 8000340:	4b8d      	ldr	r3, [pc, #564]	; (8000578 <fsm_automatic_run+0x2c4>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	3b01      	subs	r3, #1
 8000346:	4a8c      	ldr	r2, [pc, #560]	; (8000578 <fsm_automatic_run+0x2c4>)
 8000348:	6013      	str	r3, [r2, #0]
			updateBuffer(0);
 800034a:	2000      	movs	r0, #0
 800034c:	f000 fed0 	bl	80010f0 <updateBuffer>
		}
		if(timer1_flag == 1){
 8000350:	4b8a      	ldr	r3, [pc, #552]	; (800057c <fsm_automatic_run+0x2c8>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d113      	bne.n	8000380 <fsm_automatic_run+0xcc>
			counter2 = amber_timer - 1;
 8000358:	4b89      	ldr	r3, [pc, #548]	; (8000580 <fsm_automatic_run+0x2cc>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	3b01      	subs	r3, #1
 800035e:	4a86      	ldr	r2, [pc, #536]	; (8000578 <fsm_automatic_run+0x2c4>)
 8000360:	6013      	str	r3, [r2, #0]
			status = RED_AMBER;
 8000362:	4b81      	ldr	r3, [pc, #516]	; (8000568 <fsm_automatic_run+0x2b4>)
 8000364:	2203      	movs	r2, #3
 8000366:	601a      	str	r2, [r3, #0]
			setTimer1(amber_timer * 1000);
 8000368:	4b85      	ldr	r3, [pc, #532]	; (8000580 <fsm_automatic_run+0x2cc>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000370:	fb02 f303 	mul.w	r3, r2, r3
 8000374:	4618      	mov	r0, r3
 8000376:	f001 f8b3 	bl	80014e0 <setTimer1>
			updateBuffer(0);
 800037a:	2000      	movs	r0, #0
 800037c:	f000 feb8 	bl	80010f0 <updateBuffer>
		}
		if(timer3_flag == 1){
 8000380:	4b80      	ldr	r3, [pc, #512]	; (8000584 <fsm_automatic_run+0x2d0>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d111      	bne.n	80003ac <fsm_automatic_run+0xf8>
			setTimer3(100);
 8000388:	2064      	movs	r0, #100	; 0x64
 800038a:	f001 f8e1 	bl	8001550 <setTimer3>
			if(index_led >= 4){
 800038e:	4b7e      	ldr	r3, [pc, #504]	; (8000588 <fsm_automatic_run+0x2d4>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	2b03      	cmp	r3, #3
 8000394:	dd02      	ble.n	800039c <fsm_automatic_run+0xe8>
				index_led = 0;
 8000396:	4b7c      	ldr	r3, [pc, #496]	; (8000588 <fsm_automatic_run+0x2d4>)
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
			}
			update7SEG(index_led++);
 800039c:	4b7a      	ldr	r3, [pc, #488]	; (8000588 <fsm_automatic_run+0x2d4>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	1c5a      	adds	r2, r3, #1
 80003a2:	4979      	ldr	r1, [pc, #484]	; (8000588 <fsm_automatic_run+0x2d4>)
 80003a4:	600a      	str	r2, [r1, #0]
 80003a6:	4618      	mov	r0, r3
 80003a8:	f000 fe12 	bl	8000fd0 <update7SEG>
		}
		if(isButtonPressed(0)){
 80003ac:	2000      	movs	r0, #0
 80003ae:	f7ff fecd 	bl	800014c <isButtonPressed>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	f000 8155 	beq.w	8000664 <fsm_automatic_run+0x3b0>
			status = MAN_RED;
 80003ba:	4b6b      	ldr	r3, [pc, #428]	; (8000568 <fsm_automatic_run+0x2b4>)
 80003bc:	220a      	movs	r2, #10
 80003be:	601a      	str	r2, [r3, #0]
			setTimer2(250);
 80003c0:	20fa      	movs	r0, #250	; 0xfa
 80003c2:	f001 f8a9 	bl	8001518 <setTimer2>
			modify_val = red_timer;
 80003c6:	4b71      	ldr	r3, [pc, #452]	; (800058c <fsm_automatic_run+0x2d8>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4a71      	ldr	r2, [pc, #452]	; (8000590 <fsm_automatic_run+0x2dc>)
 80003cc:	6013      	str	r3, [r2, #0]
			updateBuffer(1);
 80003ce:	2001      	movs	r0, #1
 80003d0:	f000 fe8e 	bl	80010f0 <updateBuffer>
		}
		break;
 80003d4:	e146      	b.n	8000664 <fsm_automatic_run+0x3b0>
	case RED_AMBER:
		red_amber();
 80003d6:	f000 fb99 	bl	8000b0c <red_amber>
		if(timer0_flag){
 80003da:	4b65      	ldr	r3, [pc, #404]	; (8000570 <fsm_automatic_run+0x2bc>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d018      	beq.n	8000414 <fsm_automatic_run+0x160>
			setTimer0(1000);
 80003e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003e6:	f001 f85f 	bl	80014a8 <setTimer0>
			if(counter1 > 0) counter1 --;
 80003ea:	4b62      	ldr	r3, [pc, #392]	; (8000574 <fsm_automatic_run+0x2c0>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	dd04      	ble.n	80003fc <fsm_automatic_run+0x148>
 80003f2:	4b60      	ldr	r3, [pc, #384]	; (8000574 <fsm_automatic_run+0x2c0>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	3b01      	subs	r3, #1
 80003f8:	4a5e      	ldr	r2, [pc, #376]	; (8000574 <fsm_automatic_run+0x2c0>)
 80003fa:	6013      	str	r3, [r2, #0]
			if(counter2 > 0) counter2 --;
 80003fc:	4b5e      	ldr	r3, [pc, #376]	; (8000578 <fsm_automatic_run+0x2c4>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	dd04      	ble.n	800040e <fsm_automatic_run+0x15a>
 8000404:	4b5c      	ldr	r3, [pc, #368]	; (8000578 <fsm_automatic_run+0x2c4>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	3b01      	subs	r3, #1
 800040a:	4a5b      	ldr	r2, [pc, #364]	; (8000578 <fsm_automatic_run+0x2c4>)
 800040c:	6013      	str	r3, [r2, #0]
			updateBuffer(0);
 800040e:	2000      	movs	r0, #0
 8000410:	f000 fe6e 	bl	80010f0 <updateBuffer>
		}
		if(timer1_flag == 1){
 8000414:	4b59      	ldr	r3, [pc, #356]	; (800057c <fsm_automatic_run+0x2c8>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	2b01      	cmp	r3, #1
 800041a:	d118      	bne.n	800044e <fsm_automatic_run+0x19a>
			counter1 = green_timer - 1;
 800041c:	4b53      	ldr	r3, [pc, #332]	; (800056c <fsm_automatic_run+0x2b8>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	3b01      	subs	r3, #1
 8000422:	4a54      	ldr	r2, [pc, #336]	; (8000574 <fsm_automatic_run+0x2c0>)
 8000424:	6013      	str	r3, [r2, #0]
			counter2 = red_timer - 1;
 8000426:	4b59      	ldr	r3, [pc, #356]	; (800058c <fsm_automatic_run+0x2d8>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	3b01      	subs	r3, #1
 800042c:	4a52      	ldr	r2, [pc, #328]	; (8000578 <fsm_automatic_run+0x2c4>)
 800042e:	6013      	str	r3, [r2, #0]
			status = GREEN_RED;
 8000430:	4b4d      	ldr	r3, [pc, #308]	; (8000568 <fsm_automatic_run+0x2b4>)
 8000432:	2204      	movs	r2, #4
 8000434:	601a      	str	r2, [r3, #0]
			setTimer1(green_timer * 1000);
 8000436:	4b4d      	ldr	r3, [pc, #308]	; (800056c <fsm_automatic_run+0x2b8>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800043e:	fb02 f303 	mul.w	r3, r2, r3
 8000442:	4618      	mov	r0, r3
 8000444:	f001 f84c 	bl	80014e0 <setTimer1>
			updateBuffer(0);
 8000448:	2000      	movs	r0, #0
 800044a:	f000 fe51 	bl	80010f0 <updateBuffer>
		}
		if(timer3_flag == 1){
 800044e:	4b4d      	ldr	r3, [pc, #308]	; (8000584 <fsm_automatic_run+0x2d0>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	2b01      	cmp	r3, #1
 8000454:	d111      	bne.n	800047a <fsm_automatic_run+0x1c6>
			setTimer3(100);
 8000456:	2064      	movs	r0, #100	; 0x64
 8000458:	f001 f87a 	bl	8001550 <setTimer3>
			if(index_led >= 4){
 800045c:	4b4a      	ldr	r3, [pc, #296]	; (8000588 <fsm_automatic_run+0x2d4>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	2b03      	cmp	r3, #3
 8000462:	dd02      	ble.n	800046a <fsm_automatic_run+0x1b6>
				index_led = 0;
 8000464:	4b48      	ldr	r3, [pc, #288]	; (8000588 <fsm_automatic_run+0x2d4>)
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
			}
			update7SEG(index_led++);
 800046a:	4b47      	ldr	r3, [pc, #284]	; (8000588 <fsm_automatic_run+0x2d4>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	1c5a      	adds	r2, r3, #1
 8000470:	4945      	ldr	r1, [pc, #276]	; (8000588 <fsm_automatic_run+0x2d4>)
 8000472:	600a      	str	r2, [r1, #0]
 8000474:	4618      	mov	r0, r3
 8000476:	f000 fdab 	bl	8000fd0 <update7SEG>
		}
		if(isButtonPressed(0)){
 800047a:	2000      	movs	r0, #0
 800047c:	f7ff fe66 	bl	800014c <isButtonPressed>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	f000 80f0 	beq.w	8000668 <fsm_automatic_run+0x3b4>
			status = MAN_RED;
 8000488:	4b37      	ldr	r3, [pc, #220]	; (8000568 <fsm_automatic_run+0x2b4>)
 800048a:	220a      	movs	r2, #10
 800048c:	601a      	str	r2, [r3, #0]
			setTimer2(250);
 800048e:	20fa      	movs	r0, #250	; 0xfa
 8000490:	f001 f842 	bl	8001518 <setTimer2>
			modify_val = red_timer;
 8000494:	4b3d      	ldr	r3, [pc, #244]	; (800058c <fsm_automatic_run+0x2d8>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a3d      	ldr	r2, [pc, #244]	; (8000590 <fsm_automatic_run+0x2dc>)
 800049a:	6013      	str	r3, [r2, #0]
			updateBuffer(1);
 800049c:	2001      	movs	r0, #1
 800049e:	f000 fe27 	bl	80010f0 <updateBuffer>
		}
		break;
 80004a2:	e0e1      	b.n	8000668 <fsm_automatic_run+0x3b4>
	case GREEN_RED:
		green_red();
 80004a4:	f000 fb56 	bl	8000b54 <green_red>
		if(timer0_flag){
 80004a8:	4b31      	ldr	r3, [pc, #196]	; (8000570 <fsm_automatic_run+0x2bc>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d018      	beq.n	80004e2 <fsm_automatic_run+0x22e>
			setTimer0(1000);
 80004b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004b4:	f000 fff8 	bl	80014a8 <setTimer0>
			if(counter1 > 0) counter1 --;
 80004b8:	4b2e      	ldr	r3, [pc, #184]	; (8000574 <fsm_automatic_run+0x2c0>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	dd04      	ble.n	80004ca <fsm_automatic_run+0x216>
 80004c0:	4b2c      	ldr	r3, [pc, #176]	; (8000574 <fsm_automatic_run+0x2c0>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	3b01      	subs	r3, #1
 80004c6:	4a2b      	ldr	r2, [pc, #172]	; (8000574 <fsm_automatic_run+0x2c0>)
 80004c8:	6013      	str	r3, [r2, #0]
			if(counter2 > 0) counter2 --;
 80004ca:	4b2b      	ldr	r3, [pc, #172]	; (8000578 <fsm_automatic_run+0x2c4>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	dd04      	ble.n	80004dc <fsm_automatic_run+0x228>
 80004d2:	4b29      	ldr	r3, [pc, #164]	; (8000578 <fsm_automatic_run+0x2c4>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	3b01      	subs	r3, #1
 80004d8:	4a27      	ldr	r2, [pc, #156]	; (8000578 <fsm_automatic_run+0x2c4>)
 80004da:	6013      	str	r3, [r2, #0]
			updateBuffer(0);
 80004dc:	2000      	movs	r0, #0
 80004de:	f000 fe07 	bl	80010f0 <updateBuffer>
		}
		if(timer1_flag == 1){
 80004e2:	4b26      	ldr	r3, [pc, #152]	; (800057c <fsm_automatic_run+0x2c8>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	2b01      	cmp	r3, #1
 80004e8:	d113      	bne.n	8000512 <fsm_automatic_run+0x25e>
			counter1 = amber_timer - 1;
 80004ea:	4b25      	ldr	r3, [pc, #148]	; (8000580 <fsm_automatic_run+0x2cc>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	3b01      	subs	r3, #1
 80004f0:	4a20      	ldr	r2, [pc, #128]	; (8000574 <fsm_automatic_run+0x2c0>)
 80004f2:	6013      	str	r3, [r2, #0]
			status = AMBER_RED;
 80004f4:	4b1c      	ldr	r3, [pc, #112]	; (8000568 <fsm_automatic_run+0x2b4>)
 80004f6:	2205      	movs	r2, #5
 80004f8:	601a      	str	r2, [r3, #0]
			setTimer1(amber_timer * 1000);
 80004fa:	4b21      	ldr	r3, [pc, #132]	; (8000580 <fsm_automatic_run+0x2cc>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000502:	fb02 f303 	mul.w	r3, r2, r3
 8000506:	4618      	mov	r0, r3
 8000508:	f000 ffea 	bl	80014e0 <setTimer1>
			updateBuffer(0);
 800050c:	2000      	movs	r0, #0
 800050e:	f000 fdef 	bl	80010f0 <updateBuffer>
		}
		if(timer3_flag == 1){
 8000512:	4b1c      	ldr	r3, [pc, #112]	; (8000584 <fsm_automatic_run+0x2d0>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d111      	bne.n	800053e <fsm_automatic_run+0x28a>
			setTimer3(100);
 800051a:	2064      	movs	r0, #100	; 0x64
 800051c:	f001 f818 	bl	8001550 <setTimer3>
			if(index_led >= 4){
 8000520:	4b19      	ldr	r3, [pc, #100]	; (8000588 <fsm_automatic_run+0x2d4>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	2b03      	cmp	r3, #3
 8000526:	dd02      	ble.n	800052e <fsm_automatic_run+0x27a>
				index_led = 0;
 8000528:	4b17      	ldr	r3, [pc, #92]	; (8000588 <fsm_automatic_run+0x2d4>)
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
			}
			update7SEG(index_led++);
 800052e:	4b16      	ldr	r3, [pc, #88]	; (8000588 <fsm_automatic_run+0x2d4>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	1c5a      	adds	r2, r3, #1
 8000534:	4914      	ldr	r1, [pc, #80]	; (8000588 <fsm_automatic_run+0x2d4>)
 8000536:	600a      	str	r2, [r1, #0]
 8000538:	4618      	mov	r0, r3
 800053a:	f000 fd49 	bl	8000fd0 <update7SEG>
		}
		if(isButtonPressed(0)){
 800053e:	2000      	movs	r0, #0
 8000540:	f7ff fe04 	bl	800014c <isButtonPressed>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	f000 8090 	beq.w	800066c <fsm_automatic_run+0x3b8>
			status = MAN_RED;
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <fsm_automatic_run+0x2b4>)
 800054e:	220a      	movs	r2, #10
 8000550:	601a      	str	r2, [r3, #0]
			setTimer2(250);
 8000552:	20fa      	movs	r0, #250	; 0xfa
 8000554:	f000 ffe0 	bl	8001518 <setTimer2>
			modify_val = red_timer;
 8000558:	4b0c      	ldr	r3, [pc, #48]	; (800058c <fsm_automatic_run+0x2d8>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a0c      	ldr	r2, [pc, #48]	; (8000590 <fsm_automatic_run+0x2dc>)
 800055e:	6013      	str	r3, [r2, #0]
			updateBuffer(1);
 8000560:	2001      	movs	r0, #1
 8000562:	f000 fdc5 	bl	80010f0 <updateBuffer>
		}
		break;
 8000566:	e081      	b.n	800066c <fsm_automatic_run+0x3b8>
 8000568:	200000b0 	.word	0x200000b0
 800056c:	20000058 	.word	0x20000058
 8000570:	20000110 	.word	0x20000110
 8000574:	200000a8 	.word	0x200000a8
 8000578:	200000ac 	.word	0x200000ac
 800057c:	200000fc 	.word	0x200000fc
 8000580:	20000054 	.word	0x20000054
 8000584:	20000100 	.word	0x20000100
 8000588:	20000090 	.word	0x20000090
 800058c:	20000050 	.word	0x20000050
 8000590:	200000a4 	.word	0x200000a4
	case AMBER_RED:
		amber_red();
 8000594:	f000 fb02 	bl	8000b9c <amber_red>
		if(timer0_flag){
 8000598:	4b37      	ldr	r3, [pc, #220]	; (8000678 <fsm_automatic_run+0x3c4>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d018      	beq.n	80005d2 <fsm_automatic_run+0x31e>
			setTimer0(1000);
 80005a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a4:	f000 ff80 	bl	80014a8 <setTimer0>
			if(counter1 > 0) counter1 --;
 80005a8:	4b34      	ldr	r3, [pc, #208]	; (800067c <fsm_automatic_run+0x3c8>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	dd04      	ble.n	80005ba <fsm_automatic_run+0x306>
 80005b0:	4b32      	ldr	r3, [pc, #200]	; (800067c <fsm_automatic_run+0x3c8>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	3b01      	subs	r3, #1
 80005b6:	4a31      	ldr	r2, [pc, #196]	; (800067c <fsm_automatic_run+0x3c8>)
 80005b8:	6013      	str	r3, [r2, #0]
			if(counter2 > 0) counter2 --;
 80005ba:	4b31      	ldr	r3, [pc, #196]	; (8000680 <fsm_automatic_run+0x3cc>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	dd04      	ble.n	80005cc <fsm_automatic_run+0x318>
 80005c2:	4b2f      	ldr	r3, [pc, #188]	; (8000680 <fsm_automatic_run+0x3cc>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	3b01      	subs	r3, #1
 80005c8:	4a2d      	ldr	r2, [pc, #180]	; (8000680 <fsm_automatic_run+0x3cc>)
 80005ca:	6013      	str	r3, [r2, #0]
			updateBuffer(0);
 80005cc:	2000      	movs	r0, #0
 80005ce:	f000 fd8f 	bl	80010f0 <updateBuffer>
		}
		if(timer1_flag == 1){
 80005d2:	4b2c      	ldr	r3, [pc, #176]	; (8000684 <fsm_automatic_run+0x3d0>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d118      	bne.n	800060c <fsm_automatic_run+0x358>
			counter1 = red_timer - 1;
 80005da:	4b2b      	ldr	r3, [pc, #172]	; (8000688 <fsm_automatic_run+0x3d4>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	3b01      	subs	r3, #1
 80005e0:	4a26      	ldr	r2, [pc, #152]	; (800067c <fsm_automatic_run+0x3c8>)
 80005e2:	6013      	str	r3, [r2, #0]
			counter2 = green_timer - 1;
 80005e4:	4b29      	ldr	r3, [pc, #164]	; (800068c <fsm_automatic_run+0x3d8>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	3b01      	subs	r3, #1
 80005ea:	4a25      	ldr	r2, [pc, #148]	; (8000680 <fsm_automatic_run+0x3cc>)
 80005ec:	6013      	str	r3, [r2, #0]
			status = RED_GREEN;
 80005ee:	4b28      	ldr	r3, [pc, #160]	; (8000690 <fsm_automatic_run+0x3dc>)
 80005f0:	2202      	movs	r2, #2
 80005f2:	601a      	str	r2, [r3, #0]
			setTimer1(green_timer * 1000);
 80005f4:	4b25      	ldr	r3, [pc, #148]	; (800068c <fsm_automatic_run+0x3d8>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005fc:	fb02 f303 	mul.w	r3, r2, r3
 8000600:	4618      	mov	r0, r3
 8000602:	f000 ff6d 	bl	80014e0 <setTimer1>
			updateBuffer(0);
 8000606:	2000      	movs	r0, #0
 8000608:	f000 fd72 	bl	80010f0 <updateBuffer>
		}
		if(timer3_flag == 1){
 800060c:	4b21      	ldr	r3, [pc, #132]	; (8000694 <fsm_automatic_run+0x3e0>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b01      	cmp	r3, #1
 8000612:	d111      	bne.n	8000638 <fsm_automatic_run+0x384>
			setTimer3(100);
 8000614:	2064      	movs	r0, #100	; 0x64
 8000616:	f000 ff9b 	bl	8001550 <setTimer3>
			if(index_led >= 4){
 800061a:	4b1f      	ldr	r3, [pc, #124]	; (8000698 <fsm_automatic_run+0x3e4>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b03      	cmp	r3, #3
 8000620:	dd02      	ble.n	8000628 <fsm_automatic_run+0x374>
				index_led = 0;
 8000622:	4b1d      	ldr	r3, [pc, #116]	; (8000698 <fsm_automatic_run+0x3e4>)
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
			}
			update7SEG(index_led++);
 8000628:	4b1b      	ldr	r3, [pc, #108]	; (8000698 <fsm_automatic_run+0x3e4>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	1c5a      	adds	r2, r3, #1
 800062e:	491a      	ldr	r1, [pc, #104]	; (8000698 <fsm_automatic_run+0x3e4>)
 8000630:	600a      	str	r2, [r1, #0]
 8000632:	4618      	mov	r0, r3
 8000634:	f000 fccc 	bl	8000fd0 <update7SEG>
		}
		if(isButtonPressed(0)){
 8000638:	2000      	movs	r0, #0
 800063a:	f7ff fd87 	bl	800014c <isButtonPressed>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d015      	beq.n	8000670 <fsm_automatic_run+0x3bc>
			status = MAN_RED;
 8000644:	4b12      	ldr	r3, [pc, #72]	; (8000690 <fsm_automatic_run+0x3dc>)
 8000646:	220a      	movs	r2, #10
 8000648:	601a      	str	r2, [r3, #0]
			setTimer2(250);
 800064a:	20fa      	movs	r0, #250	; 0xfa
 800064c:	f000 ff64 	bl	8001518 <setTimer2>
			modify_val = red_timer;
 8000650:	4b0d      	ldr	r3, [pc, #52]	; (8000688 <fsm_automatic_run+0x3d4>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a11      	ldr	r2, [pc, #68]	; (800069c <fsm_automatic_run+0x3e8>)
 8000656:	6013      	str	r3, [r2, #0]
			updateBuffer(1);
 8000658:	2001      	movs	r0, #1
 800065a:	f000 fd49 	bl	80010f0 <updateBuffer>
		}
		break;
 800065e:	e007      	b.n	8000670 <fsm_automatic_run+0x3bc>
	default:
		break;
 8000660:	bf00      	nop
 8000662:	e006      	b.n	8000672 <fsm_automatic_run+0x3be>
		break;
 8000664:	bf00      	nop
 8000666:	e004      	b.n	8000672 <fsm_automatic_run+0x3be>
		break;
 8000668:	bf00      	nop
 800066a:	e002      	b.n	8000672 <fsm_automatic_run+0x3be>
		break;
 800066c:	bf00      	nop
 800066e:	e000      	b.n	8000672 <fsm_automatic_run+0x3be>
		break;
 8000670:	bf00      	nop
	}
}
 8000672:	bf00      	nop
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	20000110 	.word	0x20000110
 800067c:	200000a8 	.word	0x200000a8
 8000680:	200000ac 	.word	0x200000ac
 8000684:	200000fc 	.word	0x200000fc
 8000688:	20000050 	.word	0x20000050
 800068c:	20000058 	.word	0x20000058
 8000690:	200000b0 	.word	0x200000b0
 8000694:	20000100 	.word	0x20000100
 8000698:	20000090 	.word	0x20000090
 800069c:	200000a4 	.word	0x200000a4

080006a0 <fsm_manual_run>:
 *      Author: Lan Vi
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
	switch(status){
 80006a6:	4ba1      	ldr	r3, [pc, #644]	; (800092c <fsm_manual_run+0x28c>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2b0c      	cmp	r3, #12
 80006ac:	f000 8110 	beq.w	80008d0 <fsm_manual_run+0x230>
 80006b0:	2b0c      	cmp	r3, #12
 80006b2:	f300 81b5 	bgt.w	8000a20 <fsm_manual_run+0x380>
 80006b6:	2b0a      	cmp	r3, #10
 80006b8:	d003      	beq.n	80006c2 <fsm_manual_run+0x22>
 80006ba:	2b0b      	cmp	r3, #11
 80006bc:	f000 8085 	beq.w	80007ca <fsm_manual_run+0x12a>
			}
			update7SEG(index_led++);
		}
		break;
	default:
		break;
 80006c0:	e1ae      	b.n	8000a20 <fsm_manual_run+0x380>
		if(isButtonPressed(0)){
 80006c2:	2000      	movs	r0, #0
 80006c4:	f7ff fd42 	bl	800014c <isButtonPressed>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d009      	beq.n	80006e2 <fsm_manual_run+0x42>
			status = MAN_AMBER;
 80006ce:	4b97      	ldr	r3, [pc, #604]	; (800092c <fsm_manual_run+0x28c>)
 80006d0:	220b      	movs	r2, #11
 80006d2:	601a      	str	r2, [r3, #0]
			modify_val = amber_timer;
 80006d4:	4b96      	ldr	r3, [pc, #600]	; (8000930 <fsm_manual_run+0x290>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a96      	ldr	r2, [pc, #600]	; (8000934 <fsm_manual_run+0x294>)
 80006da:	6013      	str	r3, [r2, #0]
			updateBuffer(2);
 80006dc:	2002      	movs	r0, #2
 80006de:	f000 fd07 	bl	80010f0 <updateBuffer>
		if(isButtonPressed(1)){
 80006e2:	2001      	movs	r0, #1
 80006e4:	f7ff fd32 	bl	800014c <isButtonPressed>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d013      	beq.n	8000716 <fsm_manual_run+0x76>
			if((modify_val <= 1) || (modify_val >= 99)){
 80006ee:	4b91      	ldr	r3, [pc, #580]	; (8000934 <fsm_manual_run+0x294>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	2b01      	cmp	r3, #1
 80006f4:	dd03      	ble.n	80006fe <fsm_manual_run+0x5e>
 80006f6:	4b8f      	ldr	r3, [pc, #572]	; (8000934 <fsm_manual_run+0x294>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2b62      	cmp	r3, #98	; 0x62
 80006fc:	dd03      	ble.n	8000706 <fsm_manual_run+0x66>
				modify_val = 2;
 80006fe:	4b8d      	ldr	r3, [pc, #564]	; (8000934 <fsm_manual_run+0x294>)
 8000700:	2202      	movs	r2, #2
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	e004      	b.n	8000710 <fsm_manual_run+0x70>
			else modify_val ++;
 8000706:	4b8b      	ldr	r3, [pc, #556]	; (8000934 <fsm_manual_run+0x294>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	3301      	adds	r3, #1
 800070c:	4a89      	ldr	r2, [pc, #548]	; (8000934 <fsm_manual_run+0x294>)
 800070e:	6013      	str	r3, [r2, #0]
			updateBuffer(1);
 8000710:	2001      	movs	r0, #1
 8000712:	f000 fced 	bl	80010f0 <updateBuffer>
		if(isButtonPressed(2)){
 8000716:	2002      	movs	r0, #2
 8000718:	f7ff fd18 	bl	800014c <isButtonPressed>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d02a      	beq.n	8000778 <fsm_manual_run+0xd8>
			red_timer = modify_val;
 8000722:	4b84      	ldr	r3, [pc, #528]	; (8000934 <fsm_manual_run+0x294>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a84      	ldr	r2, [pc, #528]	; (8000938 <fsm_manual_run+0x298>)
 8000728:	6013      	str	r3, [r2, #0]
			if(red_timer >= (amber_timer + green_timer)){
 800072a:	4b81      	ldr	r3, [pc, #516]	; (8000930 <fsm_manual_run+0x290>)
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	4b83      	ldr	r3, [pc, #524]	; (800093c <fsm_manual_run+0x29c>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	441a      	add	r2, r3
 8000734:	4b80      	ldr	r3, [pc, #512]	; (8000938 <fsm_manual_run+0x298>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	429a      	cmp	r2, r3
 800073a:	dc07      	bgt.n	800074c <fsm_manual_run+0xac>
				green_timer = red_timer - amber_timer;
 800073c:	4b7e      	ldr	r3, [pc, #504]	; (8000938 <fsm_manual_run+0x298>)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	4b7b      	ldr	r3, [pc, #492]	; (8000930 <fsm_manual_run+0x290>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	1ad3      	subs	r3, r2, r3
 8000746:	4a7d      	ldr	r2, [pc, #500]	; (800093c <fsm_manual_run+0x29c>)
 8000748:	6013      	str	r3, [r2, #0]
 800074a:	e015      	b.n	8000778 <fsm_manual_run+0xd8>
				int half = red_timer / 2;
 800074c:	4b7a      	ldr	r3, [pc, #488]	; (8000938 <fsm_manual_run+0x298>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	0fda      	lsrs	r2, r3, #31
 8000752:	4413      	add	r3, r2
 8000754:	105b      	asrs	r3, r3, #1
 8000756:	607b      	str	r3, [r7, #4]
				int mod = red_timer % 2;
 8000758:	4b77      	ldr	r3, [pc, #476]	; (8000938 <fsm_manual_run+0x298>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	bfb8      	it	lt
 8000764:	425b      	neglt	r3, r3
 8000766:	603b      	str	r3, [r7, #0]
				amber_timer = half;
 8000768:	4a71      	ldr	r2, [pc, #452]	; (8000930 <fsm_manual_run+0x290>)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	6013      	str	r3, [r2, #0]
				green_timer = half + mod;
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	4413      	add	r3, r2
 8000774:	4a71      	ldr	r2, [pc, #452]	; (800093c <fsm_manual_run+0x29c>)
 8000776:	6013      	str	r3, [r2, #0]
		if(timer0_flag){
 8000778:	4b71      	ldr	r3, [pc, #452]	; (8000940 <fsm_manual_run+0x2a0>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d003      	beq.n	8000788 <fsm_manual_run+0xe8>
			setTimer0(1000);
 8000780:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000784:	f000 fe90 	bl	80014a8 <setTimer0>
		if(timer2_flag){
 8000788:	4b6e      	ldr	r3, [pc, #440]	; (8000944 <fsm_manual_run+0x2a4>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d004      	beq.n	800079a <fsm_manual_run+0xfa>
			setTimer2(250);
 8000790:	20fa      	movs	r0, #250	; 0xfa
 8000792:	f000 fec1 	bl	8001518 <setTimer2>
			blink_red();
 8000796:	f000 fa25 	bl	8000be4 <blink_red>
		if(timer3_flag){
 800079a:	4b6b      	ldr	r3, [pc, #428]	; (8000948 <fsm_manual_run+0x2a8>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	f000 8140 	beq.w	8000a24 <fsm_manual_run+0x384>
			setTimer3(100);
 80007a4:	2064      	movs	r0, #100	; 0x64
 80007a6:	f000 fed3 	bl	8001550 <setTimer3>
			if(index_led >= 4){
 80007aa:	4b68      	ldr	r3, [pc, #416]	; (800094c <fsm_manual_run+0x2ac>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	2b03      	cmp	r3, #3
 80007b0:	dd02      	ble.n	80007b8 <fsm_manual_run+0x118>
				index_led = 0;
 80007b2:	4b66      	ldr	r3, [pc, #408]	; (800094c <fsm_manual_run+0x2ac>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
			update7SEG(index_led++);
 80007b8:	4b64      	ldr	r3, [pc, #400]	; (800094c <fsm_manual_run+0x2ac>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	1c5a      	adds	r2, r3, #1
 80007be:	4963      	ldr	r1, [pc, #396]	; (800094c <fsm_manual_run+0x2ac>)
 80007c0:	600a      	str	r2, [r1, #0]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fc04 	bl	8000fd0 <update7SEG>
		break;
 80007c8:	e12c      	b.n	8000a24 <fsm_manual_run+0x384>
		if(isButtonPressed(0)){
 80007ca:	2000      	movs	r0, #0
 80007cc:	f7ff fcbe 	bl	800014c <isButtonPressed>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d009      	beq.n	80007ea <fsm_manual_run+0x14a>
			status = MAN_GREEN;
 80007d6:	4b55      	ldr	r3, [pc, #340]	; (800092c <fsm_manual_run+0x28c>)
 80007d8:	220c      	movs	r2, #12
 80007da:	601a      	str	r2, [r3, #0]
			modify_val = green_timer;
 80007dc:	4b57      	ldr	r3, [pc, #348]	; (800093c <fsm_manual_run+0x29c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a54      	ldr	r2, [pc, #336]	; (8000934 <fsm_manual_run+0x294>)
 80007e2:	6013      	str	r3, [r2, #0]
			updateBuffer(3);
 80007e4:	2003      	movs	r0, #3
 80007e6:	f000 fc83 	bl	80010f0 <updateBuffer>
		if(isButtonPressed(1)){
 80007ea:	2001      	movs	r0, #1
 80007ec:	f7ff fcae 	bl	800014c <isButtonPressed>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d00f      	beq.n	8000816 <fsm_manual_run+0x176>
			if(modify_val >= 98){
 80007f6:	4b4f      	ldr	r3, [pc, #316]	; (8000934 <fsm_manual_run+0x294>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b61      	cmp	r3, #97	; 0x61
 80007fc:	dd03      	ble.n	8000806 <fsm_manual_run+0x166>
				modify_val = 1;
 80007fe:	4b4d      	ldr	r3, [pc, #308]	; (8000934 <fsm_manual_run+0x294>)
 8000800:	2201      	movs	r2, #1
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	e004      	b.n	8000810 <fsm_manual_run+0x170>
			else modify_val++;
 8000806:	4b4b      	ldr	r3, [pc, #300]	; (8000934 <fsm_manual_run+0x294>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	3301      	adds	r3, #1
 800080c:	4a49      	ldr	r2, [pc, #292]	; (8000934 <fsm_manual_run+0x294>)
 800080e:	6013      	str	r3, [r2, #0]
			updateBuffer(2);
 8000810:	2002      	movs	r0, #2
 8000812:	f000 fc6d 	bl	80010f0 <updateBuffer>
		if(isButtonPressed(2)){
 8000816:	2002      	movs	r0, #2
 8000818:	f7ff fc98 	bl	800014c <isButtonPressed>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d02d      	beq.n	800087e <fsm_manual_run+0x1de>
			amber_timer = modify_val;
 8000822:	4b44      	ldr	r3, [pc, #272]	; (8000934 <fsm_manual_run+0x294>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a42      	ldr	r2, [pc, #264]	; (8000930 <fsm_manual_run+0x290>)
 8000828:	6013      	str	r3, [r2, #0]
			if(red_timer >= (amber_timer + green_timer)){
 800082a:	4b41      	ldr	r3, [pc, #260]	; (8000930 <fsm_manual_run+0x290>)
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	4b43      	ldr	r3, [pc, #268]	; (800093c <fsm_manual_run+0x29c>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	441a      	add	r2, r3
 8000834:	4b40      	ldr	r3, [pc, #256]	; (8000938 <fsm_manual_run+0x298>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	429a      	cmp	r2, r3
 800083a:	dc07      	bgt.n	800084c <fsm_manual_run+0x1ac>
				green_timer = red_timer - amber_timer;
 800083c:	4b3e      	ldr	r3, [pc, #248]	; (8000938 <fsm_manual_run+0x298>)
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	4b3b      	ldr	r3, [pc, #236]	; (8000930 <fsm_manual_run+0x290>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	1ad3      	subs	r3, r2, r3
 8000846:	4a3d      	ldr	r2, [pc, #244]	; (800093c <fsm_manual_run+0x29c>)
 8000848:	6013      	str	r3, [r2, #0]
 800084a:	e018      	b.n	800087e <fsm_manual_run+0x1de>
				if((amber_timer + green_timer) <= 99){
 800084c:	4b38      	ldr	r3, [pc, #224]	; (8000930 <fsm_manual_run+0x290>)
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	4b3a      	ldr	r3, [pc, #232]	; (800093c <fsm_manual_run+0x29c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4413      	add	r3, r2
 8000856:	2b63      	cmp	r3, #99	; 0x63
 8000858:	dc07      	bgt.n	800086a <fsm_manual_run+0x1ca>
					red_timer = amber_timer + green_timer;
 800085a:	4b35      	ldr	r3, [pc, #212]	; (8000930 <fsm_manual_run+0x290>)
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	4b37      	ldr	r3, [pc, #220]	; (800093c <fsm_manual_run+0x29c>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4413      	add	r3, r2
 8000864:	4a34      	ldr	r2, [pc, #208]	; (8000938 <fsm_manual_run+0x298>)
 8000866:	6013      	str	r3, [r2, #0]
 8000868:	e009      	b.n	800087e <fsm_manual_run+0x1de>
					red_timer = 99;
 800086a:	4b33      	ldr	r3, [pc, #204]	; (8000938 <fsm_manual_run+0x298>)
 800086c:	2263      	movs	r2, #99	; 0x63
 800086e:	601a      	str	r2, [r3, #0]
					green_timer = red_timer - amber_timer;
 8000870:	4b31      	ldr	r3, [pc, #196]	; (8000938 <fsm_manual_run+0x298>)
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	4b2e      	ldr	r3, [pc, #184]	; (8000930 <fsm_manual_run+0x290>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	1ad3      	subs	r3, r2, r3
 800087a:	4a30      	ldr	r2, [pc, #192]	; (800093c <fsm_manual_run+0x29c>)
 800087c:	6013      	str	r3, [r2, #0]
		if(timer0_flag){
 800087e:	4b30      	ldr	r3, [pc, #192]	; (8000940 <fsm_manual_run+0x2a0>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d003      	beq.n	800088e <fsm_manual_run+0x1ee>
			setTimer0(1000);
 8000886:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800088a:	f000 fe0d 	bl	80014a8 <setTimer0>
		if(timer2_flag){
 800088e:	4b2d      	ldr	r3, [pc, #180]	; (8000944 <fsm_manual_run+0x2a4>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d004      	beq.n	80008a0 <fsm_manual_run+0x200>
			setTimer2(250);
 8000896:	20fa      	movs	r0, #250	; 0xfa
 8000898:	f000 fe3e 	bl	8001518 <setTimer2>
			blink_amber();
 800089c:	f000 f9c4 	bl	8000c28 <blink_amber>
		if(timer3_flag){
 80008a0:	4b29      	ldr	r3, [pc, #164]	; (8000948 <fsm_manual_run+0x2a8>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	f000 80bf 	beq.w	8000a28 <fsm_manual_run+0x388>
			setTimer3(100);
 80008aa:	2064      	movs	r0, #100	; 0x64
 80008ac:	f000 fe50 	bl	8001550 <setTimer3>
			if(index_led >= 4){
 80008b0:	4b26      	ldr	r3, [pc, #152]	; (800094c <fsm_manual_run+0x2ac>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2b03      	cmp	r3, #3
 80008b6:	dd02      	ble.n	80008be <fsm_manual_run+0x21e>
				index_led = 0;
 80008b8:	4b24      	ldr	r3, [pc, #144]	; (800094c <fsm_manual_run+0x2ac>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
			update7SEG(index_led++);
 80008be:	4b23      	ldr	r3, [pc, #140]	; (800094c <fsm_manual_run+0x2ac>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	1c5a      	adds	r2, r3, #1
 80008c4:	4921      	ldr	r1, [pc, #132]	; (800094c <fsm_manual_run+0x2ac>)
 80008c6:	600a      	str	r2, [r1, #0]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f000 fb81 	bl	8000fd0 <update7SEG>
		break;
 80008ce:	e0ab      	b.n	8000a28 <fsm_manual_run+0x388>
		if(isButtonPressed(0)){
 80008d0:	2000      	movs	r0, #0
 80008d2:	f7ff fc3b 	bl	800014c <isButtonPressed>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d018      	beq.n	800090e <fsm_manual_run+0x26e>
			status = RED_GREEN;
 80008dc:	4b13      	ldr	r3, [pc, #76]	; (800092c <fsm_manual_run+0x28c>)
 80008de:	2202      	movs	r2, #2
 80008e0:	601a      	str	r2, [r3, #0]
			setTimer1(green_timer * 1000);
 80008e2:	4b16      	ldr	r3, [pc, #88]	; (800093c <fsm_manual_run+0x29c>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008ea:	fb02 f303 	mul.w	r3, r2, r3
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 fdf6 	bl	80014e0 <setTimer1>
			counter1 = red_timer - 1;
 80008f4:	4b10      	ldr	r3, [pc, #64]	; (8000938 <fsm_manual_run+0x298>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	3b01      	subs	r3, #1
 80008fa:	4a15      	ldr	r2, [pc, #84]	; (8000950 <fsm_manual_run+0x2b0>)
 80008fc:	6013      	str	r3, [r2, #0]
			counter2 = green_timer - 1;
 80008fe:	4b0f      	ldr	r3, [pc, #60]	; (800093c <fsm_manual_run+0x29c>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	3b01      	subs	r3, #1
 8000904:	4a13      	ldr	r2, [pc, #76]	; (8000954 <fsm_manual_run+0x2b4>)
 8000906:	6013      	str	r3, [r2, #0]
			updateBuffer(0);
 8000908:	2000      	movs	r0, #0
 800090a:	f000 fbf1 	bl	80010f0 <updateBuffer>
		if(isButtonPressed(1)){
 800090e:	2001      	movs	r0, #1
 8000910:	f7ff fc1c 	bl	800014c <isButtonPressed>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d026      	beq.n	8000968 <fsm_manual_run+0x2c8>
			if(modify_val >= 98){
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <fsm_manual_run+0x294>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2b61      	cmp	r3, #97	; 0x61
 8000920:	dd1a      	ble.n	8000958 <fsm_manual_run+0x2b8>
				modify_val = 1;
 8000922:	4b04      	ldr	r3, [pc, #16]	; (8000934 <fsm_manual_run+0x294>)
 8000924:	2201      	movs	r2, #1
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	e01b      	b.n	8000962 <fsm_manual_run+0x2c2>
 800092a:	bf00      	nop
 800092c:	200000b0 	.word	0x200000b0
 8000930:	20000054 	.word	0x20000054
 8000934:	200000a4 	.word	0x200000a4
 8000938:	20000050 	.word	0x20000050
 800093c:	20000058 	.word	0x20000058
 8000940:	20000110 	.word	0x20000110
 8000944:	20000108 	.word	0x20000108
 8000948:	20000100 	.word	0x20000100
 800094c:	20000090 	.word	0x20000090
 8000950:	200000a8 	.word	0x200000a8
 8000954:	200000ac 	.word	0x200000ac
			else modify_val++;
 8000958:	4b37      	ldr	r3, [pc, #220]	; (8000a38 <fsm_manual_run+0x398>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	3301      	adds	r3, #1
 800095e:	4a36      	ldr	r2, [pc, #216]	; (8000a38 <fsm_manual_run+0x398>)
 8000960:	6013      	str	r3, [r2, #0]
			updateBuffer(3);
 8000962:	2003      	movs	r0, #3
 8000964:	f000 fbc4 	bl	80010f0 <updateBuffer>
		if(isButtonPressed(2)){
 8000968:	2002      	movs	r0, #2
 800096a:	f7ff fbef 	bl	800014c <isButtonPressed>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d02d      	beq.n	80009d0 <fsm_manual_run+0x330>
			green_timer = modify_val;
 8000974:	4b30      	ldr	r3, [pc, #192]	; (8000a38 <fsm_manual_run+0x398>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a30      	ldr	r2, [pc, #192]	; (8000a3c <fsm_manual_run+0x39c>)
 800097a:	6013      	str	r3, [r2, #0]
			if(red_timer >= (green_timer + amber_timer)){
 800097c:	4b2f      	ldr	r3, [pc, #188]	; (8000a3c <fsm_manual_run+0x39c>)
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	4b2f      	ldr	r3, [pc, #188]	; (8000a40 <fsm_manual_run+0x3a0>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	441a      	add	r2, r3
 8000986:	4b2f      	ldr	r3, [pc, #188]	; (8000a44 <fsm_manual_run+0x3a4>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	429a      	cmp	r2, r3
 800098c:	dc07      	bgt.n	800099e <fsm_manual_run+0x2fe>
				amber_timer = red_timer - green_timer;
 800098e:	4b2d      	ldr	r3, [pc, #180]	; (8000a44 <fsm_manual_run+0x3a4>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	4b2a      	ldr	r3, [pc, #168]	; (8000a3c <fsm_manual_run+0x39c>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	1ad3      	subs	r3, r2, r3
 8000998:	4a29      	ldr	r2, [pc, #164]	; (8000a40 <fsm_manual_run+0x3a0>)
 800099a:	6013      	str	r3, [r2, #0]
 800099c:	e018      	b.n	80009d0 <fsm_manual_run+0x330>
				if((amber_timer + green_timer) <= 99){
 800099e:	4b28      	ldr	r3, [pc, #160]	; (8000a40 <fsm_manual_run+0x3a0>)
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	4b26      	ldr	r3, [pc, #152]	; (8000a3c <fsm_manual_run+0x39c>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4413      	add	r3, r2
 80009a8:	2b63      	cmp	r3, #99	; 0x63
 80009aa:	dc07      	bgt.n	80009bc <fsm_manual_run+0x31c>
					red_timer = green_timer + amber_timer;
 80009ac:	4b23      	ldr	r3, [pc, #140]	; (8000a3c <fsm_manual_run+0x39c>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b23      	ldr	r3, [pc, #140]	; (8000a40 <fsm_manual_run+0x3a0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4413      	add	r3, r2
 80009b6:	4a23      	ldr	r2, [pc, #140]	; (8000a44 <fsm_manual_run+0x3a4>)
 80009b8:	6013      	str	r3, [r2, #0]
 80009ba:	e009      	b.n	80009d0 <fsm_manual_run+0x330>
					red_timer = 99;
 80009bc:	4b21      	ldr	r3, [pc, #132]	; (8000a44 <fsm_manual_run+0x3a4>)
 80009be:	2263      	movs	r2, #99	; 0x63
 80009c0:	601a      	str	r2, [r3, #0]
					amber_timer = red_timer - green_timer;
 80009c2:	4b20      	ldr	r3, [pc, #128]	; (8000a44 <fsm_manual_run+0x3a4>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	4b1d      	ldr	r3, [pc, #116]	; (8000a3c <fsm_manual_run+0x39c>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	4a1c      	ldr	r2, [pc, #112]	; (8000a40 <fsm_manual_run+0x3a0>)
 80009ce:	6013      	str	r3, [r2, #0]
		if(timer0_flag){
 80009d0:	4b1d      	ldr	r3, [pc, #116]	; (8000a48 <fsm_manual_run+0x3a8>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d003      	beq.n	80009e0 <fsm_manual_run+0x340>
			setTimer0(1000);
 80009d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009dc:	f000 fd64 	bl	80014a8 <setTimer0>
		if(timer2_flag){
 80009e0:	4b1a      	ldr	r3, [pc, #104]	; (8000a4c <fsm_manual_run+0x3ac>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d004      	beq.n	80009f2 <fsm_manual_run+0x352>
			setTimer2(250);
 80009e8:	20fa      	movs	r0, #250	; 0xfa
 80009ea:	f000 fd95 	bl	8001518 <setTimer2>
			blink_green();
 80009ee:	f000 f93d 	bl	8000c6c <blink_green>
		if(timer3_flag){
 80009f2:	4b17      	ldr	r3, [pc, #92]	; (8000a50 <fsm_manual_run+0x3b0>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d018      	beq.n	8000a2c <fsm_manual_run+0x38c>
			setTimer3(100);
 80009fa:	2064      	movs	r0, #100	; 0x64
 80009fc:	f000 fda8 	bl	8001550 <setTimer3>
			if(index_led >= 4){
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <fsm_manual_run+0x3b4>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b03      	cmp	r3, #3
 8000a06:	dd02      	ble.n	8000a0e <fsm_manual_run+0x36e>
				index_led = 0;
 8000a08:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <fsm_manual_run+0x3b4>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
			update7SEG(index_led++);
 8000a0e:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <fsm_manual_run+0x3b4>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	490f      	ldr	r1, [pc, #60]	; (8000a54 <fsm_manual_run+0x3b4>)
 8000a16:	600a      	str	r2, [r1, #0]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f000 fad9 	bl	8000fd0 <update7SEG>
		break;
 8000a1e:	e005      	b.n	8000a2c <fsm_manual_run+0x38c>
		break;
 8000a20:	bf00      	nop
 8000a22:	e004      	b.n	8000a2e <fsm_manual_run+0x38e>
		break;
 8000a24:	bf00      	nop
 8000a26:	e002      	b.n	8000a2e <fsm_manual_run+0x38e>
		break;
 8000a28:	bf00      	nop
 8000a2a:	e000      	b.n	8000a2e <fsm_manual_run+0x38e>
		break;
 8000a2c:	bf00      	nop
	}
}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200000a4 	.word	0x200000a4
 8000a3c:	20000058 	.word	0x20000058
 8000a40:	20000054 	.word	0x20000054
 8000a44:	20000050 	.word	0x20000050
 8000a48:	20000110 	.word	0x20000110
 8000a4c:	20000108 	.word	0x20000108
 8000a50:	20000100 	.word	0x20000100
 8000a54:	20000090 	.word	0x20000090

08000a58 <initialize>:
int modify_val = 0;
int counter1 = 0;
int counter2 = 0;

int status = 0;
void initialize(){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	2102      	movs	r1, #2
 8000a60:	4813      	ldr	r0, [pc, #76]	; (8000ab0 <initialize+0x58>)
 8000a62:	f001 f99c 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER1_GPIO_Port, AMBER1_Pin, SET);
 8000a66:	2201      	movs	r2, #1
 8000a68:	2104      	movs	r1, #4
 8000a6a:	4811      	ldr	r0, [pc, #68]	; (8000ab0 <initialize+0x58>)
 8000a6c:	f001 f997 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000a70:	2201      	movs	r2, #1
 8000a72:	2108      	movs	r1, #8
 8000a74:	480e      	ldr	r0, [pc, #56]	; (8000ab0 <initialize+0x58>)
 8000a76:	f001 f992 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	2110      	movs	r1, #16
 8000a7e:	480c      	ldr	r0, [pc, #48]	; (8000ab0 <initialize+0x58>)
 8000a80:	f001 f98d 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER2_GPIO_Port, AMBER2_Pin, SET);
 8000a84:	2201      	movs	r2, #1
 8000a86:	2120      	movs	r1, #32
 8000a88:	4809      	ldr	r0, [pc, #36]	; (8000ab0 <initialize+0x58>)
 8000a8a:	f001 f988 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2140      	movs	r1, #64	; 0x40
 8000a92:	4807      	ldr	r0, [pc, #28]	; (8000ab0 <initialize+0x58>)
 8000a94:	f001 f983 	bl	8001d9e <HAL_GPIO_WritePin>
	counter1 = red_timer - 1;
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <initialize+0x5c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	3b01      	subs	r3, #1
 8000a9e:	4a06      	ldr	r2, [pc, #24]	; (8000ab8 <initialize+0x60>)
 8000aa0:	6013      	str	r3, [r2, #0]
	counter2 = green_timer - 1;
 8000aa2:	4b06      	ldr	r3, [pc, #24]	; (8000abc <initialize+0x64>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	3b01      	subs	r3, #1
 8000aa8:	4a05      	ldr	r2, [pc, #20]	; (8000ac0 <initialize+0x68>)
 8000aaa:	6013      	str	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	40010800 	.word	0x40010800
 8000ab4:	20000050 	.word	0x20000050
 8000ab8:	200000a8 	.word	0x200000a8
 8000abc:	20000058 	.word	0x20000058
 8000ac0:	200000ac 	.word	0x200000ac

08000ac4 <red_green>:
void red_green(){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2102      	movs	r1, #2
 8000acc:	480e      	ldr	r0, [pc, #56]	; (8000b08 <red_green+0x44>)
 8000ace:	f001 f966 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER1_GPIO_Port, AMBER1_Pin, SET);
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	2104      	movs	r1, #4
 8000ad6:	480c      	ldr	r0, [pc, #48]	; (8000b08 <red_green+0x44>)
 8000ad8:	f001 f961 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000adc:	2201      	movs	r2, #1
 8000ade:	2108      	movs	r1, #8
 8000ae0:	4809      	ldr	r0, [pc, #36]	; (8000b08 <red_green+0x44>)
 8000ae2:	f001 f95c 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	2110      	movs	r1, #16
 8000aea:	4807      	ldr	r0, [pc, #28]	; (8000b08 <red_green+0x44>)
 8000aec:	f001 f957 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER2_GPIO_Port, AMBER2_Pin, SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	2120      	movs	r1, #32
 8000af4:	4804      	ldr	r0, [pc, #16]	; (8000b08 <red_green+0x44>)
 8000af6:	f001 f952 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2140      	movs	r1, #64	; 0x40
 8000afe:	4802      	ldr	r0, [pc, #8]	; (8000b08 <red_green+0x44>)
 8000b00:	f001 f94d 	bl	8001d9e <HAL_GPIO_WritePin>
}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40010800 	.word	0x40010800

08000b0c <red_amber>:
void red_amber(){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2102      	movs	r1, #2
 8000b14:	480e      	ldr	r0, [pc, #56]	; (8000b50 <red_amber+0x44>)
 8000b16:	f001 f942 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER1_GPIO_Port, AMBER1_Pin, SET);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	2104      	movs	r1, #4
 8000b1e:	480c      	ldr	r0, [pc, #48]	; (8000b50 <red_amber+0x44>)
 8000b20:	f001 f93d 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000b24:	2201      	movs	r2, #1
 8000b26:	2108      	movs	r1, #8
 8000b28:	4809      	ldr	r0, [pc, #36]	; (8000b50 <red_amber+0x44>)
 8000b2a:	f001 f938 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000b2e:	2201      	movs	r2, #1
 8000b30:	2110      	movs	r1, #16
 8000b32:	4807      	ldr	r0, [pc, #28]	; (8000b50 <red_amber+0x44>)
 8000b34:	f001 f933 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER2_GPIO_Port, AMBER2_Pin, RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2120      	movs	r1, #32
 8000b3c:	4804      	ldr	r0, [pc, #16]	; (8000b50 <red_amber+0x44>)
 8000b3e:	f001 f92e 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000b42:	2201      	movs	r2, #1
 8000b44:	2140      	movs	r1, #64	; 0x40
 8000b46:	4802      	ldr	r0, [pc, #8]	; (8000b50 <red_amber+0x44>)
 8000b48:	f001 f929 	bl	8001d9e <HAL_GPIO_WritePin>
}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40010800 	.word	0x40010800

08000b54 <green_red>:
void green_red(){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000b58:	2201      	movs	r2, #1
 8000b5a:	2102      	movs	r1, #2
 8000b5c:	480e      	ldr	r0, [pc, #56]	; (8000b98 <green_red+0x44>)
 8000b5e:	f001 f91e 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER1_GPIO_Port, AMBER1_Pin, SET);
 8000b62:	2201      	movs	r2, #1
 8000b64:	2104      	movs	r1, #4
 8000b66:	480c      	ldr	r0, [pc, #48]	; (8000b98 <green_red+0x44>)
 8000b68:	f001 f919 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2108      	movs	r1, #8
 8000b70:	4809      	ldr	r0, [pc, #36]	; (8000b98 <green_red+0x44>)
 8000b72:	f001 f914 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2110      	movs	r1, #16
 8000b7a:	4807      	ldr	r0, [pc, #28]	; (8000b98 <green_red+0x44>)
 8000b7c:	f001 f90f 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER2_GPIO_Port, AMBER2_Pin, SET);
 8000b80:	2201      	movs	r2, #1
 8000b82:	2120      	movs	r1, #32
 8000b84:	4804      	ldr	r0, [pc, #16]	; (8000b98 <green_red+0x44>)
 8000b86:	f001 f90a 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	2140      	movs	r1, #64	; 0x40
 8000b8e:	4802      	ldr	r0, [pc, #8]	; (8000b98 <green_red+0x44>)
 8000b90:	f001 f905 	bl	8001d9e <HAL_GPIO_WritePin>
}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40010800 	.word	0x40010800

08000b9c <amber_red>:
void amber_red(){
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	480e      	ldr	r0, [pc, #56]	; (8000be0 <amber_red+0x44>)
 8000ba6:	f001 f8fa 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER1_GPIO_Port, AMBER1_Pin, RESET);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2104      	movs	r1, #4
 8000bae:	480c      	ldr	r0, [pc, #48]	; (8000be0 <amber_red+0x44>)
 8000bb0:	f001 f8f5 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2108      	movs	r1, #8
 8000bb8:	4809      	ldr	r0, [pc, #36]	; (8000be0 <amber_red+0x44>)
 8000bba:	f001 f8f0 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2110      	movs	r1, #16
 8000bc2:	4807      	ldr	r0, [pc, #28]	; (8000be0 <amber_red+0x44>)
 8000bc4:	f001 f8eb 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER2_GPIO_Port, AMBER2_Pin, SET);
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2120      	movs	r1, #32
 8000bcc:	4804      	ldr	r0, [pc, #16]	; (8000be0 <amber_red+0x44>)
 8000bce:	f001 f8e6 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	2140      	movs	r1, #64	; 0x40
 8000bd6:	4802      	ldr	r0, [pc, #8]	; (8000be0 <amber_red+0x44>)
 8000bd8:	f001 f8e1 	bl	8001d9e <HAL_GPIO_WritePin>
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40010800 	.word	0x40010800

08000be4 <blink_red>:
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
	HAL_GPIO_WritePin(AMBER2_GPIO_Port, AMBER2_Pin, SET);
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
}

void blink_red(){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8000be8:	2102      	movs	r1, #2
 8000bea:	480e      	ldr	r0, [pc, #56]	; (8000c24 <blink_red+0x40>)
 8000bec:	f001 f8ef 	bl	8001dce <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(AMBER1_GPIO_Port, AMBER1_Pin, SET);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	2104      	movs	r1, #4
 8000bf4:	480b      	ldr	r0, [pc, #44]	; (8000c24 <blink_red+0x40>)
 8000bf6:	f001 f8d2 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2108      	movs	r1, #8
 8000bfe:	4809      	ldr	r0, [pc, #36]	; (8000c24 <blink_red+0x40>)
 8000c00:	f001 f8cd 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 8000c04:	2110      	movs	r1, #16
 8000c06:	4807      	ldr	r0, [pc, #28]	; (8000c24 <blink_red+0x40>)
 8000c08:	f001 f8e1 	bl	8001dce <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(AMBER2_GPIO_Port, AMBER2_Pin, SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	2120      	movs	r1, #32
 8000c10:	4804      	ldr	r0, [pc, #16]	; (8000c24 <blink_red+0x40>)
 8000c12:	f001 f8c4 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000c16:	2201      	movs	r2, #1
 8000c18:	2140      	movs	r1, #64	; 0x40
 8000c1a:	4802      	ldr	r0, [pc, #8]	; (8000c24 <blink_red+0x40>)
 8000c1c:	f001 f8bf 	bl	8001d9e <HAL_GPIO_WritePin>
}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40010800 	.word	0x40010800

08000c28 <blink_amber>:
void blink_amber(){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	2102      	movs	r1, #2
 8000c30:	480d      	ldr	r0, [pc, #52]	; (8000c68 <blink_amber+0x40>)
 8000c32:	f001 f8b4 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(AMBER1_GPIO_Port, AMBER1_Pin);
 8000c36:	2104      	movs	r1, #4
 8000c38:	480b      	ldr	r0, [pc, #44]	; (8000c68 <blink_amber+0x40>)
 8000c3a:	f001 f8c8 	bl	8001dce <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000c3e:	2201      	movs	r2, #1
 8000c40:	2108      	movs	r1, #8
 8000c42:	4809      	ldr	r0, [pc, #36]	; (8000c68 <blink_amber+0x40>)
 8000c44:	f001 f8ab 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	2110      	movs	r1, #16
 8000c4c:	4806      	ldr	r0, [pc, #24]	; (8000c68 <blink_amber+0x40>)
 8000c4e:	f001 f8a6 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(AMBER2_GPIO_Port, AMBER2_Pin);
 8000c52:	2120      	movs	r1, #32
 8000c54:	4804      	ldr	r0, [pc, #16]	; (8000c68 <blink_amber+0x40>)
 8000c56:	f001 f8ba 	bl	8001dce <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	2140      	movs	r1, #64	; 0x40
 8000c5e:	4802      	ldr	r0, [pc, #8]	; (8000c68 <blink_amber+0x40>)
 8000c60:	f001 f89d 	bl	8001d9e <HAL_GPIO_WritePin>
}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40010800 	.word	0x40010800

08000c6c <blink_green>:
void blink_green(){
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000c70:	2201      	movs	r2, #1
 8000c72:	2102      	movs	r1, #2
 8000c74:	480d      	ldr	r0, [pc, #52]	; (8000cac <blink_green+0x40>)
 8000c76:	f001 f892 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER1_GPIO_Port, AMBER1_Pin, SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	2104      	movs	r1, #4
 8000c7e:	480b      	ldr	r0, [pc, #44]	; (8000cac <blink_green+0x40>)
 8000c80:	f001 f88d 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8000c84:	2108      	movs	r1, #8
 8000c86:	4809      	ldr	r0, [pc, #36]	; (8000cac <blink_green+0x40>)
 8000c88:	f001 f8a1 	bl	8001dce <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	2110      	movs	r1, #16
 8000c90:	4806      	ldr	r0, [pc, #24]	; (8000cac <blink_green+0x40>)
 8000c92:	f001 f884 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER2_GPIO_Port, AMBER2_Pin, SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	2120      	movs	r1, #32
 8000c9a:	4804      	ldr	r0, [pc, #16]	; (8000cac <blink_green+0x40>)
 8000c9c:	f001 f87f 	bl	8001d9e <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 8000ca0:	2140      	movs	r1, #64	; 0x40
 8000ca2:	4802      	ldr	r0, [pc, #8]	; (8000cac <blink_green+0x40>)
 8000ca4:	f001 f893 	bl	8001dce <HAL_GPIO_TogglePin>
}
 8000ca8:	bf00      	nop
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40010800 	.word	0x40010800

08000cb0 <display7SEG>:
void display7SEG(int num){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2b09      	cmp	r3, #9
 8000cbc:	f200 8180 	bhi.w	8000fc0 <display7SEG+0x310>
 8000cc0:	a201      	add	r2, pc, #4	; (adr r2, 8000cc8 <display7SEG+0x18>)
 8000cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cc6:	bf00      	nop
 8000cc8:	08000cf1 	.word	0x08000cf1
 8000ccc:	08000d39 	.word	0x08000d39
 8000cd0:	08000d81 	.word	0x08000d81
 8000cd4:	08000dc9 	.word	0x08000dc9
 8000cd8:	08000e11 	.word	0x08000e11
 8000cdc:	08000e59 	.word	0x08000e59
 8000ce0:	08000ea1 	.word	0x08000ea1
 8000ce4:	08000ee9 	.word	0x08000ee9
 8000ce8:	08000f31 	.word	0x08000f31
 8000cec:	08000f79 	.word	0x08000f79
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	48b5      	ldr	r0, [pc, #724]	; (8000fcc <display7SEG+0x31c>)
 8000cf6:	f001 f852 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2102      	movs	r1, #2
 8000cfe:	48b3      	ldr	r0, [pc, #716]	; (8000fcc <display7SEG+0x31c>)
 8000d00:	f001 f84d 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2104      	movs	r1, #4
 8000d08:	48b0      	ldr	r0, [pc, #704]	; (8000fcc <display7SEG+0x31c>)
 8000d0a:	f001 f848 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2108      	movs	r1, #8
 8000d12:	48ae      	ldr	r0, [pc, #696]	; (8000fcc <display7SEG+0x31c>)
 8000d14:	f001 f843 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2110      	movs	r1, #16
 8000d1c:	48ab      	ldr	r0, [pc, #684]	; (8000fcc <display7SEG+0x31c>)
 8000d1e:	f001 f83e 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000d22:	2200      	movs	r2, #0
 8000d24:	2120      	movs	r1, #32
 8000d26:	48a9      	ldr	r0, [pc, #676]	; (8000fcc <display7SEG+0x31c>)
 8000d28:	f001 f839 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	2140      	movs	r1, #64	; 0x40
 8000d30:	48a6      	ldr	r0, [pc, #664]	; (8000fcc <display7SEG+0x31c>)
 8000d32:	f001 f834 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000d36:	e144      	b.n	8000fc2 <display7SEG+0x312>
	case 1:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	48a3      	ldr	r0, [pc, #652]	; (8000fcc <display7SEG+0x31c>)
 8000d3e:	f001 f82e 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2102      	movs	r1, #2
 8000d46:	48a1      	ldr	r0, [pc, #644]	; (8000fcc <display7SEG+0x31c>)
 8000d48:	f001 f829 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2104      	movs	r1, #4
 8000d50:	489e      	ldr	r0, [pc, #632]	; (8000fcc <display7SEG+0x31c>)
 8000d52:	f001 f824 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000d56:	2201      	movs	r2, #1
 8000d58:	2108      	movs	r1, #8
 8000d5a:	489c      	ldr	r0, [pc, #624]	; (8000fcc <display7SEG+0x31c>)
 8000d5c:	f001 f81f 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000d60:	2201      	movs	r2, #1
 8000d62:	2110      	movs	r1, #16
 8000d64:	4899      	ldr	r0, [pc, #612]	; (8000fcc <display7SEG+0x31c>)
 8000d66:	f001 f81a 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	2120      	movs	r1, #32
 8000d6e:	4897      	ldr	r0, [pc, #604]	; (8000fcc <display7SEG+0x31c>)
 8000d70:	f001 f815 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000d74:	2201      	movs	r2, #1
 8000d76:	2140      	movs	r1, #64	; 0x40
 8000d78:	4894      	ldr	r0, [pc, #592]	; (8000fcc <display7SEG+0x31c>)
 8000d7a:	f001 f810 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000d7e:	e120      	b.n	8000fc2 <display7SEG+0x312>
	case 2:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2101      	movs	r1, #1
 8000d84:	4891      	ldr	r0, [pc, #580]	; (8000fcc <display7SEG+0x31c>)
 8000d86:	f001 f80a 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2102      	movs	r1, #2
 8000d8e:	488f      	ldr	r0, [pc, #572]	; (8000fcc <display7SEG+0x31c>)
 8000d90:	f001 f805 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	2104      	movs	r1, #4
 8000d98:	488c      	ldr	r0, [pc, #560]	; (8000fcc <display7SEG+0x31c>)
 8000d9a:	f001 f800 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2108      	movs	r1, #8
 8000da2:	488a      	ldr	r0, [pc, #552]	; (8000fcc <display7SEG+0x31c>)
 8000da4:	f000 fffb 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000da8:	2200      	movs	r2, #0
 8000daa:	2110      	movs	r1, #16
 8000dac:	4887      	ldr	r0, [pc, #540]	; (8000fcc <display7SEG+0x31c>)
 8000dae:	f000 fff6 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000db2:	2201      	movs	r2, #1
 8000db4:	2120      	movs	r1, #32
 8000db6:	4885      	ldr	r0, [pc, #532]	; (8000fcc <display7SEG+0x31c>)
 8000db8:	f000 fff1 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2140      	movs	r1, #64	; 0x40
 8000dc0:	4882      	ldr	r0, [pc, #520]	; (8000fcc <display7SEG+0x31c>)
 8000dc2:	f000 ffec 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000dc6:	e0fc      	b.n	8000fc2 <display7SEG+0x312>
	case 3:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2101      	movs	r1, #1
 8000dcc:	487f      	ldr	r0, [pc, #508]	; (8000fcc <display7SEG+0x31c>)
 8000dce:	f000 ffe6 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2102      	movs	r1, #2
 8000dd6:	487d      	ldr	r0, [pc, #500]	; (8000fcc <display7SEG+0x31c>)
 8000dd8:	f000 ffe1 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2104      	movs	r1, #4
 8000de0:	487a      	ldr	r0, [pc, #488]	; (8000fcc <display7SEG+0x31c>)
 8000de2:	f000 ffdc 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2108      	movs	r1, #8
 8000dea:	4878      	ldr	r0, [pc, #480]	; (8000fcc <display7SEG+0x31c>)
 8000dec:	f000 ffd7 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000df0:	2201      	movs	r2, #1
 8000df2:	2110      	movs	r1, #16
 8000df4:	4875      	ldr	r0, [pc, #468]	; (8000fcc <display7SEG+0x31c>)
 8000df6:	f000 ffd2 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2120      	movs	r1, #32
 8000dfe:	4873      	ldr	r0, [pc, #460]	; (8000fcc <display7SEG+0x31c>)
 8000e00:	f000 ffcd 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000e04:	2200      	movs	r2, #0
 8000e06:	2140      	movs	r1, #64	; 0x40
 8000e08:	4870      	ldr	r0, [pc, #448]	; (8000fcc <display7SEG+0x31c>)
 8000e0a:	f000 ffc8 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000e0e:	e0d8      	b.n	8000fc2 <display7SEG+0x312>
	case 4:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000e10:	2201      	movs	r2, #1
 8000e12:	2101      	movs	r1, #1
 8000e14:	486d      	ldr	r0, [pc, #436]	; (8000fcc <display7SEG+0x31c>)
 8000e16:	f000 ffc2 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2102      	movs	r1, #2
 8000e1e:	486b      	ldr	r0, [pc, #428]	; (8000fcc <display7SEG+0x31c>)
 8000e20:	f000 ffbd 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000e24:	2200      	movs	r2, #0
 8000e26:	2104      	movs	r1, #4
 8000e28:	4868      	ldr	r0, [pc, #416]	; (8000fcc <display7SEG+0x31c>)
 8000e2a:	f000 ffb8 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2108      	movs	r1, #8
 8000e32:	4866      	ldr	r0, [pc, #408]	; (8000fcc <display7SEG+0x31c>)
 8000e34:	f000 ffb3 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	2110      	movs	r1, #16
 8000e3c:	4863      	ldr	r0, [pc, #396]	; (8000fcc <display7SEG+0x31c>)
 8000e3e:	f000 ffae 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2120      	movs	r1, #32
 8000e46:	4861      	ldr	r0, [pc, #388]	; (8000fcc <display7SEG+0x31c>)
 8000e48:	f000 ffa9 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2140      	movs	r1, #64	; 0x40
 8000e50:	485e      	ldr	r0, [pc, #376]	; (8000fcc <display7SEG+0x31c>)
 8000e52:	f000 ffa4 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000e56:	e0b4      	b.n	8000fc2 <display7SEG+0x312>
	case 5:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	485b      	ldr	r0, [pc, #364]	; (8000fcc <display7SEG+0x31c>)
 8000e5e:	f000 ff9e 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000e62:	2201      	movs	r2, #1
 8000e64:	2102      	movs	r1, #2
 8000e66:	4859      	ldr	r0, [pc, #356]	; (8000fcc <display7SEG+0x31c>)
 8000e68:	f000 ff99 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2104      	movs	r1, #4
 8000e70:	4856      	ldr	r0, [pc, #344]	; (8000fcc <display7SEG+0x31c>)
 8000e72:	f000 ff94 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2108      	movs	r1, #8
 8000e7a:	4854      	ldr	r0, [pc, #336]	; (8000fcc <display7SEG+0x31c>)
 8000e7c:	f000 ff8f 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2110      	movs	r1, #16
 8000e84:	4851      	ldr	r0, [pc, #324]	; (8000fcc <display7SEG+0x31c>)
 8000e86:	f000 ff8a 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2120      	movs	r1, #32
 8000e8e:	484f      	ldr	r0, [pc, #316]	; (8000fcc <display7SEG+0x31c>)
 8000e90:	f000 ff85 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	2140      	movs	r1, #64	; 0x40
 8000e98:	484c      	ldr	r0, [pc, #304]	; (8000fcc <display7SEG+0x31c>)
 8000e9a:	f000 ff80 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000e9e:	e090      	b.n	8000fc2 <display7SEG+0x312>
	case 6:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	4849      	ldr	r0, [pc, #292]	; (8000fcc <display7SEG+0x31c>)
 8000ea6:	f000 ff7a 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000eaa:	2201      	movs	r2, #1
 8000eac:	2102      	movs	r1, #2
 8000eae:	4847      	ldr	r0, [pc, #284]	; (8000fcc <display7SEG+0x31c>)
 8000eb0:	f000 ff75 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2104      	movs	r1, #4
 8000eb8:	4844      	ldr	r0, [pc, #272]	; (8000fcc <display7SEG+0x31c>)
 8000eba:	f000 ff70 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2108      	movs	r1, #8
 8000ec2:	4842      	ldr	r0, [pc, #264]	; (8000fcc <display7SEG+0x31c>)
 8000ec4:	f000 ff6b 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2110      	movs	r1, #16
 8000ecc:	483f      	ldr	r0, [pc, #252]	; (8000fcc <display7SEG+0x31c>)
 8000ece:	f000 ff66 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2120      	movs	r1, #32
 8000ed6:	483d      	ldr	r0, [pc, #244]	; (8000fcc <display7SEG+0x31c>)
 8000ed8:	f000 ff61 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	2140      	movs	r1, #64	; 0x40
 8000ee0:	483a      	ldr	r0, [pc, #232]	; (8000fcc <display7SEG+0x31c>)
 8000ee2:	f000 ff5c 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000ee6:	e06c      	b.n	8000fc2 <display7SEG+0x312>
	case 7:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2101      	movs	r1, #1
 8000eec:	4837      	ldr	r0, [pc, #220]	; (8000fcc <display7SEG+0x31c>)
 8000eee:	f000 ff56 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2102      	movs	r1, #2
 8000ef6:	4835      	ldr	r0, [pc, #212]	; (8000fcc <display7SEG+0x31c>)
 8000ef8:	f000 ff51 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2104      	movs	r1, #4
 8000f00:	4832      	ldr	r0, [pc, #200]	; (8000fcc <display7SEG+0x31c>)
 8000f02:	f000 ff4c 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000f06:	2201      	movs	r2, #1
 8000f08:	2108      	movs	r1, #8
 8000f0a:	4830      	ldr	r0, [pc, #192]	; (8000fcc <display7SEG+0x31c>)
 8000f0c:	f000 ff47 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2110      	movs	r1, #16
 8000f14:	482d      	ldr	r0, [pc, #180]	; (8000fcc <display7SEG+0x31c>)
 8000f16:	f000 ff42 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	2120      	movs	r1, #32
 8000f1e:	482b      	ldr	r0, [pc, #172]	; (8000fcc <display7SEG+0x31c>)
 8000f20:	f000 ff3d 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000f24:	2201      	movs	r2, #1
 8000f26:	2140      	movs	r1, #64	; 0x40
 8000f28:	4828      	ldr	r0, [pc, #160]	; (8000fcc <display7SEG+0x31c>)
 8000f2a:	f000 ff38 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000f2e:	e048      	b.n	8000fc2 <display7SEG+0x312>
	case 8:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2101      	movs	r1, #1
 8000f34:	4825      	ldr	r0, [pc, #148]	; (8000fcc <display7SEG+0x31c>)
 8000f36:	f000 ff32 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2102      	movs	r1, #2
 8000f3e:	4823      	ldr	r0, [pc, #140]	; (8000fcc <display7SEG+0x31c>)
 8000f40:	f000 ff2d 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2104      	movs	r1, #4
 8000f48:	4820      	ldr	r0, [pc, #128]	; (8000fcc <display7SEG+0x31c>)
 8000f4a:	f000 ff28 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2108      	movs	r1, #8
 8000f52:	481e      	ldr	r0, [pc, #120]	; (8000fcc <display7SEG+0x31c>)
 8000f54:	f000 ff23 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2110      	movs	r1, #16
 8000f5c:	481b      	ldr	r0, [pc, #108]	; (8000fcc <display7SEG+0x31c>)
 8000f5e:	f000 ff1e 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2120      	movs	r1, #32
 8000f66:	4819      	ldr	r0, [pc, #100]	; (8000fcc <display7SEG+0x31c>)
 8000f68:	f000 ff19 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2140      	movs	r1, #64	; 0x40
 8000f70:	4816      	ldr	r0, [pc, #88]	; (8000fcc <display7SEG+0x31c>)
 8000f72:	f000 ff14 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000f76:	e024      	b.n	8000fc2 <display7SEG+0x312>
	case 9:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000f78:	2200      	movs	r2, #0
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	4813      	ldr	r0, [pc, #76]	; (8000fcc <display7SEG+0x31c>)
 8000f7e:	f000 ff0e 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2102      	movs	r1, #2
 8000f86:	4811      	ldr	r0, [pc, #68]	; (8000fcc <display7SEG+0x31c>)
 8000f88:	f000 ff09 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2104      	movs	r1, #4
 8000f90:	480e      	ldr	r0, [pc, #56]	; (8000fcc <display7SEG+0x31c>)
 8000f92:	f000 ff04 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2108      	movs	r1, #8
 8000f9a:	480c      	ldr	r0, [pc, #48]	; (8000fcc <display7SEG+0x31c>)
 8000f9c:	f000 feff 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	2110      	movs	r1, #16
 8000fa4:	4809      	ldr	r0, [pc, #36]	; (8000fcc <display7SEG+0x31c>)
 8000fa6:	f000 fefa 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2120      	movs	r1, #32
 8000fae:	4807      	ldr	r0, [pc, #28]	; (8000fcc <display7SEG+0x31c>)
 8000fb0:	f000 fef5 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2140      	movs	r1, #64	; 0x40
 8000fb8:	4804      	ldr	r0, [pc, #16]	; (8000fcc <display7SEG+0x31c>)
 8000fba:	f000 fef0 	bl	8001d9e <HAL_GPIO_WritePin>
		break;
 8000fbe:	e000      	b.n	8000fc2 <display7SEG+0x312>
	default:
		break;
 8000fc0:	bf00      	nop
	}
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40010c00 	.word	0x40010c00

08000fd0 <update7SEG>:
void update7SEG(int index){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	d87e      	bhi.n	80010dc <update7SEG+0x10c>
 8000fde:	a201      	add	r2, pc, #4	; (adr r2, 8000fe4 <update7SEG+0x14>)
 8000fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe4:	08000ff5 	.word	0x08000ff5
 8000fe8:	0800102f 	.word	0x0800102f
 8000fec:	08001069 	.word	0x08001069
 8000ff0:	080010a3 	.word	0x080010a3
	switch(index){
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2180      	movs	r1, #128	; 0x80
 8000ff8:	483b      	ldr	r0, [pc, #236]	; (80010e8 <update7SEG+0x118>)
 8000ffa:	f000 fed0 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000ffe:	2201      	movs	r2, #1
 8001000:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001004:	4838      	ldr	r0, [pc, #224]	; (80010e8 <update7SEG+0x118>)
 8001006:	f000 feca 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800100a:	2201      	movs	r2, #1
 800100c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001010:	4835      	ldr	r0, [pc, #212]	; (80010e8 <update7SEG+0x118>)
 8001012:	f000 fec4 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800101c:	4832      	ldr	r0, [pc, #200]	; (80010e8 <update7SEG+0x118>)
 800101e:	f000 febe 	bl	8001d9e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 8001022:	4b32      	ldr	r3, [pc, #200]	; (80010ec <update7SEG+0x11c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fe42 	bl	8000cb0 <display7SEG>
		break;
 800102c:	e057      	b.n	80010de <update7SEG+0x10e>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800102e:	2201      	movs	r2, #1
 8001030:	2180      	movs	r1, #128	; 0x80
 8001032:	482d      	ldr	r0, [pc, #180]	; (80010e8 <update7SEG+0x118>)
 8001034:	f000 feb3 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800103e:	482a      	ldr	r0, [pc, #168]	; (80010e8 <update7SEG+0x118>)
 8001040:	f000 fead 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001044:	2201      	movs	r2, #1
 8001046:	f44f 7100 	mov.w	r1, #512	; 0x200
 800104a:	4827      	ldr	r0, [pc, #156]	; (80010e8 <update7SEG+0x118>)
 800104c:	f000 fea7 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001050:	2201      	movs	r2, #1
 8001052:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001056:	4824      	ldr	r0, [pc, #144]	; (80010e8 <update7SEG+0x118>)
 8001058:	f000 fea1 	bl	8001d9e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 800105c:	4b23      	ldr	r3, [pc, #140]	; (80010ec <update7SEG+0x11c>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fe25 	bl	8000cb0 <display7SEG>
		break;
 8001066:	e03a      	b.n	80010de <update7SEG+0x10e>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001068:	2201      	movs	r2, #1
 800106a:	2180      	movs	r1, #128	; 0x80
 800106c:	481e      	ldr	r0, [pc, #120]	; (80010e8 <update7SEG+0x118>)
 800106e:	f000 fe96 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001072:	2201      	movs	r2, #1
 8001074:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001078:	481b      	ldr	r0, [pc, #108]	; (80010e8 <update7SEG+0x118>)
 800107a:	f000 fe90 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001084:	4818      	ldr	r0, [pc, #96]	; (80010e8 <update7SEG+0x118>)
 8001086:	f000 fe8a 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800108a:	2201      	movs	r2, #1
 800108c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001090:	4815      	ldr	r0, [pc, #84]	; (80010e8 <update7SEG+0x118>)
 8001092:	f000 fe84 	bl	8001d9e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <update7SEG+0x11c>)
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fe08 	bl	8000cb0 <display7SEG>
		break;
 80010a0:	e01d      	b.n	80010de <update7SEG+0x10e>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2180      	movs	r1, #128	; 0x80
 80010a6:	4810      	ldr	r0, [pc, #64]	; (80010e8 <update7SEG+0x118>)
 80010a8:	f000 fe79 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80010ac:	2201      	movs	r2, #1
 80010ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010b2:	480d      	ldr	r0, [pc, #52]	; (80010e8 <update7SEG+0x118>)
 80010b4:	f000 fe73 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80010b8:	2201      	movs	r2, #1
 80010ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010be:	480a      	ldr	r0, [pc, #40]	; (80010e8 <update7SEG+0x118>)
 80010c0:	f000 fe6d 	bl	8001d9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ca:	4807      	ldr	r0, [pc, #28]	; (80010e8 <update7SEG+0x118>)
 80010cc:	f000 fe67 	bl	8001d9e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <update7SEG+0x11c>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fdeb 	bl	8000cb0 <display7SEG>
		break;
 80010da:	e000      	b.n	80010de <update7SEG+0x10e>
	default:
		break;
 80010dc:	bf00      	nop
	}
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40010800 	.word	0x40010800
 80010ec:	20000094 	.word	0x20000094

080010f0 <updateBuffer>:
void updateBuffer(int mode){
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b03      	cmp	r3, #3
 80010fc:	f200 809f 	bhi.w	800123e <updateBuffer+0x14e>
 8001100:	a201      	add	r2, pc, #4	; (adr r2, 8001108 <updateBuffer+0x18>)
 8001102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001106:	bf00      	nop
 8001108:	08001119 	.word	0x08001119
 800110c:	0800117f 	.word	0x0800117f
 8001110:	080011bf 	.word	0x080011bf
 8001114:	080011ff 	.word	0x080011ff
	switch(mode){
	case 0:
		led_buffer[0] = counter1 / 10;
 8001118:	4b4c      	ldr	r3, [pc, #304]	; (800124c <updateBuffer+0x15c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a4c      	ldr	r2, [pc, #304]	; (8001250 <updateBuffer+0x160>)
 800111e:	fb82 1203 	smull	r1, r2, r2, r3
 8001122:	1092      	asrs	r2, r2, #2
 8001124:	17db      	asrs	r3, r3, #31
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	4a4a      	ldr	r2, [pc, #296]	; (8001254 <updateBuffer+0x164>)
 800112a:	6013      	str	r3, [r2, #0]
		led_buffer[1] = counter1 % 10;
 800112c:	4b47      	ldr	r3, [pc, #284]	; (800124c <updateBuffer+0x15c>)
 800112e:	6819      	ldr	r1, [r3, #0]
 8001130:	4b47      	ldr	r3, [pc, #284]	; (8001250 <updateBuffer+0x160>)
 8001132:	fb83 2301 	smull	r2, r3, r3, r1
 8001136:	109a      	asrs	r2, r3, #2
 8001138:	17cb      	asrs	r3, r1, #31
 800113a:	1ad2      	subs	r2, r2, r3
 800113c:	4613      	mov	r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4413      	add	r3, r2
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	1aca      	subs	r2, r1, r3
 8001146:	4b43      	ldr	r3, [pc, #268]	; (8001254 <updateBuffer+0x164>)
 8001148:	605a      	str	r2, [r3, #4]
		led_buffer[2] = counter2 / 10;
 800114a:	4b43      	ldr	r3, [pc, #268]	; (8001258 <updateBuffer+0x168>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a40      	ldr	r2, [pc, #256]	; (8001250 <updateBuffer+0x160>)
 8001150:	fb82 1203 	smull	r1, r2, r2, r3
 8001154:	1092      	asrs	r2, r2, #2
 8001156:	17db      	asrs	r3, r3, #31
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	4a3e      	ldr	r2, [pc, #248]	; (8001254 <updateBuffer+0x164>)
 800115c:	6093      	str	r3, [r2, #8]
		led_buffer[3] = counter2 % 10;
 800115e:	4b3e      	ldr	r3, [pc, #248]	; (8001258 <updateBuffer+0x168>)
 8001160:	6819      	ldr	r1, [r3, #0]
 8001162:	4b3b      	ldr	r3, [pc, #236]	; (8001250 <updateBuffer+0x160>)
 8001164:	fb83 2301 	smull	r2, r3, r3, r1
 8001168:	109a      	asrs	r2, r3, #2
 800116a:	17cb      	asrs	r3, r1, #31
 800116c:	1ad2      	subs	r2, r2, r3
 800116e:	4613      	mov	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4413      	add	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	1aca      	subs	r2, r1, r3
 8001178:	4b36      	ldr	r3, [pc, #216]	; (8001254 <updateBuffer+0x164>)
 800117a:	60da      	str	r2, [r3, #12]
		break;
 800117c:	e060      	b.n	8001240 <updateBuffer+0x150>
	case 1:
		led_buffer[0] = 0;
 800117e:	4b35      	ldr	r3, [pc, #212]	; (8001254 <updateBuffer+0x164>)
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 2;
 8001184:	4b33      	ldr	r3, [pc, #204]	; (8001254 <updateBuffer+0x164>)
 8001186:	2202      	movs	r2, #2
 8001188:	605a      	str	r2, [r3, #4]
		led_buffer[2] = modify_val / 10;
 800118a:	4b34      	ldr	r3, [pc, #208]	; (800125c <updateBuffer+0x16c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a30      	ldr	r2, [pc, #192]	; (8001250 <updateBuffer+0x160>)
 8001190:	fb82 1203 	smull	r1, r2, r2, r3
 8001194:	1092      	asrs	r2, r2, #2
 8001196:	17db      	asrs	r3, r3, #31
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	4a2e      	ldr	r2, [pc, #184]	; (8001254 <updateBuffer+0x164>)
 800119c:	6093      	str	r3, [r2, #8]
		led_buffer[3] = modify_val % 10;
 800119e:	4b2f      	ldr	r3, [pc, #188]	; (800125c <updateBuffer+0x16c>)
 80011a0:	6819      	ldr	r1, [r3, #0]
 80011a2:	4b2b      	ldr	r3, [pc, #172]	; (8001250 <updateBuffer+0x160>)
 80011a4:	fb83 2301 	smull	r2, r3, r3, r1
 80011a8:	109a      	asrs	r2, r3, #2
 80011aa:	17cb      	asrs	r3, r1, #31
 80011ac:	1ad2      	subs	r2, r2, r3
 80011ae:	4613      	mov	r3, r2
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	4413      	add	r3, r2
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	1aca      	subs	r2, r1, r3
 80011b8:	4b26      	ldr	r3, [pc, #152]	; (8001254 <updateBuffer+0x164>)
 80011ba:	60da      	str	r2, [r3, #12]
		break;
 80011bc:	e040      	b.n	8001240 <updateBuffer+0x150>
	case 2:
		led_buffer[0] = 0;
 80011be:	4b25      	ldr	r3, [pc, #148]	; (8001254 <updateBuffer+0x164>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 3;
 80011c4:	4b23      	ldr	r3, [pc, #140]	; (8001254 <updateBuffer+0x164>)
 80011c6:	2203      	movs	r2, #3
 80011c8:	605a      	str	r2, [r3, #4]
		led_buffer[2] = modify_val / 10;
 80011ca:	4b24      	ldr	r3, [pc, #144]	; (800125c <updateBuffer+0x16c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a20      	ldr	r2, [pc, #128]	; (8001250 <updateBuffer+0x160>)
 80011d0:	fb82 1203 	smull	r1, r2, r2, r3
 80011d4:	1092      	asrs	r2, r2, #2
 80011d6:	17db      	asrs	r3, r3, #31
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	4a1e      	ldr	r2, [pc, #120]	; (8001254 <updateBuffer+0x164>)
 80011dc:	6093      	str	r3, [r2, #8]
		led_buffer[3] = modify_val % 10;
 80011de:	4b1f      	ldr	r3, [pc, #124]	; (800125c <updateBuffer+0x16c>)
 80011e0:	6819      	ldr	r1, [r3, #0]
 80011e2:	4b1b      	ldr	r3, [pc, #108]	; (8001250 <updateBuffer+0x160>)
 80011e4:	fb83 2301 	smull	r2, r3, r3, r1
 80011e8:	109a      	asrs	r2, r3, #2
 80011ea:	17cb      	asrs	r3, r1, #31
 80011ec:	1ad2      	subs	r2, r2, r3
 80011ee:	4613      	mov	r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	4413      	add	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	1aca      	subs	r2, r1, r3
 80011f8:	4b16      	ldr	r3, [pc, #88]	; (8001254 <updateBuffer+0x164>)
 80011fa:	60da      	str	r2, [r3, #12]
		break;
 80011fc:	e020      	b.n	8001240 <updateBuffer+0x150>
	case 3:
		led_buffer[0] = 0;
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <updateBuffer+0x164>)
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 4;
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <updateBuffer+0x164>)
 8001206:	2204      	movs	r2, #4
 8001208:	605a      	str	r2, [r3, #4]
		led_buffer[2] = modify_val / 10;
 800120a:	4b14      	ldr	r3, [pc, #80]	; (800125c <updateBuffer+0x16c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a10      	ldr	r2, [pc, #64]	; (8001250 <updateBuffer+0x160>)
 8001210:	fb82 1203 	smull	r1, r2, r2, r3
 8001214:	1092      	asrs	r2, r2, #2
 8001216:	17db      	asrs	r3, r3, #31
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	4a0e      	ldr	r2, [pc, #56]	; (8001254 <updateBuffer+0x164>)
 800121c:	6093      	str	r3, [r2, #8]
		led_buffer[3] = modify_val % 10;
 800121e:	4b0f      	ldr	r3, [pc, #60]	; (800125c <updateBuffer+0x16c>)
 8001220:	6819      	ldr	r1, [r3, #0]
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <updateBuffer+0x160>)
 8001224:	fb83 2301 	smull	r2, r3, r3, r1
 8001228:	109a      	asrs	r2, r3, #2
 800122a:	17cb      	asrs	r3, r1, #31
 800122c:	1ad2      	subs	r2, r2, r3
 800122e:	4613      	mov	r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	1aca      	subs	r2, r1, r3
 8001238:	4b06      	ldr	r3, [pc, #24]	; (8001254 <updateBuffer+0x164>)
 800123a:	60da      	str	r2, [r3, #12]
		break;
 800123c:	e000      	b.n	8001240 <updateBuffer+0x150>
	default:
		break;
 800123e:	bf00      	nop
	}
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	200000a8 	.word	0x200000a8
 8001250:	66666667 	.word	0x66666667
 8001254:	20000094 	.word	0x20000094
 8001258:	200000ac 	.word	0x200000ac
 800125c:	200000a4 	.word	0x200000a4

08001260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001264:	f000 fa9a 	bl	800179c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001268:	f000 f814 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800126c:	f000 f89a 	bl	80013a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001270:	f000 f84c 	bl	800130c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001274:	4805      	ldr	r0, [pc, #20]	; (800128c <main+0x2c>)
 8001276:	f001 f9ef 	bl	8002658 <HAL_TIM_Base_Start_IT>
  status = INIT;
 800127a:	4b05      	ldr	r3, [pc, #20]	; (8001290 <main+0x30>)
 800127c:	2201      	movs	r2, #1
 800127e:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  fsm_automatic_run();
 8001280:	f7ff f818 	bl	80002b4 <fsm_automatic_run>
	  fsm_manual_run();
 8001284:	f7ff fa0c 	bl	80006a0 <fsm_manual_run>
  {
 8001288:	e7fa      	b.n	8001280 <main+0x20>
 800128a:	bf00      	nop
 800128c:	200000b4 	.word	0x200000b4
 8001290:	200000b0 	.word	0x200000b0

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b090      	sub	sp, #64	; 0x40
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0318 	add.w	r3, r7, #24
 800129e:	2228      	movs	r2, #40	; 0x28
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f001 fd94 	bl	8002dd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012b6:	2302      	movs	r3, #2
 80012b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ba:	2301      	movs	r3, #1
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012be:	2310      	movs	r3, #16
 80012c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012c2:	2300      	movs	r3, #0
 80012c4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c6:	f107 0318 	add.w	r3, r7, #24
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fd98 	bl	8001e00 <HAL_RCC_OscConfig>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80012d6:	f000 f8e1 	bl	800149c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012da:	230f      	movs	r3, #15
 80012dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	2100      	movs	r1, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f001 f804 	bl	8002300 <HAL_RCC_ClockConfig>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80012fe:	f000 f8cd 	bl	800149c <Error_Handler>
  }
}
 8001302:	bf00      	nop
 8001304:	3740      	adds	r7, #64	; 0x40
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001312:	f107 0308 	add.w	r3, r7, #8
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001320:	463b      	mov	r3, r7
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001328:	4b1d      	ldr	r3, [pc, #116]	; (80013a0 <MX_TIM2_Init+0x94>)
 800132a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800132e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001330:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <MX_TIM2_Init+0x94>)
 8001332:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001336:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001338:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <MX_TIM2_Init+0x94>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800133e:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <MX_TIM2_Init+0x94>)
 8001340:	2209      	movs	r2, #9
 8001342:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001344:	4b16      	ldr	r3, [pc, #88]	; (80013a0 <MX_TIM2_Init+0x94>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800134a:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <MX_TIM2_Init+0x94>)
 800134c:	2200      	movs	r2, #0
 800134e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001350:	4813      	ldr	r0, [pc, #76]	; (80013a0 <MX_TIM2_Init+0x94>)
 8001352:	f001 f931 	bl	80025b8 <HAL_TIM_Base_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800135c:	f000 f89e 	bl	800149c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001364:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001366:	f107 0308 	add.w	r3, r7, #8
 800136a:	4619      	mov	r1, r3
 800136c:	480c      	ldr	r0, [pc, #48]	; (80013a0 <MX_TIM2_Init+0x94>)
 800136e:	f001 fac7 	bl	8002900 <HAL_TIM_ConfigClockSource>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001378:	f000 f890 	bl	800149c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800137c:	2300      	movs	r3, #0
 800137e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001384:	463b      	mov	r3, r7
 8001386:	4619      	mov	r1, r3
 8001388:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_TIM2_Init+0x94>)
 800138a:	f001 fc93 	bl	8002cb4 <HAL_TIMEx_MasterConfigSynchronization>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001394:	f000 f882 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	200000b4 	.word	0x200000b4

080013a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 0310 	add.w	r3, r7, #16
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b8:	4b2e      	ldr	r3, [pc, #184]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	4a2d      	ldr	r2, [pc, #180]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013be:	f043 0310 	orr.w	r3, r3, #16
 80013c2:	6193      	str	r3, [r2, #24]
 80013c4:	4b2b      	ldr	r3, [pc, #172]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	f003 0310 	and.w	r3, r3, #16
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d0:	4b28      	ldr	r3, [pc, #160]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	4a27      	ldr	r2, [pc, #156]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013d6:	f043 0304 	orr.w	r3, r3, #4
 80013da:	6193      	str	r3, [r2, #24]
 80013dc:	4b25      	ldr	r3, [pc, #148]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e8:	4b22      	ldr	r3, [pc, #136]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	4a21      	ldr	r2, [pc, #132]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013ee:	f043 0308 	orr.w	r3, r3, #8
 80013f2:	6193      	str	r3, [r2, #24]
 80013f4:	4b1f      	ldr	r3, [pc, #124]	; (8001474 <MX_GPIO_Init+0xd0>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f003 0308 	and.w	r3, r3, #8
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|AMBER1_Pin|GREEN1_Pin|RED2_Pin
 8001400:	2200      	movs	r2, #0
 8001402:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8001406:	481c      	ldr	r0, [pc, #112]	; (8001478 <MX_GPIO_Init+0xd4>)
 8001408:	f000 fcc9 	bl	8001d9e <HAL_GPIO_WritePin>
                          |AMBER2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 800140c:	2200      	movs	r2, #0
 800140e:	217f      	movs	r1, #127	; 0x7f
 8001410:	481a      	ldr	r0, [pc, #104]	; (800147c <MX_GPIO_Init+0xd8>)
 8001412:	f000 fcc4 	bl	8001d9e <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001416:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800141a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001420:	2301      	movs	r3, #1
 8001422:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	4619      	mov	r1, r3
 800142a:	4815      	ldr	r0, [pc, #84]	; (8001480 <MX_GPIO_Init+0xdc>)
 800142c:	f000 fb26 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : RED1_Pin AMBER1_Pin GREEN1_Pin RED2_Pin
                           AMBER2_Pin GREEN2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|AMBER1_Pin|GREEN1_Pin|RED2_Pin
 8001430:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001434:	613b      	str	r3, [r7, #16]
                          |AMBER2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001436:	2301      	movs	r3, #1
 8001438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143e:	2302      	movs	r3, #2
 8001440:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001442:	f107 0310 	add.w	r3, r7, #16
 8001446:	4619      	mov	r1, r3
 8001448:	480b      	ldr	r0, [pc, #44]	; (8001478 <MX_GPIO_Init+0xd4>)
 800144a:	f000 fb17 	bl	8001a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 800144e:	237f      	movs	r3, #127	; 0x7f
 8001450:	613b      	str	r3, [r7, #16]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2302      	movs	r3, #2
 800145c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145e:	f107 0310 	add.w	r3, r7, #16
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_GPIO_Init+0xd8>)
 8001466:	f000 fb09 	bl	8001a7c <HAL_GPIO_Init>

}
 800146a:	bf00      	nop
 800146c:	3720      	adds	r7, #32
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40021000 	.word	0x40021000
 8001478:	40010800 	.word	0x40010800
 800147c:	40010c00 	.word	0x40010c00
 8001480:	40011000 	.word	0x40011000

08001484 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	timerRun();
 800148c:	f000 f87c 	bl	8001588 <timerRun>
	getKeyInput();
 8001490:	f7fe fe86 	bl	80001a0 <getKeyInput>
}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a0:	b672      	cpsid	i
}
 80014a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <Error_Handler+0x8>
	...

080014a8 <setTimer0>:
int timer2_flag;
int timer2_count;
int timer3_flag;
int timer3_count;

void setTimer0(int duration){
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	timer0_count = duration / TICK;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a08      	ldr	r2, [pc, #32]	; (80014d4 <setTimer0+0x2c>)
 80014b4:	fb82 1203 	smull	r1, r2, r2, r3
 80014b8:	1092      	asrs	r2, r2, #2
 80014ba:	17db      	asrs	r3, r3, #31
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	4a06      	ldr	r2, [pc, #24]	; (80014d8 <setTimer0+0x30>)
 80014c0:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80014c2:	4b06      	ldr	r3, [pc, #24]	; (80014dc <setTimer0+0x34>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
}
 80014c8:	bf00      	nop
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	66666667 	.word	0x66666667
 80014d8:	20000118 	.word	0x20000118
 80014dc:	20000110 	.word	0x20000110

080014e0 <setTimer1>:

void setTimer1(int duration){
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	timer1_count = duration / TICK;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a08      	ldr	r2, [pc, #32]	; (800150c <setTimer1+0x2c>)
 80014ec:	fb82 1203 	smull	r1, r2, r2, r3
 80014f0:	1092      	asrs	r2, r2, #2
 80014f2:	17db      	asrs	r3, r3, #31
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	4a06      	ldr	r2, [pc, #24]	; (8001510 <setTimer1+0x30>)
 80014f8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80014fa:	4b06      	ldr	r3, [pc, #24]	; (8001514 <setTimer1+0x34>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	66666667 	.word	0x66666667
 8001510:	2000010c 	.word	0x2000010c
 8001514:	200000fc 	.word	0x200000fc

08001518 <setTimer2>:

void setTimer2(int duration){
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	timer2_count = duration / TICK;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4a08      	ldr	r2, [pc, #32]	; (8001544 <setTimer2+0x2c>)
 8001524:	fb82 1203 	smull	r1, r2, r2, r3
 8001528:	1092      	asrs	r2, r2, #2
 800152a:	17db      	asrs	r3, r3, #31
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	4a06      	ldr	r2, [pc, #24]	; (8001548 <setTimer2+0x30>)
 8001530:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001532:	4b06      	ldr	r3, [pc, #24]	; (800154c <setTimer2+0x34>)
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
}
 8001538:	bf00      	nop
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	bc80      	pop	{r7}
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	66666667 	.word	0x66666667
 8001548:	20000114 	.word	0x20000114
 800154c:	20000108 	.word	0x20000108

08001550 <setTimer3>:

void setTimer3(int duration){
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
	timer3_count = duration / TICK;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4a08      	ldr	r2, [pc, #32]	; (800157c <setTimer3+0x2c>)
 800155c:	fb82 1203 	smull	r1, r2, r2, r3
 8001560:	1092      	asrs	r2, r2, #2
 8001562:	17db      	asrs	r3, r3, #31
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	4a06      	ldr	r2, [pc, #24]	; (8001580 <setTimer3+0x30>)
 8001568:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <setTimer3+0x34>)
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	66666667 	.word	0x66666667
 8001580:	20000104 	.word	0x20000104
 8001584:	20000100 	.word	0x20000100

08001588 <timerRun>:

void timerRun(){
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
	if(timer0_count > 0){
 800158c:	4b21      	ldr	r3, [pc, #132]	; (8001614 <timerRun+0x8c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	dd0b      	ble.n	80015ac <timerRun+0x24>
		timer0_count --;
 8001594:	4b1f      	ldr	r3, [pc, #124]	; (8001614 <timerRun+0x8c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	3b01      	subs	r3, #1
 800159a:	4a1e      	ldr	r2, [pc, #120]	; (8001614 <timerRun+0x8c>)
 800159c:	6013      	str	r3, [r2, #0]
		if(timer0_count <= 0){
 800159e:	4b1d      	ldr	r3, [pc, #116]	; (8001614 <timerRun+0x8c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	dc02      	bgt.n	80015ac <timerRun+0x24>
			timer0_flag = 1;
 80015a6:	4b1c      	ldr	r3, [pc, #112]	; (8001618 <timerRun+0x90>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer1_count > 0){
 80015ac:	4b1b      	ldr	r3, [pc, #108]	; (800161c <timerRun+0x94>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	dd0b      	ble.n	80015cc <timerRun+0x44>
		timer1_count --;
 80015b4:	4b19      	ldr	r3, [pc, #100]	; (800161c <timerRun+0x94>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	3b01      	subs	r3, #1
 80015ba:	4a18      	ldr	r2, [pc, #96]	; (800161c <timerRun+0x94>)
 80015bc:	6013      	str	r3, [r2, #0]
		if(timer1_count <= 0){
 80015be:	4b17      	ldr	r3, [pc, #92]	; (800161c <timerRun+0x94>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	dc02      	bgt.n	80015cc <timerRun+0x44>
			timer1_flag = 1;
 80015c6:	4b16      	ldr	r3, [pc, #88]	; (8001620 <timerRun+0x98>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_count > 0){
 80015cc:	4b15      	ldr	r3, [pc, #84]	; (8001624 <timerRun+0x9c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	dd0b      	ble.n	80015ec <timerRun+0x64>
		timer2_count --;
 80015d4:	4b13      	ldr	r3, [pc, #76]	; (8001624 <timerRun+0x9c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	3b01      	subs	r3, #1
 80015da:	4a12      	ldr	r2, [pc, #72]	; (8001624 <timerRun+0x9c>)
 80015dc:	6013      	str	r3, [r2, #0]
		if(timer2_count <= 0){
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <timerRun+0x9c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	dc02      	bgt.n	80015ec <timerRun+0x64>
			timer2_flag = 1;
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <timerRun+0xa0>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_count > 0){
 80015ec:	4b0f      	ldr	r3, [pc, #60]	; (800162c <timerRun+0xa4>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	dd0b      	ble.n	800160c <timerRun+0x84>
		timer3_count --;
 80015f4:	4b0d      	ldr	r3, [pc, #52]	; (800162c <timerRun+0xa4>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	3b01      	subs	r3, #1
 80015fa:	4a0c      	ldr	r2, [pc, #48]	; (800162c <timerRun+0xa4>)
 80015fc:	6013      	str	r3, [r2, #0]
		if(timer3_count <= 0){
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <timerRun+0xa4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	dc02      	bgt.n	800160c <timerRun+0x84>
			timer3_flag = 1;
 8001606:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <timerRun+0xa8>)
 8001608:	2201      	movs	r2, #1
 800160a:	601a      	str	r2, [r3, #0]
		}
	}
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr
 8001614:	20000118 	.word	0x20000118
 8001618:	20000110 	.word	0x20000110
 800161c:	2000010c 	.word	0x2000010c
 8001620:	200000fc 	.word	0x200000fc
 8001624:	20000114 	.word	0x20000114
 8001628:	20000108 	.word	0x20000108
 800162c:	20000104 	.word	0x20000104
 8001630:	20000100 	.word	0x20000100

08001634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800163a:	4b15      	ldr	r3, [pc, #84]	; (8001690 <HAL_MspInit+0x5c>)
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	4a14      	ldr	r2, [pc, #80]	; (8001690 <HAL_MspInit+0x5c>)
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	6193      	str	r3, [r2, #24]
 8001646:	4b12      	ldr	r3, [pc, #72]	; (8001690 <HAL_MspInit+0x5c>)
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	60bb      	str	r3, [r7, #8]
 8001650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <HAL_MspInit+0x5c>)
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	4a0e      	ldr	r2, [pc, #56]	; (8001690 <HAL_MspInit+0x5c>)
 8001658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800165c:	61d3      	str	r3, [r2, #28]
 800165e:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <HAL_MspInit+0x5c>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800166a:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <HAL_MspInit+0x60>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	4a04      	ldr	r2, [pc, #16]	; (8001694 <HAL_MspInit+0x60>)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001686:	bf00      	nop
 8001688:	3714      	adds	r7, #20
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr
 8001690:	40021000 	.word	0x40021000
 8001694:	40010000 	.word	0x40010000

08001698 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016a8:	d113      	bne.n	80016d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016aa:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <HAL_TIM_Base_MspInit+0x44>)
 80016ac:	69db      	ldr	r3, [r3, #28]
 80016ae:	4a0b      	ldr	r2, [pc, #44]	; (80016dc <HAL_TIM_Base_MspInit+0x44>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	61d3      	str	r3, [r2, #28]
 80016b6:	4b09      	ldr	r3, [pc, #36]	; (80016dc <HAL_TIM_Base_MspInit+0x44>)
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2100      	movs	r1, #0
 80016c6:	201c      	movs	r0, #28
 80016c8:	f000 f9a1 	bl	8001a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016cc:	201c      	movs	r0, #28
 80016ce:	f000 f9ba 	bl	8001a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016d2:	bf00      	nop
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40021000 	.word	0x40021000

080016e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016e4:	e7fe      	b.n	80016e4 <NMI_Handler+0x4>

080016e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e6:	b480      	push	{r7}
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ea:	e7fe      	b.n	80016ea <HardFault_Handler+0x4>

080016ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <MemManage_Handler+0x4>

080016f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f6:	e7fe      	b.n	80016f6 <BusFault_Handler+0x4>

080016f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016fc:	e7fe      	b.n	80016fc <UsageFault_Handler+0x4>

080016fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	bc80      	pop	{r7}
 8001708:	4770      	bx	lr

0800170a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800170a:	b480      	push	{r7}
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr

08001716 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001716:	b480      	push	{r7}
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	bc80      	pop	{r7}
 8001720:	4770      	bx	lr

08001722 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001726:	f000 f87f 	bl	8001828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001734:	4802      	ldr	r0, [pc, #8]	; (8001740 <TIM2_IRQHandler+0x10>)
 8001736:	f000 ffdb 	bl	80026f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	200000b4 	.word	0x200000b4

08001744 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr

08001750 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001750:	f7ff fff8 	bl	8001744 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001754:	480b      	ldr	r0, [pc, #44]	; (8001784 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001756:	490c      	ldr	r1, [pc, #48]	; (8001788 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001758:	4a0c      	ldr	r2, [pc, #48]	; (800178c <LoopFillZerobss+0x16>)
  movs r3, #0
 800175a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800175c:	e002      	b.n	8001764 <LoopCopyDataInit>

0800175e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800175e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001762:	3304      	adds	r3, #4

08001764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001768:	d3f9      	bcc.n	800175e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800176a:	4a09      	ldr	r2, [pc, #36]	; (8001790 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800176c:	4c09      	ldr	r4, [pc, #36]	; (8001794 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800176e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001770:	e001      	b.n	8001776 <LoopFillZerobss>

08001772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001774:	3204      	adds	r2, #4

08001776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001778:	d3fb      	bcc.n	8001772 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800177a:	f001 fb05 	bl	8002d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800177e:	f7ff fd6f 	bl	8001260 <main>
  bx lr
 8001782:	4770      	bx	lr
  ldr r0, =_sdata
 8001784:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001788:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800178c:	08002e24 	.word	0x08002e24
  ldr r2, =_sbss
 8001790:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001794:	20000120 	.word	0x20000120

08001798 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001798:	e7fe      	b.n	8001798 <ADC1_2_IRQHandler>
	...

0800179c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <HAL_Init+0x28>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a07      	ldr	r2, [pc, #28]	; (80017c4 <HAL_Init+0x28>)
 80017a6:	f043 0310 	orr.w	r3, r3, #16
 80017aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ac:	2003      	movs	r0, #3
 80017ae:	f000 f923 	bl	80019f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017b2:	200f      	movs	r0, #15
 80017b4:	f000 f808 	bl	80017c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b8:	f7ff ff3c 	bl	8001634 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40022000 	.word	0x40022000

080017c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017d0:	4b12      	ldr	r3, [pc, #72]	; (800181c <HAL_InitTick+0x54>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b12      	ldr	r3, [pc, #72]	; (8001820 <HAL_InitTick+0x58>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	4619      	mov	r1, r3
 80017da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017de:	fbb3 f3f1 	udiv	r3, r3, r1
 80017e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 f93b 	bl	8001a62 <HAL_SYSTICK_Config>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e00e      	b.n	8001814 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b0f      	cmp	r3, #15
 80017fa:	d80a      	bhi.n	8001812 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017fc:	2200      	movs	r2, #0
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	f04f 30ff 	mov.w	r0, #4294967295
 8001804:	f000 f903 	bl	8001a0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001808:	4a06      	ldr	r2, [pc, #24]	; (8001824 <HAL_InitTick+0x5c>)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
 8001810:	e000      	b.n	8001814 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
}
 8001814:	4618      	mov	r0, r3
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	2000005c 	.word	0x2000005c
 8001820:	20000064 	.word	0x20000064
 8001824:	20000060 	.word	0x20000060

08001828 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800182c:	4b05      	ldr	r3, [pc, #20]	; (8001844 <HAL_IncTick+0x1c>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <HAL_IncTick+0x20>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4413      	add	r3, r2
 8001838:	4a03      	ldr	r2, [pc, #12]	; (8001848 <HAL_IncTick+0x20>)
 800183a:	6013      	str	r3, [r2, #0]
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr
 8001844:	20000064 	.word	0x20000064
 8001848:	2000011c 	.word	0x2000011c

0800184c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return uwTick;
 8001850:	4b02      	ldr	r3, [pc, #8]	; (800185c <HAL_GetTick+0x10>)
 8001852:	681b      	ldr	r3, [r3, #0]
}
 8001854:	4618      	mov	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	2000011c 	.word	0x2000011c

08001860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001870:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001876:	68ba      	ldr	r2, [r7, #8]
 8001878:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800187c:	4013      	ands	r3, r2
 800187e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001888:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800188c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001892:	4a04      	ldr	r2, [pc, #16]	; (80018a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	60d3      	str	r3, [r2, #12]
}
 8001898:	bf00      	nop
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018ac:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <__NVIC_GetPriorityGrouping+0x18>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	0a1b      	lsrs	r3, r3, #8
 80018b2:	f003 0307 	and.w	r3, r3, #7
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	db0b      	blt.n	80018ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	f003 021f 	and.w	r2, r3, #31
 80018dc:	4906      	ldr	r1, [pc, #24]	; (80018f8 <__NVIC_EnableIRQ+0x34>)
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	095b      	lsrs	r3, r3, #5
 80018e4:	2001      	movs	r0, #1
 80018e6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr
 80018f8:	e000e100 	.word	0xe000e100

080018fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	6039      	str	r1, [r7, #0]
 8001906:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190c:	2b00      	cmp	r3, #0
 800190e:	db0a      	blt.n	8001926 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	b2da      	uxtb	r2, r3
 8001914:	490c      	ldr	r1, [pc, #48]	; (8001948 <__NVIC_SetPriority+0x4c>)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	0112      	lsls	r2, r2, #4
 800191c:	b2d2      	uxtb	r2, r2
 800191e:	440b      	add	r3, r1
 8001920:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001924:	e00a      	b.n	800193c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	b2da      	uxtb	r2, r3
 800192a:	4908      	ldr	r1, [pc, #32]	; (800194c <__NVIC_SetPriority+0x50>)
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	f003 030f 	and.w	r3, r3, #15
 8001932:	3b04      	subs	r3, #4
 8001934:	0112      	lsls	r2, r2, #4
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	440b      	add	r3, r1
 800193a:	761a      	strb	r2, [r3, #24]
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000e100 	.word	0xe000e100
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001950:	b480      	push	{r7}
 8001952:	b089      	sub	sp, #36	; 0x24
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	f1c3 0307 	rsb	r3, r3, #7
 800196a:	2b04      	cmp	r3, #4
 800196c:	bf28      	it	cs
 800196e:	2304      	movcs	r3, #4
 8001970:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3304      	adds	r3, #4
 8001976:	2b06      	cmp	r3, #6
 8001978:	d902      	bls.n	8001980 <NVIC_EncodePriority+0x30>
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	3b03      	subs	r3, #3
 800197e:	e000      	b.n	8001982 <NVIC_EncodePriority+0x32>
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001984:	f04f 32ff 	mov.w	r2, #4294967295
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	43da      	mvns	r2, r3
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	401a      	ands	r2, r3
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001998:	f04f 31ff 	mov.w	r1, #4294967295
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	fa01 f303 	lsl.w	r3, r1, r3
 80019a2:	43d9      	mvns	r1, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a8:	4313      	orrs	r3, r2
         );
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3724      	adds	r7, #36	; 0x24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr

080019b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	3b01      	subs	r3, #1
 80019c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019c4:	d301      	bcc.n	80019ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019c6:	2301      	movs	r3, #1
 80019c8:	e00f      	b.n	80019ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ca:	4a0a      	ldr	r2, [pc, #40]	; (80019f4 <SysTick_Config+0x40>)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019d2:	210f      	movs	r1, #15
 80019d4:	f04f 30ff 	mov.w	r0, #4294967295
 80019d8:	f7ff ff90 	bl	80018fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019dc:	4b05      	ldr	r3, [pc, #20]	; (80019f4 <SysTick_Config+0x40>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019e2:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <SysTick_Config+0x40>)
 80019e4:	2207      	movs	r2, #7
 80019e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	e000e010 	.word	0xe000e010

080019f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	f7ff ff2d 	bl	8001860 <__NVIC_SetPriorityGrouping>
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b086      	sub	sp, #24
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	4603      	mov	r3, r0
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	607a      	str	r2, [r7, #4]
 8001a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a20:	f7ff ff42 	bl	80018a8 <__NVIC_GetPriorityGrouping>
 8001a24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	68b9      	ldr	r1, [r7, #8]
 8001a2a:	6978      	ldr	r0, [r7, #20]
 8001a2c:	f7ff ff90 	bl	8001950 <NVIC_EncodePriority>
 8001a30:	4602      	mov	r2, r0
 8001a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a36:	4611      	mov	r1, r2
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff5f 	bl	80018fc <__NVIC_SetPriority>
}
 8001a3e:	bf00      	nop
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff ff35 	bl	80018c4 <__NVIC_EnableIRQ>
}
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ffa2 	bl	80019b4 <SysTick_Config>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
	...

08001a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b08b      	sub	sp, #44	; 0x2c
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a86:	2300      	movs	r3, #0
 8001a88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a8e:	e148      	b.n	8001d22 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a90:	2201      	movs	r2, #1
 8001a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	69fa      	ldr	r2, [r7, #28]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	f040 8137 	bne.w	8001d1c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	4aa3      	ldr	r2, [pc, #652]	; (8001d40 <HAL_GPIO_Init+0x2c4>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d05e      	beq.n	8001b76 <HAL_GPIO_Init+0xfa>
 8001ab8:	4aa1      	ldr	r2, [pc, #644]	; (8001d40 <HAL_GPIO_Init+0x2c4>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d875      	bhi.n	8001baa <HAL_GPIO_Init+0x12e>
 8001abe:	4aa1      	ldr	r2, [pc, #644]	; (8001d44 <HAL_GPIO_Init+0x2c8>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d058      	beq.n	8001b76 <HAL_GPIO_Init+0xfa>
 8001ac4:	4a9f      	ldr	r2, [pc, #636]	; (8001d44 <HAL_GPIO_Init+0x2c8>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d86f      	bhi.n	8001baa <HAL_GPIO_Init+0x12e>
 8001aca:	4a9f      	ldr	r2, [pc, #636]	; (8001d48 <HAL_GPIO_Init+0x2cc>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d052      	beq.n	8001b76 <HAL_GPIO_Init+0xfa>
 8001ad0:	4a9d      	ldr	r2, [pc, #628]	; (8001d48 <HAL_GPIO_Init+0x2cc>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d869      	bhi.n	8001baa <HAL_GPIO_Init+0x12e>
 8001ad6:	4a9d      	ldr	r2, [pc, #628]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d04c      	beq.n	8001b76 <HAL_GPIO_Init+0xfa>
 8001adc:	4a9b      	ldr	r2, [pc, #620]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d863      	bhi.n	8001baa <HAL_GPIO_Init+0x12e>
 8001ae2:	4a9b      	ldr	r2, [pc, #620]	; (8001d50 <HAL_GPIO_Init+0x2d4>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d046      	beq.n	8001b76 <HAL_GPIO_Init+0xfa>
 8001ae8:	4a99      	ldr	r2, [pc, #612]	; (8001d50 <HAL_GPIO_Init+0x2d4>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d85d      	bhi.n	8001baa <HAL_GPIO_Init+0x12e>
 8001aee:	2b12      	cmp	r3, #18
 8001af0:	d82a      	bhi.n	8001b48 <HAL_GPIO_Init+0xcc>
 8001af2:	2b12      	cmp	r3, #18
 8001af4:	d859      	bhi.n	8001baa <HAL_GPIO_Init+0x12e>
 8001af6:	a201      	add	r2, pc, #4	; (adr r2, 8001afc <HAL_GPIO_Init+0x80>)
 8001af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001afc:	08001b77 	.word	0x08001b77
 8001b00:	08001b51 	.word	0x08001b51
 8001b04:	08001b63 	.word	0x08001b63
 8001b08:	08001ba5 	.word	0x08001ba5
 8001b0c:	08001bab 	.word	0x08001bab
 8001b10:	08001bab 	.word	0x08001bab
 8001b14:	08001bab 	.word	0x08001bab
 8001b18:	08001bab 	.word	0x08001bab
 8001b1c:	08001bab 	.word	0x08001bab
 8001b20:	08001bab 	.word	0x08001bab
 8001b24:	08001bab 	.word	0x08001bab
 8001b28:	08001bab 	.word	0x08001bab
 8001b2c:	08001bab 	.word	0x08001bab
 8001b30:	08001bab 	.word	0x08001bab
 8001b34:	08001bab 	.word	0x08001bab
 8001b38:	08001bab 	.word	0x08001bab
 8001b3c:	08001bab 	.word	0x08001bab
 8001b40:	08001b59 	.word	0x08001b59
 8001b44:	08001b6d 	.word	0x08001b6d
 8001b48:	4a82      	ldr	r2, [pc, #520]	; (8001d54 <HAL_GPIO_Init+0x2d8>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b4e:	e02c      	b.n	8001baa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	623b      	str	r3, [r7, #32]
          break;
 8001b56:	e029      	b.n	8001bac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	623b      	str	r3, [r7, #32]
          break;
 8001b60:	e024      	b.n	8001bac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	3308      	adds	r3, #8
 8001b68:	623b      	str	r3, [r7, #32]
          break;
 8001b6a:	e01f      	b.n	8001bac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	330c      	adds	r3, #12
 8001b72:	623b      	str	r3, [r7, #32]
          break;
 8001b74:	e01a      	b.n	8001bac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d102      	bne.n	8001b84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b7e:	2304      	movs	r3, #4
 8001b80:	623b      	str	r3, [r7, #32]
          break;
 8001b82:	e013      	b.n	8001bac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d105      	bne.n	8001b98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b8c:	2308      	movs	r3, #8
 8001b8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69fa      	ldr	r2, [r7, #28]
 8001b94:	611a      	str	r2, [r3, #16]
          break;
 8001b96:	e009      	b.n	8001bac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b98:	2308      	movs	r3, #8
 8001b9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	69fa      	ldr	r2, [r7, #28]
 8001ba0:	615a      	str	r2, [r3, #20]
          break;
 8001ba2:	e003      	b.n	8001bac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	623b      	str	r3, [r7, #32]
          break;
 8001ba8:	e000      	b.n	8001bac <HAL_GPIO_Init+0x130>
          break;
 8001baa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bac:	69bb      	ldr	r3, [r7, #24]
 8001bae:	2bff      	cmp	r3, #255	; 0xff
 8001bb0:	d801      	bhi.n	8001bb6 <HAL_GPIO_Init+0x13a>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	e001      	b.n	8001bba <HAL_GPIO_Init+0x13e>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	3304      	adds	r3, #4
 8001bba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	2bff      	cmp	r3, #255	; 0xff
 8001bc0:	d802      	bhi.n	8001bc8 <HAL_GPIO_Init+0x14c>
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	e002      	b.n	8001bce <HAL_GPIO_Init+0x152>
 8001bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bca:	3b08      	subs	r3, #8
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	210f      	movs	r1, #15
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	401a      	ands	r2, r3
 8001be0:	6a39      	ldr	r1, [r7, #32]
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	fa01 f303 	lsl.w	r3, r1, r3
 8001be8:	431a      	orrs	r2, r3
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f000 8090 	beq.w	8001d1c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bfc:	4b56      	ldr	r3, [pc, #344]	; (8001d58 <HAL_GPIO_Init+0x2dc>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	4a55      	ldr	r2, [pc, #340]	; (8001d58 <HAL_GPIO_Init+0x2dc>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6193      	str	r3, [r2, #24]
 8001c08:	4b53      	ldr	r3, [pc, #332]	; (8001d58 <HAL_GPIO_Init+0x2dc>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c14:	4a51      	ldr	r2, [pc, #324]	; (8001d5c <HAL_GPIO_Init+0x2e0>)
 8001c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c18:	089b      	lsrs	r3, r3, #2
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c24:	f003 0303 	and.w	r3, r3, #3
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	220f      	movs	r2, #15
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	4013      	ands	r3, r2
 8001c36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a49      	ldr	r2, [pc, #292]	; (8001d60 <HAL_GPIO_Init+0x2e4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d00d      	beq.n	8001c5c <HAL_GPIO_Init+0x1e0>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a48      	ldr	r2, [pc, #288]	; (8001d64 <HAL_GPIO_Init+0x2e8>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d007      	beq.n	8001c58 <HAL_GPIO_Init+0x1dc>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a47      	ldr	r2, [pc, #284]	; (8001d68 <HAL_GPIO_Init+0x2ec>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d101      	bne.n	8001c54 <HAL_GPIO_Init+0x1d8>
 8001c50:	2302      	movs	r3, #2
 8001c52:	e004      	b.n	8001c5e <HAL_GPIO_Init+0x1e2>
 8001c54:	2303      	movs	r3, #3
 8001c56:	e002      	b.n	8001c5e <HAL_GPIO_Init+0x1e2>
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e000      	b.n	8001c5e <HAL_GPIO_Init+0x1e2>
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c60:	f002 0203 	and.w	r2, r2, #3
 8001c64:	0092      	lsls	r2, r2, #2
 8001c66:	4093      	lsls	r3, r2
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c6e:	493b      	ldr	r1, [pc, #236]	; (8001d5c <HAL_GPIO_Init+0x2e0>)
 8001c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c72:	089b      	lsrs	r3, r3, #2
 8001c74:	3302      	adds	r3, #2
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d006      	beq.n	8001c96 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c88:	4b38      	ldr	r3, [pc, #224]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001c8a:	689a      	ldr	r2, [r3, #8]
 8001c8c:	4937      	ldr	r1, [pc, #220]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	608b      	str	r3, [r1, #8]
 8001c94:	e006      	b.n	8001ca4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c96:	4b35      	ldr	r3, [pc, #212]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	4933      	ldr	r1, [pc, #204]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d006      	beq.n	8001cbe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cb0:	4b2e      	ldr	r3, [pc, #184]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001cb2:	68da      	ldr	r2, [r3, #12]
 8001cb4:	492d      	ldr	r1, [pc, #180]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	60cb      	str	r3, [r1, #12]
 8001cbc:	e006      	b.n	8001ccc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cbe:	4b2b      	ldr	r3, [pc, #172]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001cc0:	68da      	ldr	r2, [r3, #12]
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	4929      	ldr	r1, [pc, #164]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001cc8:	4013      	ands	r3, r2
 8001cca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d006      	beq.n	8001ce6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cd8:	4b24      	ldr	r3, [pc, #144]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001cda:	685a      	ldr	r2, [r3, #4]
 8001cdc:	4923      	ldr	r1, [pc, #140]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	604b      	str	r3, [r1, #4]
 8001ce4:	e006      	b.n	8001cf4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ce6:	4b21      	ldr	r3, [pc, #132]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	43db      	mvns	r3, r3
 8001cee:	491f      	ldr	r1, [pc, #124]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d006      	beq.n	8001d0e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d00:	4b1a      	ldr	r3, [pc, #104]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4919      	ldr	r1, [pc, #100]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	600b      	str	r3, [r1, #0]
 8001d0c:	e006      	b.n	8001d1c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d0e:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	43db      	mvns	r3, r3
 8001d16:	4915      	ldr	r1, [pc, #84]	; (8001d6c <HAL_GPIO_Init+0x2f0>)
 8001d18:	4013      	ands	r3, r2
 8001d1a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1e:	3301      	adds	r3, #1
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d28:	fa22 f303 	lsr.w	r3, r2, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	f47f aeaf 	bne.w	8001a90 <HAL_GPIO_Init+0x14>
  }
}
 8001d32:	bf00      	nop
 8001d34:	bf00      	nop
 8001d36:	372c      	adds	r7, #44	; 0x2c
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	10320000 	.word	0x10320000
 8001d44:	10310000 	.word	0x10310000
 8001d48:	10220000 	.word	0x10220000
 8001d4c:	10210000 	.word	0x10210000
 8001d50:	10120000 	.word	0x10120000
 8001d54:	10110000 	.word	0x10110000
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40010000 	.word	0x40010000
 8001d60:	40010800 	.word	0x40010800
 8001d64:	40010c00 	.word	0x40010c00
 8001d68:	40011000 	.word	0x40011000
 8001d6c:	40010400 	.word	0x40010400

08001d70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	460b      	mov	r3, r1
 8001d7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	887b      	ldrh	r3, [r7, #2]
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	73fb      	strb	r3, [r7, #15]
 8001d8c:	e001      	b.n	8001d92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr

08001d9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b083      	sub	sp, #12
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
 8001da6:	460b      	mov	r3, r1
 8001da8:	807b      	strh	r3, [r7, #2]
 8001daa:	4613      	mov	r3, r2
 8001dac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dae:	787b      	ldrb	r3, [r7, #1]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d003      	beq.n	8001dbc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001db4:	887a      	ldrh	r2, [r7, #2]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dba:	e003      	b.n	8001dc4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dbc:	887b      	ldrh	r3, [r7, #2]
 8001dbe:	041a      	lsls	r2, r3, #16
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	611a      	str	r2, [r3, #16]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr

08001dce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b085      	sub	sp, #20
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001de0:	887a      	ldrh	r2, [r7, #2]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4013      	ands	r3, r2
 8001de6:	041a      	lsls	r2, r3, #16
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	43d9      	mvns	r1, r3
 8001dec:	887b      	ldrh	r3, [r7, #2]
 8001dee:	400b      	ands	r3, r1
 8001df0:	431a      	orrs	r2, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	611a      	str	r2, [r3, #16]
}
 8001df6:	bf00      	nop
 8001df8:	3714      	adds	r7, #20
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr

08001e00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e26c      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 8087 	beq.w	8001f2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e20:	4b92      	ldr	r3, [pc, #584]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 030c 	and.w	r3, r3, #12
 8001e28:	2b04      	cmp	r3, #4
 8001e2a:	d00c      	beq.n	8001e46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e2c:	4b8f      	ldr	r3, [pc, #572]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f003 030c 	and.w	r3, r3, #12
 8001e34:	2b08      	cmp	r3, #8
 8001e36:	d112      	bne.n	8001e5e <HAL_RCC_OscConfig+0x5e>
 8001e38:	4b8c      	ldr	r3, [pc, #560]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e44:	d10b      	bne.n	8001e5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e46:	4b89      	ldr	r3, [pc, #548]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d06c      	beq.n	8001f2c <HAL_RCC_OscConfig+0x12c>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d168      	bne.n	8001f2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e246      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e66:	d106      	bne.n	8001e76 <HAL_RCC_OscConfig+0x76>
 8001e68:	4b80      	ldr	r3, [pc, #512]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a7f      	ldr	r2, [pc, #508]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e72:	6013      	str	r3, [r2, #0]
 8001e74:	e02e      	b.n	8001ed4 <HAL_RCC_OscConfig+0xd4>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d10c      	bne.n	8001e98 <HAL_RCC_OscConfig+0x98>
 8001e7e:	4b7b      	ldr	r3, [pc, #492]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a7a      	ldr	r2, [pc, #488]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	4b78      	ldr	r3, [pc, #480]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a77      	ldr	r2, [pc, #476]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001e90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	e01d      	b.n	8001ed4 <HAL_RCC_OscConfig+0xd4>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ea0:	d10c      	bne.n	8001ebc <HAL_RCC_OscConfig+0xbc>
 8001ea2:	4b72      	ldr	r3, [pc, #456]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a71      	ldr	r2, [pc, #452]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	4b6f      	ldr	r3, [pc, #444]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a6e      	ldr	r2, [pc, #440]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	e00b      	b.n	8001ed4 <HAL_RCC_OscConfig+0xd4>
 8001ebc:	4b6b      	ldr	r3, [pc, #428]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a6a      	ldr	r2, [pc, #424]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	4b68      	ldr	r3, [pc, #416]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a67      	ldr	r2, [pc, #412]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001ece:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ed2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d013      	beq.n	8001f04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001edc:	f7ff fcb6 	bl	800184c <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee4:	f7ff fcb2 	bl	800184c <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b64      	cmp	r3, #100	; 0x64
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e1fa      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef6:	4b5d      	ldr	r3, [pc, #372]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d0f0      	beq.n	8001ee4 <HAL_RCC_OscConfig+0xe4>
 8001f02:	e014      	b.n	8001f2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f04:	f7ff fca2 	bl	800184c <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f0c:	f7ff fc9e 	bl	800184c <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b64      	cmp	r3, #100	; 0x64
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e1e6      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f1e:	4b53      	ldr	r3, [pc, #332]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f0      	bne.n	8001f0c <HAL_RCC_OscConfig+0x10c>
 8001f2a:	e000      	b.n	8001f2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d063      	beq.n	8002002 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f3a:	4b4c      	ldr	r3, [pc, #304]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f003 030c 	and.w	r3, r3, #12
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d00b      	beq.n	8001f5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f46:	4b49      	ldr	r3, [pc, #292]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f003 030c 	and.w	r3, r3, #12
 8001f4e:	2b08      	cmp	r3, #8
 8001f50:	d11c      	bne.n	8001f8c <HAL_RCC_OscConfig+0x18c>
 8001f52:	4b46      	ldr	r3, [pc, #280]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d116      	bne.n	8001f8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f5e:	4b43      	ldr	r3, [pc, #268]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d005      	beq.n	8001f76 <HAL_RCC_OscConfig+0x176>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d001      	beq.n	8001f76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e1ba      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f76:	4b3d      	ldr	r3, [pc, #244]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	4939      	ldr	r1, [pc, #228]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f8a:	e03a      	b.n	8002002 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	691b      	ldr	r3, [r3, #16]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d020      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f94:	4b36      	ldr	r3, [pc, #216]	; (8002070 <HAL_RCC_OscConfig+0x270>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9a:	f7ff fc57 	bl	800184c <HAL_GetTick>
 8001f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fa2:	f7ff fc53 	bl	800184c <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e19b      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb4:	4b2d      	ldr	r3, [pc, #180]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0302 	and.w	r3, r3, #2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0f0      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc0:	4b2a      	ldr	r3, [pc, #168]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4927      	ldr	r1, [pc, #156]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	600b      	str	r3, [r1, #0]
 8001fd4:	e015      	b.n	8002002 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fd6:	4b26      	ldr	r3, [pc, #152]	; (8002070 <HAL_RCC_OscConfig+0x270>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fdc:	f7ff fc36 	bl	800184c <HAL_GetTick>
 8001fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe4:	f7ff fc32 	bl	800184c <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e17a      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1f0      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0308 	and.w	r3, r3, #8
 800200a:	2b00      	cmp	r3, #0
 800200c:	d03a      	beq.n	8002084 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d019      	beq.n	800204a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002016:	4b17      	ldr	r3, [pc, #92]	; (8002074 <HAL_RCC_OscConfig+0x274>)
 8002018:	2201      	movs	r2, #1
 800201a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800201c:	f7ff fc16 	bl	800184c <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002022:	e008      	b.n	8002036 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002024:	f7ff fc12 	bl	800184c <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	2b02      	cmp	r3, #2
 8002030:	d901      	bls.n	8002036 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e15a      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002036:	4b0d      	ldr	r3, [pc, #52]	; (800206c <HAL_RCC_OscConfig+0x26c>)
 8002038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d0f0      	beq.n	8002024 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002042:	2001      	movs	r0, #1
 8002044:	f000 fa9a 	bl	800257c <RCC_Delay>
 8002048:	e01c      	b.n	8002084 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <HAL_RCC_OscConfig+0x274>)
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002050:	f7ff fbfc 	bl	800184c <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002056:	e00f      	b.n	8002078 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002058:	f7ff fbf8 	bl	800184c <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d908      	bls.n	8002078 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e140      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
 800206a:	bf00      	nop
 800206c:	40021000 	.word	0x40021000
 8002070:	42420000 	.word	0x42420000
 8002074:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002078:	4b9e      	ldr	r3, [pc, #632]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800207a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1e9      	bne.n	8002058 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 80a6 	beq.w	80021de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002092:	2300      	movs	r3, #0
 8002094:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002096:	4b97      	ldr	r3, [pc, #604]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10d      	bne.n	80020be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	4b94      	ldr	r3, [pc, #592]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	4a93      	ldr	r2, [pc, #588]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80020a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ac:	61d3      	str	r3, [r2, #28]
 80020ae:	4b91      	ldr	r3, [pc, #580]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ba:	2301      	movs	r3, #1
 80020bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020be:	4b8e      	ldr	r3, [pc, #568]	; (80022f8 <HAL_RCC_OscConfig+0x4f8>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d118      	bne.n	80020fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ca:	4b8b      	ldr	r3, [pc, #556]	; (80022f8 <HAL_RCC_OscConfig+0x4f8>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a8a      	ldr	r2, [pc, #552]	; (80022f8 <HAL_RCC_OscConfig+0x4f8>)
 80020d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020d6:	f7ff fbb9 	bl	800184c <HAL_GetTick>
 80020da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020dc:	e008      	b.n	80020f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020de:	f7ff fbb5 	bl	800184c <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	2b64      	cmp	r3, #100	; 0x64
 80020ea:	d901      	bls.n	80020f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e0fd      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f0:	4b81      	ldr	r3, [pc, #516]	; (80022f8 <HAL_RCC_OscConfig+0x4f8>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d0f0      	beq.n	80020de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d106      	bne.n	8002112 <HAL_RCC_OscConfig+0x312>
 8002104:	4b7b      	ldr	r3, [pc, #492]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	4a7a      	ldr	r2, [pc, #488]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	6213      	str	r3, [r2, #32]
 8002110:	e02d      	b.n	800216e <HAL_RCC_OscConfig+0x36e>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d10c      	bne.n	8002134 <HAL_RCC_OscConfig+0x334>
 800211a:	4b76      	ldr	r3, [pc, #472]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	4a75      	ldr	r2, [pc, #468]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002120:	f023 0301 	bic.w	r3, r3, #1
 8002124:	6213      	str	r3, [r2, #32]
 8002126:	4b73      	ldr	r3, [pc, #460]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	4a72      	ldr	r2, [pc, #456]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800212c:	f023 0304 	bic.w	r3, r3, #4
 8002130:	6213      	str	r3, [r2, #32]
 8002132:	e01c      	b.n	800216e <HAL_RCC_OscConfig+0x36e>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	2b05      	cmp	r3, #5
 800213a:	d10c      	bne.n	8002156 <HAL_RCC_OscConfig+0x356>
 800213c:	4b6d      	ldr	r3, [pc, #436]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800213e:	6a1b      	ldr	r3, [r3, #32]
 8002140:	4a6c      	ldr	r2, [pc, #432]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002142:	f043 0304 	orr.w	r3, r3, #4
 8002146:	6213      	str	r3, [r2, #32]
 8002148:	4b6a      	ldr	r3, [pc, #424]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4a69      	ldr	r2, [pc, #420]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6213      	str	r3, [r2, #32]
 8002154:	e00b      	b.n	800216e <HAL_RCC_OscConfig+0x36e>
 8002156:	4b67      	ldr	r3, [pc, #412]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002158:	6a1b      	ldr	r3, [r3, #32]
 800215a:	4a66      	ldr	r2, [pc, #408]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800215c:	f023 0301 	bic.w	r3, r3, #1
 8002160:	6213      	str	r3, [r2, #32]
 8002162:	4b64      	ldr	r3, [pc, #400]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	4a63      	ldr	r2, [pc, #396]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002168:	f023 0304 	bic.w	r3, r3, #4
 800216c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d015      	beq.n	80021a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002176:	f7ff fb69 	bl	800184c <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800217c:	e00a      	b.n	8002194 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800217e:	f7ff fb65 	bl	800184c <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	f241 3288 	movw	r2, #5000	; 0x1388
 800218c:	4293      	cmp	r3, r2
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e0ab      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002194:	4b57      	ldr	r3, [pc, #348]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0ee      	beq.n	800217e <HAL_RCC_OscConfig+0x37e>
 80021a0:	e014      	b.n	80021cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021a2:	f7ff fb53 	bl	800184c <HAL_GetTick>
 80021a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a8:	e00a      	b.n	80021c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021aa:	f7ff fb4f 	bl	800184c <HAL_GetTick>
 80021ae:	4602      	mov	r2, r0
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e095      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c0:	4b4c      	ldr	r3, [pc, #304]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1ee      	bne.n	80021aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021cc:	7dfb      	ldrb	r3, [r7, #23]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d105      	bne.n	80021de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021d2:	4b48      	ldr	r3, [pc, #288]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	4a47      	ldr	r2, [pc, #284]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80021d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 8081 	beq.w	80022ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021e8:	4b42      	ldr	r3, [pc, #264]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f003 030c 	and.w	r3, r3, #12
 80021f0:	2b08      	cmp	r3, #8
 80021f2:	d061      	beq.n	80022b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	69db      	ldr	r3, [r3, #28]
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d146      	bne.n	800228a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fc:	4b3f      	ldr	r3, [pc, #252]	; (80022fc <HAL_RCC_OscConfig+0x4fc>)
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002202:	f7ff fb23 	bl	800184c <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220a:	f7ff fb1f 	bl	800184c <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e067      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800221c:	4b35      	ldr	r3, [pc, #212]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1f0      	bne.n	800220a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002230:	d108      	bne.n	8002244 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002232:	4b30      	ldr	r3, [pc, #192]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	492d      	ldr	r1, [pc, #180]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002240:	4313      	orrs	r3, r2
 8002242:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002244:	4b2b      	ldr	r3, [pc, #172]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a19      	ldr	r1, [r3, #32]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002254:	430b      	orrs	r3, r1
 8002256:	4927      	ldr	r1, [pc, #156]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 8002258:	4313      	orrs	r3, r2
 800225a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800225c:	4b27      	ldr	r3, [pc, #156]	; (80022fc <HAL_RCC_OscConfig+0x4fc>)
 800225e:	2201      	movs	r2, #1
 8002260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002262:	f7ff faf3 	bl	800184c <HAL_GetTick>
 8002266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002268:	e008      	b.n	800227c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800226a:	f7ff faef 	bl	800184c <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d901      	bls.n	800227c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e037      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800227c:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0f0      	beq.n	800226a <HAL_RCC_OscConfig+0x46a>
 8002288:	e02f      	b.n	80022ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800228a:	4b1c      	ldr	r3, [pc, #112]	; (80022fc <HAL_RCC_OscConfig+0x4fc>)
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002290:	f7ff fadc 	bl	800184c <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002298:	f7ff fad8 	bl	800184c <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e020      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022aa:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f0      	bne.n	8002298 <HAL_RCC_OscConfig+0x498>
 80022b6:	e018      	b.n	80022ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69db      	ldr	r3, [r3, #28]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d101      	bne.n	80022c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e013      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022c4:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <HAL_RCC_OscConfig+0x4f4>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a1b      	ldr	r3, [r3, #32]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d001      	beq.n	80022ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e000      	b.n	80022ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40007000 	.word	0x40007000
 80022fc:	42420060 	.word	0x42420060

08002300 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d101      	bne.n	8002314 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e0d0      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002314:	4b6a      	ldr	r3, [pc, #424]	; (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	429a      	cmp	r2, r3
 8002320:	d910      	bls.n	8002344 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002322:	4b67      	ldr	r3, [pc, #412]	; (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f023 0207 	bic.w	r2, r3, #7
 800232a:	4965      	ldr	r1, [pc, #404]	; (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	4313      	orrs	r3, r2
 8002330:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002332:	4b63      	ldr	r3, [pc, #396]	; (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0307 	and.w	r3, r3, #7
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	429a      	cmp	r2, r3
 800233e:	d001      	beq.n	8002344 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e0b8      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d020      	beq.n	8002392 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800235c:	4b59      	ldr	r3, [pc, #356]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	4a58      	ldr	r2, [pc, #352]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002366:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002374:	4b53      	ldr	r3, [pc, #332]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	4a52      	ldr	r2, [pc, #328]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800237e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002380:	4b50      	ldr	r3, [pc, #320]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	494d      	ldr	r1, [pc, #308]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800238e:	4313      	orrs	r3, r2
 8002390:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d040      	beq.n	8002420 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d107      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a6:	4b47      	ldr	r3, [pc, #284]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d115      	bne.n	80023de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e07f      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d107      	bne.n	80023ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023be:	4b41      	ldr	r3, [pc, #260]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d109      	bne.n	80023de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e073      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ce:	4b3d      	ldr	r3, [pc, #244]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e06b      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023de:	4b39      	ldr	r3, [pc, #228]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f023 0203 	bic.w	r2, r3, #3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	4936      	ldr	r1, [pc, #216]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023f0:	f7ff fa2c 	bl	800184c <HAL_GetTick>
 80023f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f6:	e00a      	b.n	800240e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f8:	f7ff fa28 	bl	800184c <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	f241 3288 	movw	r2, #5000	; 0x1388
 8002406:	4293      	cmp	r3, r2
 8002408:	d901      	bls.n	800240e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e053      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240e:	4b2d      	ldr	r3, [pc, #180]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 020c 	and.w	r2, r3, #12
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	429a      	cmp	r2, r3
 800241e:	d1eb      	bne.n	80023f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002420:	4b27      	ldr	r3, [pc, #156]	; (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	683a      	ldr	r2, [r7, #0]
 800242a:	429a      	cmp	r2, r3
 800242c:	d210      	bcs.n	8002450 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800242e:	4b24      	ldr	r3, [pc, #144]	; (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f023 0207 	bic.w	r2, r3, #7
 8002436:	4922      	ldr	r1, [pc, #136]	; (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	4313      	orrs	r3, r2
 800243c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800243e:	4b20      	ldr	r3, [pc, #128]	; (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d001      	beq.n	8002450 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e032      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	2b00      	cmp	r3, #0
 800245a:	d008      	beq.n	800246e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800245c:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4916      	ldr	r1, [pc, #88]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800246a:	4313      	orrs	r3, r2
 800246c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0308 	and.w	r3, r3, #8
 8002476:	2b00      	cmp	r3, #0
 8002478:	d009      	beq.n	800248e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800247a:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	490e      	ldr	r1, [pc, #56]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800248a:	4313      	orrs	r3, r2
 800248c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800248e:	f000 f821 	bl	80024d4 <HAL_RCC_GetSysClockFreq>
 8002492:	4602      	mov	r2, r0
 8002494:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	091b      	lsrs	r3, r3, #4
 800249a:	f003 030f 	and.w	r3, r3, #15
 800249e:	490a      	ldr	r1, [pc, #40]	; (80024c8 <HAL_RCC_ClockConfig+0x1c8>)
 80024a0:	5ccb      	ldrb	r3, [r1, r3]
 80024a2:	fa22 f303 	lsr.w	r3, r2, r3
 80024a6:	4a09      	ldr	r2, [pc, #36]	; (80024cc <HAL_RCC_ClockConfig+0x1cc>)
 80024a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024aa:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <HAL_RCC_ClockConfig+0x1d0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff f98a 	bl	80017c8 <HAL_InitTick>

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40022000 	.word	0x40022000
 80024c4:	40021000 	.word	0x40021000
 80024c8:	08002df8 	.word	0x08002df8
 80024cc:	2000005c 	.word	0x2000005c
 80024d0:	20000060 	.word	0x20000060

080024d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b087      	sub	sp, #28
 80024d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	2300      	movs	r3, #0
 80024e0:	60bb      	str	r3, [r7, #8]
 80024e2:	2300      	movs	r3, #0
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	2300      	movs	r3, #0
 80024e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024ee:	4b1e      	ldr	r3, [pc, #120]	; (8002568 <HAL_RCC_GetSysClockFreq+0x94>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f003 030c 	and.w	r3, r3, #12
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	d002      	beq.n	8002504 <HAL_RCC_GetSysClockFreq+0x30>
 80024fe:	2b08      	cmp	r3, #8
 8002500:	d003      	beq.n	800250a <HAL_RCC_GetSysClockFreq+0x36>
 8002502:	e027      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002504:	4b19      	ldr	r3, [pc, #100]	; (800256c <HAL_RCC_GetSysClockFreq+0x98>)
 8002506:	613b      	str	r3, [r7, #16]
      break;
 8002508:	e027      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	0c9b      	lsrs	r3, r3, #18
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	4a17      	ldr	r2, [pc, #92]	; (8002570 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002514:	5cd3      	ldrb	r3, [r2, r3]
 8002516:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d010      	beq.n	8002544 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002522:	4b11      	ldr	r3, [pc, #68]	; (8002568 <HAL_RCC_GetSysClockFreq+0x94>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	0c5b      	lsrs	r3, r3, #17
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	4a11      	ldr	r2, [pc, #68]	; (8002574 <HAL_RCC_GetSysClockFreq+0xa0>)
 800252e:	5cd3      	ldrb	r3, [r2, r3]
 8002530:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a0d      	ldr	r2, [pc, #52]	; (800256c <HAL_RCC_GetSysClockFreq+0x98>)
 8002536:	fb02 f203 	mul.w	r2, r2, r3
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002540:	617b      	str	r3, [r7, #20]
 8002542:	e004      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a0c      	ldr	r2, [pc, #48]	; (8002578 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002548:	fb02 f303 	mul.w	r3, r2, r3
 800254c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	613b      	str	r3, [r7, #16]
      break;
 8002552:	e002      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002554:	4b05      	ldr	r3, [pc, #20]	; (800256c <HAL_RCC_GetSysClockFreq+0x98>)
 8002556:	613b      	str	r3, [r7, #16]
      break;
 8002558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800255a:	693b      	ldr	r3, [r7, #16]
}
 800255c:	4618      	mov	r0, r3
 800255e:	371c      	adds	r7, #28
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40021000 	.word	0x40021000
 800256c:	007a1200 	.word	0x007a1200
 8002570:	08002e08 	.word	0x08002e08
 8002574:	08002e18 	.word	0x08002e18
 8002578:	003d0900 	.word	0x003d0900

0800257c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002584:	4b0a      	ldr	r3, [pc, #40]	; (80025b0 <RCC_Delay+0x34>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a0a      	ldr	r2, [pc, #40]	; (80025b4 <RCC_Delay+0x38>)
 800258a:	fba2 2303 	umull	r2, r3, r2, r3
 800258e:	0a5b      	lsrs	r3, r3, #9
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	fb02 f303 	mul.w	r3, r2, r3
 8002596:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002598:	bf00      	nop
  }
  while (Delay --);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	1e5a      	subs	r2, r3, #1
 800259e:	60fa      	str	r2, [r7, #12]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d1f9      	bne.n	8002598 <RCC_Delay+0x1c>
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr
 80025b0:	2000005c 	.word	0x2000005c
 80025b4:	10624dd3 	.word	0x10624dd3

080025b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e041      	b.n	800264e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d106      	bne.n	80025e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7ff f85a 	bl	8001698 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2202      	movs	r2, #2
 80025e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3304      	adds	r3, #4
 80025f4:	4619      	mov	r1, r3
 80025f6:	4610      	mov	r0, r2
 80025f8:	f000 fa6e 	bl	8002ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
	...

08002658 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b01      	cmp	r3, #1
 800266a:	d001      	beq.n	8002670 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e035      	b.n	80026dc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2202      	movs	r2, #2
 8002674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0201 	orr.w	r2, r2, #1
 8002686:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a16      	ldr	r2, [pc, #88]	; (80026e8 <HAL_TIM_Base_Start_IT+0x90>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d009      	beq.n	80026a6 <HAL_TIM_Base_Start_IT+0x4e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800269a:	d004      	beq.n	80026a6 <HAL_TIM_Base_Start_IT+0x4e>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a12      	ldr	r2, [pc, #72]	; (80026ec <HAL_TIM_Base_Start_IT+0x94>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d111      	bne.n	80026ca <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2b06      	cmp	r3, #6
 80026b6:	d010      	beq.n	80026da <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0201 	orr.w	r2, r2, #1
 80026c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026c8:	e007      	b.n	80026da <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f042 0201 	orr.w	r2, r2, #1
 80026d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	40012c00 	.word	0x40012c00
 80026ec:	40000400 	.word	0x40000400

080026f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	2b02      	cmp	r3, #2
 8002704:	d122      	bne.n	800274c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b02      	cmp	r3, #2
 8002712:	d11b      	bne.n	800274c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f06f 0202 	mvn.w	r2, #2
 800271c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	f003 0303 	and.w	r3, r3, #3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d003      	beq.n	800273a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f9b4 	bl	8002aa0 <HAL_TIM_IC_CaptureCallback>
 8002738:	e005      	b.n	8002746 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 f9a7 	bl	8002a8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 f9b6 	bl	8002ab2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	f003 0304 	and.w	r3, r3, #4
 8002756:	2b04      	cmp	r3, #4
 8002758:	d122      	bne.n	80027a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	f003 0304 	and.w	r3, r3, #4
 8002764:	2b04      	cmp	r3, #4
 8002766:	d11b      	bne.n	80027a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f06f 0204 	mvn.w	r2, #4
 8002770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2202      	movs	r2, #2
 8002776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002782:	2b00      	cmp	r3, #0
 8002784:	d003      	beq.n	800278e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f000 f98a 	bl	8002aa0 <HAL_TIM_IC_CaptureCallback>
 800278c:	e005      	b.n	800279a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 f97d 	bl	8002a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f000 f98c 	bl	8002ab2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d122      	bne.n	80027f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	f003 0308 	and.w	r3, r3, #8
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d11b      	bne.n	80027f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f06f 0208 	mvn.w	r2, #8
 80027c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2204      	movs	r2, #4
 80027ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	f003 0303 	and.w	r3, r3, #3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 f960 	bl	8002aa0 <HAL_TIM_IC_CaptureCallback>
 80027e0:	e005      	b.n	80027ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f953 	bl	8002a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f000 f962 	bl	8002ab2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	f003 0310 	and.w	r3, r3, #16
 80027fe:	2b10      	cmp	r3, #16
 8002800:	d122      	bne.n	8002848 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	f003 0310 	and.w	r3, r3, #16
 800280c:	2b10      	cmp	r3, #16
 800280e:	d11b      	bne.n	8002848 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f06f 0210 	mvn.w	r2, #16
 8002818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2208      	movs	r2, #8
 800281e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800282a:	2b00      	cmp	r3, #0
 800282c:	d003      	beq.n	8002836 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 f936 	bl	8002aa0 <HAL_TIM_IC_CaptureCallback>
 8002834:	e005      	b.n	8002842 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 f929 	bl	8002a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f000 f938 	bl	8002ab2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b01      	cmp	r3, #1
 8002854:	d10e      	bne.n	8002874 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	2b01      	cmp	r3, #1
 8002862:	d107      	bne.n	8002874 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f06f 0201 	mvn.w	r2, #1
 800286c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f7fe fe08 	bl	8001484 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800287e:	2b80      	cmp	r3, #128	; 0x80
 8002880:	d10e      	bne.n	80028a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800288c:	2b80      	cmp	r3, #128	; 0x80
 800288e:	d107      	bne.n	80028a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 fa6b 	bl	8002d76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028aa:	2b40      	cmp	r3, #64	; 0x40
 80028ac:	d10e      	bne.n	80028cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b8:	2b40      	cmp	r3, #64	; 0x40
 80028ba:	d107      	bne.n	80028cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 f8fc 	bl	8002ac4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	f003 0320 	and.w	r3, r3, #32
 80028d6:	2b20      	cmp	r3, #32
 80028d8:	d10e      	bne.n	80028f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f003 0320 	and.w	r3, r3, #32
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	d107      	bne.n	80028f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0220 	mvn.w	r2, #32
 80028f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 fa36 	bl	8002d64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028f8:	bf00      	nop
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002914:	2b01      	cmp	r3, #1
 8002916:	d101      	bne.n	800291c <HAL_TIM_ConfigClockSource+0x1c>
 8002918:	2302      	movs	r3, #2
 800291a:	e0b4      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x186>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2202      	movs	r2, #2
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800293a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002942:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002954:	d03e      	beq.n	80029d4 <HAL_TIM_ConfigClockSource+0xd4>
 8002956:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800295a:	f200 8087 	bhi.w	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
 800295e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002962:	f000 8086 	beq.w	8002a72 <HAL_TIM_ConfigClockSource+0x172>
 8002966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800296a:	d87f      	bhi.n	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
 800296c:	2b70      	cmp	r3, #112	; 0x70
 800296e:	d01a      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0xa6>
 8002970:	2b70      	cmp	r3, #112	; 0x70
 8002972:	d87b      	bhi.n	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
 8002974:	2b60      	cmp	r3, #96	; 0x60
 8002976:	d050      	beq.n	8002a1a <HAL_TIM_ConfigClockSource+0x11a>
 8002978:	2b60      	cmp	r3, #96	; 0x60
 800297a:	d877      	bhi.n	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
 800297c:	2b50      	cmp	r3, #80	; 0x50
 800297e:	d03c      	beq.n	80029fa <HAL_TIM_ConfigClockSource+0xfa>
 8002980:	2b50      	cmp	r3, #80	; 0x50
 8002982:	d873      	bhi.n	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
 8002984:	2b40      	cmp	r3, #64	; 0x40
 8002986:	d058      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x13a>
 8002988:	2b40      	cmp	r3, #64	; 0x40
 800298a:	d86f      	bhi.n	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
 800298c:	2b30      	cmp	r3, #48	; 0x30
 800298e:	d064      	beq.n	8002a5a <HAL_TIM_ConfigClockSource+0x15a>
 8002990:	2b30      	cmp	r3, #48	; 0x30
 8002992:	d86b      	bhi.n	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
 8002994:	2b20      	cmp	r3, #32
 8002996:	d060      	beq.n	8002a5a <HAL_TIM_ConfigClockSource+0x15a>
 8002998:	2b20      	cmp	r3, #32
 800299a:	d867      	bhi.n	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
 800299c:	2b00      	cmp	r3, #0
 800299e:	d05c      	beq.n	8002a5a <HAL_TIM_ConfigClockSource+0x15a>
 80029a0:	2b10      	cmp	r3, #16
 80029a2:	d05a      	beq.n	8002a5a <HAL_TIM_ConfigClockSource+0x15a>
 80029a4:	e062      	b.n	8002a6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6818      	ldr	r0, [r3, #0]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	6899      	ldr	r1, [r3, #8]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	f000 f95e 	bl	8002c76 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	609a      	str	r2, [r3, #8]
      break;
 80029d2:	e04f      	b.n	8002a74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6818      	ldr	r0, [r3, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	6899      	ldr	r1, [r3, #8]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	f000 f947 	bl	8002c76 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029f6:	609a      	str	r2, [r3, #8]
      break;
 80029f8:	e03c      	b.n	8002a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6818      	ldr	r0, [r3, #0]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	6859      	ldr	r1, [r3, #4]
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	461a      	mov	r2, r3
 8002a08:	f000 f8be 	bl	8002b88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2150      	movs	r1, #80	; 0x50
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 f915 	bl	8002c42 <TIM_ITRx_SetConfig>
      break;
 8002a18:	e02c      	b.n	8002a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6818      	ldr	r0, [r3, #0]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	6859      	ldr	r1, [r3, #4]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	461a      	mov	r2, r3
 8002a28:	f000 f8dc 	bl	8002be4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2160      	movs	r1, #96	; 0x60
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 f905 	bl	8002c42 <TIM_ITRx_SetConfig>
      break;
 8002a38:	e01c      	b.n	8002a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6818      	ldr	r0, [r3, #0]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	6859      	ldr	r1, [r3, #4]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	461a      	mov	r2, r3
 8002a48:	f000 f89e 	bl	8002b88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2140      	movs	r1, #64	; 0x40
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 f8f5 	bl	8002c42 <TIM_ITRx_SetConfig>
      break;
 8002a58:	e00c      	b.n	8002a74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4619      	mov	r1, r3
 8002a64:	4610      	mov	r0, r2
 8002a66:	f000 f8ec 	bl	8002c42 <TIM_ITRx_SetConfig>
      break;
 8002a6a:	e003      	b.n	8002a74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a70:	e000      	b.n	8002a74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr

08002ab2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b083      	sub	sp, #12
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bc80      	pop	{r7}
 8002ad4:	4770      	bx	lr
	...

08002ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a25      	ldr	r2, [pc, #148]	; (8002b80 <TIM_Base_SetConfig+0xa8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d007      	beq.n	8002b00 <TIM_Base_SetConfig+0x28>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af6:	d003      	beq.n	8002b00 <TIM_Base_SetConfig+0x28>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a22      	ldr	r2, [pc, #136]	; (8002b84 <TIM_Base_SetConfig+0xac>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d108      	bne.n	8002b12 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a1a      	ldr	r2, [pc, #104]	; (8002b80 <TIM_Base_SetConfig+0xa8>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d007      	beq.n	8002b2a <TIM_Base_SetConfig+0x52>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b20:	d003      	beq.n	8002b2a <TIM_Base_SetConfig+0x52>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a17      	ldr	r2, [pc, #92]	; (8002b84 <TIM_Base_SetConfig+0xac>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d108      	bne.n	8002b3c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68fa      	ldr	r2, [r7, #12]
 8002b4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a07      	ldr	r2, [pc, #28]	; (8002b80 <TIM_Base_SetConfig+0xa8>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d103      	bne.n	8002b70 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	615a      	str	r2, [r3, #20]
}
 8002b76:	bf00      	nop
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bc80      	pop	{r7}
 8002b7e:	4770      	bx	lr
 8002b80:	40012c00 	.word	0x40012c00
 8002b84:	40000400 	.word	0x40000400

08002b88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b087      	sub	sp, #28
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6a1b      	ldr	r3, [r3, #32]
 8002b98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	f023 0201 	bic.w	r2, r3, #1
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	f023 030a 	bic.w	r3, r3, #10
 8002bc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	621a      	str	r2, [r3, #32]
}
 8002bda:	bf00      	nop
 8002bdc:	371c      	adds	r7, #28
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr

08002be4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b087      	sub	sp, #28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	f023 0210 	bic.w	r2, r3, #16
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	031b      	lsls	r3, r3, #12
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c20:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	621a      	str	r2, [r3, #32]
}
 8002c38:	bf00      	nop
 8002c3a:	371c      	adds	r7, #28
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bc80      	pop	{r7}
 8002c40:	4770      	bx	lr

08002c42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b085      	sub	sp, #20
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
 8002c4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f043 0307 	orr.w	r3, r3, #7
 8002c64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	609a      	str	r2, [r3, #8]
}
 8002c6c:	bf00      	nop
 8002c6e:	3714      	adds	r7, #20
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr

08002c76 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c76:	b480      	push	{r7}
 8002c78:	b087      	sub	sp, #28
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	60f8      	str	r0, [r7, #12]
 8002c7e:	60b9      	str	r1, [r7, #8]
 8002c80:	607a      	str	r2, [r7, #4]
 8002c82:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c90:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	021a      	lsls	r2, r3, #8
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	609a      	str	r2, [r3, #8]
}
 8002caa:	bf00      	nop
 8002cac:	371c      	adds	r7, #28
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d101      	bne.n	8002ccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002cc8:	2302      	movs	r3, #2
 8002cca:	e041      	b.n	8002d50 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a14      	ldr	r2, [pc, #80]	; (8002d5c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d009      	beq.n	8002d24 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d18:	d004      	beq.n	8002d24 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a10      	ldr	r2, [pc, #64]	; (8002d60 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d10c      	bne.n	8002d3e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d2a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	68ba      	ldr	r2, [r7, #8]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68ba      	ldr	r2, [r7, #8]
 8002d3c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	40012c00 	.word	0x40012c00
 8002d60:	40000400 	.word	0x40000400

08002d64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr

08002d76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr

08002d88 <__libc_init_array>:
 8002d88:	b570      	push	{r4, r5, r6, lr}
 8002d8a:	2600      	movs	r6, #0
 8002d8c:	4d0c      	ldr	r5, [pc, #48]	; (8002dc0 <__libc_init_array+0x38>)
 8002d8e:	4c0d      	ldr	r4, [pc, #52]	; (8002dc4 <__libc_init_array+0x3c>)
 8002d90:	1b64      	subs	r4, r4, r5
 8002d92:	10a4      	asrs	r4, r4, #2
 8002d94:	42a6      	cmp	r6, r4
 8002d96:	d109      	bne.n	8002dac <__libc_init_array+0x24>
 8002d98:	f000 f822 	bl	8002de0 <_init>
 8002d9c:	2600      	movs	r6, #0
 8002d9e:	4d0a      	ldr	r5, [pc, #40]	; (8002dc8 <__libc_init_array+0x40>)
 8002da0:	4c0a      	ldr	r4, [pc, #40]	; (8002dcc <__libc_init_array+0x44>)
 8002da2:	1b64      	subs	r4, r4, r5
 8002da4:	10a4      	asrs	r4, r4, #2
 8002da6:	42a6      	cmp	r6, r4
 8002da8:	d105      	bne.n	8002db6 <__libc_init_array+0x2e>
 8002daa:	bd70      	pop	{r4, r5, r6, pc}
 8002dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002db0:	4798      	blx	r3
 8002db2:	3601      	adds	r6, #1
 8002db4:	e7ee      	b.n	8002d94 <__libc_init_array+0xc>
 8002db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dba:	4798      	blx	r3
 8002dbc:	3601      	adds	r6, #1
 8002dbe:	e7f2      	b.n	8002da6 <__libc_init_array+0x1e>
 8002dc0:	08002e1c 	.word	0x08002e1c
 8002dc4:	08002e1c 	.word	0x08002e1c
 8002dc8:	08002e1c 	.word	0x08002e1c
 8002dcc:	08002e20 	.word	0x08002e20

08002dd0 <memset>:
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	4402      	add	r2, r0
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d100      	bne.n	8002dda <memset+0xa>
 8002dd8:	4770      	bx	lr
 8002dda:	f803 1b01 	strb.w	r1, [r3], #1
 8002dde:	e7f9      	b.n	8002dd4 <memset+0x4>

08002de0 <_init>:
 8002de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002de2:	bf00      	nop
 8002de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002de6:	bc08      	pop	{r3}
 8002de8:	469e      	mov	lr, r3
 8002dea:	4770      	bx	lr

08002dec <_fini>:
 8002dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dee:	bf00      	nop
 8002df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002df2:	bc08      	pop	{r3}
 8002df4:	469e      	mov	lr, r3
 8002df6:	4770      	bx	lr
