5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd func2.vcd -o func2.cdd -v func2.v
3 0 $root $root NA 0 0 1
3 0 main main func2.v 1 32 1
2 1 4 110011 2 1 c 0 0 b
2 2 4 110011 2 47 c 1 0 invert.a
2 3 4 90013 2 3a 10000c 0 2 invert
2 4 4 50005 0 1 400 0 0 a
2 5 4 50013 2 36 f00e 3 4
1 b 3 30005 1 0 0 0 1 1 102
1 a 4 30005 1 0 0 0 1 1 1002
4 5 5 5
3 1 main.$u0 main.$u0 func2.v 0 16 1
3 2 main.invert main.invert func2.v 18 23 1
2 6 20 4 2 3d 131802 0 0 1 2 2 $u1
1 invert 18 850009 1 0 0 0 1 1 1002
1 a 19 800006 1 0 0 0 1 1 102
4 6 0 0
3 1 main.invert.$u1 main.invert.$u1 func2.v 0 22 1
2 7 21 140014 2 1 80c 0 0 a
2 8 21 140014 2 47 80c 7 0 buffer.c
2 9 21 c0016 2 3a 10080c 0 8 buffer
2 10 21 b000b 2 1b 2080c 9 0 1 2 1102
2 11 21 20007 0 1 c00 0 0 invert
2 12 21 20016 2 37 1180e 10 11
4 12 0 0
3 2 main.buffer main.buffer func2.v 25 30 1
2 13 27 4 2 3d 131802 0 0 1 2 2 $u2
1 buffer 25 850009 1 0 0 0 1 1 102
1 c 26 800006 1 0 0 0 1 1 102
4 13 0 0
3 1 main.buffer.$u2 main.buffer.$u2 func2.v 0 29 1
2 14 28 b000b 2 1 80c 0 0 c
2 15 28 20007 0 1 c00 0 0 buffer
2 16 28 2000b 2 37 1180e 14 15
4 16 0 0
