{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525424478613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525424478620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 11:01:18 2018 " "Processing started: Fri May 04 11:01:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525424478620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424478620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424478620 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1525424479557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/instruction_rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/instruction_rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_rom_block-SYN " "Found design unit 1: instruction_rom_block-SYN" {  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/instruction_ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424504871 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_ROM_Block " "Found entity 1: instruction_ROM_Block" {  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/instruction_ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424504871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424504871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/data_rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/data_rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_rom_block-SYN " "Found design unit 1: data_rom_block-SYN" {  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/data_ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424504882 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ROM_Block " "Found entity 1: data_ROM_Block" {  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/data_ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424504882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424504882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.qxp 1 1 " "Found 1 design units, including 1 entities, in source file register_file.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.qxp" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/register_file.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424505051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424505051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.qxp" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/mux2x32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424505185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424505185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x16.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "mux2x16.qxp" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/mux2x16.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424505427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424505427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.qxp" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/mux2x5.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424506310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424506310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.qxp 1 1 " "Found 1 design units, including 1 entities, in source file ir.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.qxp" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/IR.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424507319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424507319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.qxp 1 1 " "Found 1 design units, including 1 entities, in source file extend.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.qxp" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/extend.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424507501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424507501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file decoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.qxp" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/decoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.qxp 1 1 " "Found 1 design units, including 1 entities, in source file alu.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.qxp" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/ALU.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/rgb_led96.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/rgb_led96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack " "Found design unit 1: pack" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/rgb_led96.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack-body " "Found design unit 2: pack-body" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/rgb_led96.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rgb_led96-arch " "Found design unit 3: rgb_led96-arch" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/rgb_led96.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508766 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_led96 " "Found entity 1: rgb_led96" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/rgb_led96.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/instruction_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/instruction_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InsTRUctIOn_rOM-id_S_10643F3b_2FC543EB_e " "Found design unit 1: InsTRUctIOn_rOM-id_S_10643F3b_2FC543EB_e" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508770 ""} { "Info" "ISGN_ENTITY_NAME" "1 iNStrUctiOn_RoM " "Found entity 1: iNStrUctiOn_RoM" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/data_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/data_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_roM-id_S_10643F3b_2fc543EB_e " "Found design unit 1: DATA_roM-id_S_10643F3b_2fc543EB_e" {  } { { "../vhdl/data_ROM.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/data_ROM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508773 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATa_rOM " "Found entity 1: DATa_rOM" {  } { { "../vhdl/data_ROM.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/data_ROM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pipeline_reg_mw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pipeline_reg_mw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_MW-synth " "Found design unit 1: pipeline_reg_MW-synth" {  } { { "../vhdl/pipeline_reg_MW.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/pipeline_reg_MW.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508784 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_MW " "Found entity 1: pipeline_reg_MW" {  } { { "../vhdl/pipeline_reg_MW.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/pipeline_reg_MW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pipeline_reg_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pipeline_reg_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_FD-synth " "Found design unit 1: pipeline_reg_FD-synth" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/pipeline_reg_FD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508793 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_FD " "Found entity 1: pipeline_reg_FD" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/pipeline_reg_FD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pipeline_reg_em.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pipeline_reg_em.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_EM-synth " "Found design unit 1: pipeline_reg_EM-synth" {  } { { "../vhdl/pipeline_reg_EM.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/pipeline_reg_EM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508798 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_EM " "Found entity 1: pipeline_reg_EM" {  } { { "../vhdl/pipeline_reg_EM.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/pipeline_reg_EM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pipeline_reg_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pipeline_reg_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_DE-synth " "Found design unit 1: pipeline_reg_DE-synth" {  } { { "../vhdl/pipeline_reg_DE.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/pipeline_reg_DE.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508807 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_DE " "Found entity 1: pipeline_reg_DE" {  } { { "../vhdl/pipeline_reg_DE.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/pipeline_reg_DE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508822 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508833 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508841 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508854 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/documents/epfl/ba4/archsoc/archsoclab01/lab07/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-ID_s_10643F3B_2fc543eB_E " "Found design unit 1: RAM-ID_s_10643F3B_2fc543eB_E" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508864 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525424508864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424508864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525424509046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509105 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_read " "Pin \"D_read\" is missing source" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -104 1240 1416 -88 "D_read" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1525424509109 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_write " "Pin \"D_write\" is missing source" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -88 1240 1416 -72 "D_write" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1525424509110 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_addr\[15..0\] " "Pin \"D_addr\[15..0\]\" is missing source" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 0 1240 1443 16 "D_addr\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1525424509110 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_wrdata\[31..0\] " "Pin \"D_wrdata\[31..0\]\" is missing source" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 360 1232 1451 376 "D_wrdata\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1525424509110 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "I_addr\[15..0\] " "Pin \"I_addr\[15..0\]\" is missing source" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 16 1240 1443 32 "I_addr\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1525424509110 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk IR inst " "Port \"clk\" of type IR and instance \"inst\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -64 184 296 32 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1525424509110 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk pipeline_reg_MW inst2 " "Port \"clk\" of type pipeline_reg_MW and instance \"inst2\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -96 -104 128 48 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1525424509111 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk pipeline_reg_FD inst3 " "Port \"clk\" of type pipeline_reg_FD and instance \"inst3\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 216 -192 64 328 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1525424509111 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk pipeline_reg_EM inst4 " "Port \"clk\" of type pipeline_reg_EM and instance \"inst4\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 328 128 360 472 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1525424509111 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk pipeline_reg_DE inst5 " "Port \"clk\" of type pipeline_reg_DE and instance \"inst5\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 376 424 680 680 "inst5" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1525424509111 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk PC inst6 " "Port \"clk\" of type PC and instance \"inst6\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -208 720 944 0 "inst6" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1525424509111 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk IR IR_0 " "Port \"clk\" of type IR and instance \"IR_0\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1525424509111 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk register_file register_file_0 " "Port \"clk\" of type register_file and instance \"register_file_0\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1525424509112 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "reset_n " "Pin \"reset_n\" not connected" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -168 -112 56 -152 "reset_n" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1525424509112 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -184 -112 56 -168 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1525424509112 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D_rddata " "Pin \"D_rddata\" not connected" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 144 -240 -24 160 "D_rddata\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1525424509112 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I_rddata " "Pin \"I_rddata\" not connected" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 160 -240 -24 176 "I_rddata\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1525424509112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:inst " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -64 184 296 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:inst\|extend:inst1 " "Elaborating entity \"extend\" for hierarchy \"CPU:inst\|extend:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 48 176 360 128 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_MW CPU:inst\|pipeline_reg_MW:inst2 " "Elaborating entity \"pipeline_reg_MW\" for hierarchy \"CPU:inst\|pipeline_reg_MW:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -96 -104 128 48 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_FD CPU:inst\|pipeline_reg_FD:inst3 " "Elaborating entity \"pipeline_reg_FD\" for hierarchy \"CPU:inst\|pipeline_reg_FD:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 216 -192 64 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_EM CPU:inst\|pipeline_reg_EM:inst4 " "Elaborating entity \"pipeline_reg_EM\" for hierarchy \"CPU:inst\|pipeline_reg_EM:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 328 128 360 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_DE CPU:inst\|pipeline_reg_DE:inst5 " "Elaborating entity \"pipeline_reg_DE\" for hierarchy \"CPU:inst\|pipeline_reg_DE:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { 376 424 680 680 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:inst6 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -208 720 944 0 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509373 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_addr PC.vhd(31) " "VHDL Process Statement warning at PC.vhd(31): inferring latch(es) for signal or variable \"s_addr\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525424509386 "|GECKO|CPU:inst|PC:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_next_addr PC.vhd(47) " "VHDL Process Statement warning at PC.vhd(47): signal \"s_next_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525424509387 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[0\] PC.vhd(31) " "Inferred latch for \"s_addr\[0\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509390 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[1\] PC.vhd(31) " "Inferred latch for \"s_addr\[1\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509390 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[2\] PC.vhd(31) " "Inferred latch for \"s_addr\[2\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509390 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[3\] PC.vhd(31) " "Inferred latch for \"s_addr\[3\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509391 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[4\] PC.vhd(31) " "Inferred latch for \"s_addr\[4\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509391 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[5\] PC.vhd(31) " "Inferred latch for \"s_addr\[5\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509391 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[6\] PC.vhd(31) " "Inferred latch for \"s_addr\[6\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509392 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[7\] PC.vhd(31) " "Inferred latch for \"s_addr\[7\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509392 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[8\] PC.vhd(31) " "Inferred latch for \"s_addr\[8\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509393 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[9\] PC.vhd(31) " "Inferred latch for \"s_addr\[9\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509393 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[10\] PC.vhd(31) " "Inferred latch for \"s_addr\[10\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509394 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[11\] PC.vhd(31) " "Inferred latch for \"s_addr\[11\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509394 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[12\] PC.vhd(31) " "Inferred latch for \"s_addr\[12\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509394 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[13\] PC.vhd(31) " "Inferred latch for \"s_addr\[13\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509395 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[14\] PC.vhd(31) " "Inferred latch for \"s_addr\[14\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509395 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addr\[15\] PC.vhd(31) " "Inferred latch for \"s_addr\[15\]\" at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509395 "|GECKO|CPU:inst|PC:inst6"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[15\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[15\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509396 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "PC.vhd(31) " "Constant driver at PC.vhd(31)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 31 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[14\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[14\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[13\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[13\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[12\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[12\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[11\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[11\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[10\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[10\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[9\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[9\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[8\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[8\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[7\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[7\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[6\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[6\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[5\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[5\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[4\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[4\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[3\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[3\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[2\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[2\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[1\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[1\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_addr\[0\] PC.vhd(52) " "Can't resolve multiple constant drivers for net \"s_addr\[0\]\" at PC.vhd(52)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/vhdl/PC.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509401 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:inst\|PC:inst6 " "Can't elaborate user hierarchy \"CPU:inst\|PC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/Samuel/Documents/EPFL/BA4/ArchSoc/ArchSocLab01/Lab07/quartus/CPU.bdf" { { -208 720 944 0 "inst6" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525424509402 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525424509906 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 04 11:01:49 2018 " "Processing ended: Fri May 04 11:01:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525424509906 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525424509906 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525424509906 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525424509906 ""}
