<paper id="1495266209"><title>Checking Safety Properties Using Induction and a SAT-Solver</title><year>2000</year><authors><author org="Chalmers University of Technology" id="2154442338">Mary Sheeran</author><author org="Xilinx, Inc." id="2295942198">Satnam Singh</author><author org="Chalmers University of Technology" id="2050050270">Gunnar St√•lmarck</author></authors><n_citation>551</n_citation><doc_type>Conference</doc_type><references><reference>173119018</reference><reference>1494481937</reference><reference>1498682591</reference><reference>1513300473</reference><reference>1549820563</reference><reference>1574850141</reference><reference>1787074469</reference><reference>2024148935</reference><reference>2340735175</reference><reference>2913459036</reference></references><venue id="1166230065" type="C">Formal Methods in Computer-Aided Design</venue><doi>10.1007/3-540-40922-X_8</doi><keywords><keyword weight="0.62925">Model checking</keyword><keyword weight="0.41774">Invariant (physics)</keyword><keyword weight="0.44438">Computer science</keyword><keyword weight="0.5184">Boolean satisfiability problem</keyword><keyword weight="0.44042">Algorithm</keyword><keyword weight="0.44589">Field-programmable gate array</keyword><keyword weight="0.49483">Finite-state machine</keyword><keyword weight="0.44269">Theoretical computer science</keyword><keyword weight="0.46675">Design flow</keyword><keyword weight="0.41794">Fixed point</keyword><keyword weight="0.44985">Computer engineering</keyword><keyword weight="0.0">Safety property</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>We take a fresh look at the problem of how to check safety properties of finite state machines. We are particularly interested in checking safety properties with the help of a SAT-solver. We describe some novel induction-based methods, and show how they are related to more standard fixpoint algorithms for invariance checking. We also present preliminary experimental results in the verification of FPGA cores. This demonstrates the practicality of combining a SAT-solver with induction for safety property checking of hardware in a real design flow.</abstract></paper>