Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\GitHub\FAccel-CNN\hardware\intel_fpga\development_kits\terasic_de0_nano\quartus_projects\inference_test\18.1\qsys_block.qsys --block-symbol-file --output-directory=C:\GitHub\FAccel-CNN\hardware\intel_fpga\development_kits\terasic_de0_nano\quartus_projects\inference_test\18.1\qsys_block --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading 18.1/qsys_block.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios2e [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2e
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_ram
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_block.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys_block.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\GitHub\FAccel-CNN\hardware\intel_fpga\development_kits\terasic_de0_nano\quartus_projects\inference_test\18.1\qsys_block.qsys --synthesis=VERILOG --output-directory=C:\GitHub\FAccel-CNN\hardware\intel_fpga\development_kits\terasic_de0_nano\quartus_projects\inference_test\18.1\qsys_block\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading 18.1/qsys_block.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios2e [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2e
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_ram
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_block.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys_block.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys_block: Generating qsys_block "qsys_block" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'qsys_block_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_block_jtag_uart --dir=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0002_jtag_uart_gen//qsys_block_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'qsys_block_jtag_uart'
Info: jtag_uart: "qsys_block" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'qsys_block_led'
Info: led:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_block_led --dir=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0003_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0003_led_gen//qsys_block_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'qsys_block_led'
Info: led: "qsys_block" instantiated altera_avalon_pio "led"
Info: nios2e: "qsys_block" instantiated altera_nios2_gen2 "nios2e"
Info: onchip_ram: Starting RTL generation for module 'qsys_block_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_block_onchip_ram --dir=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0004_onchip_ram_gen//qsys_block_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'qsys_block_onchip_ram'
Info: onchip_ram: "qsys_block" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: sdram: Starting RTL generation for module 'qsys_block_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_block_sdram --dir=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0005_sdram_gen//qsys_block_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'qsys_block_sdram'
Info: sdram: "qsys_block" instantiated altera_avalon_new_sdram_controller "sdram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_block" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "qsys_block" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys_block" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'qsys_block_nios2e_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_block_nios2e_cpu --dir=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/NUC/AppData/Local/Temp/alt8567_849533319438641613.dir/0008_cpu_gen//qsys_block_nios2e_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.11.02 09:55:55 (*) Starting Nios II generation
Info: cpu: # 2020.11.02 09:55:55 (*)   Checking for plaintext license.
Info: cpu: # 2020.11.02 09:55:59 (*)   Plaintext license not found.
Info: cpu: # 2020.11.02 09:55:59 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.11.02 09:55:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.11.02 09:55:59 (*)   Creating all objects for CPU
Info: cpu: # 2020.11.02 09:56:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.11.02 09:56:04 (*)   Creating plain-text RTL
Info: cpu: # 2020.11.02 09:56:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'qsys_block_nios2e_cpu'
Info: cpu: "nios2e" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2e_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2e_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2e_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2e_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: qsys_block: Done "qsys_block" with 34 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
