#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x124e04850 .scope module, "ex2" "ex2" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 2 "write_address";
    .port_info 5 /INPUT 2 "read_address";
    .port_info 6 /OUTPUT 8 "read_data";
o0x128040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003ce10e0_0 .net "clk", 0 0, o0x128040130;  0 drivers
v0x600003ce1170_0 .net "load_enable", 3 0, v0x600003ce0120_0;  1 drivers
v0x600003ce1200 .array "mem", 0 3;
v0x600003ce1200_0 .net v0x600003ce1200 0, 7 0, v0x600003ce0360_0; 1 drivers
v0x600003ce1200_1 .net v0x600003ce1200 1, 7 0, v0x600003ce0630_0; 1 drivers
v0x600003ce1200_2 .net v0x600003ce1200 2, 7 0, v0x600003ce0900_0; 1 drivers
v0x600003ce1200_3 .net v0x600003ce1200 3, 7 0, v0x600003ce0bd0_0; 1 drivers
o0x128040730 .functor BUFZ 2, C4<zz>; HiZ drive
v0x600003ce1290_0 .net "read_address", 1 0, o0x128040730;  0 drivers
v0x600003ce1320_0 .net "read_data", 7 0, v0x600003ce0fc0_0;  1 drivers
o0x1280401f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003ce13b0_0 .net "reset", 0 0, o0x1280401f0;  0 drivers
o0x128040040 .functor BUFZ 2, C4<zz>; HiZ drive
v0x600003ce1440_0 .net "write_address", 1 0, o0x128040040;  0 drivers
o0x128040160 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600003ce14d0_0 .net "write_data", 7 0, o0x128040160;  0 drivers
o0x128040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003ce1560_0 .net "write_enable", 0 0, o0x128040010;  0 drivers
L_0x600003fe0000 .part v0x600003ce0120_0, 0, 1;
L_0x600003fe00a0 .part v0x600003ce0120_0, 1, 1;
L_0x600003fe0140 .part v0x600003ce0120_0, 2, 1;
L_0x600003fe01e0 .part v0x600003ce0120_0, 3, 1;
S_0x124e049c0 .scope module, "dec" "decoder" 2 14, 2 75 0, S_0x124e04850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x600003ce0000_0 .net "enable", 0 0, o0x128040010;  alias, 0 drivers
v0x600003ce0090_0 .net "in", 1 0, o0x128040040;  alias, 0 drivers
v0x600003ce0120_0 .var "out", 3 0;
E_0x600001be8200 .event anyedge, v0x600003ce0000_0, v0x600003ce0090_0;
S_0x124e04b30 .scope generate, "genblock[0]" "genblock[0]" 2 21, 2 21 0, S_0x124e04850;
 .timescale 0 0;
P_0x600001be81c0 .param/l "i" 1 2 21, +C4<00>;
S_0x124e04ca0 .scope module, "rgst_i" "rgst" 2 22, 2 44 0, S_0x124e04b30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /OUTPUT 8 "out";
v0x600003ce01b0_0 .net "clk", 0 0, o0x128040130;  alias, 0 drivers
v0x600003ce0240_0 .net "data", 7 0, o0x128040160;  alias, 0 drivers
v0x600003ce02d0_0 .net "load", 0 0, L_0x600003fe0000;  1 drivers
v0x600003ce0360_0 .var "out", 7 0;
v0x600003ce03f0_0 .net "reset", 0 0, o0x1280401f0;  alias, 0 drivers
E_0x600001be82c0/0 .event negedge, v0x600003ce03f0_0;
E_0x600001be82c0/1 .event posedge, v0x600003ce01b0_0;
E_0x600001be82c0 .event/or E_0x600001be82c0/0, E_0x600001be82c0/1;
S_0x124e04e10 .scope generate, "genblock[1]" "genblock[1]" 2 21, 2 21 0, S_0x124e04850;
 .timescale 0 0;
P_0x600001be8340 .param/l "i" 1 2 21, +C4<01>;
S_0x124e04f80 .scope module, "rgst_i" "rgst" 2 22, 2 44 0, S_0x124e04e10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /OUTPUT 8 "out";
v0x600003ce0480_0 .net "clk", 0 0, o0x128040130;  alias, 0 drivers
v0x600003ce0510_0 .net "data", 7 0, o0x128040160;  alias, 0 drivers
v0x600003ce05a0_0 .net "load", 0 0, L_0x600003fe00a0;  1 drivers
v0x600003ce0630_0 .var "out", 7 0;
v0x600003ce06c0_0 .net "reset", 0 0, o0x1280401f0;  alias, 0 drivers
S_0x124e050f0 .scope generate, "genblock[2]" "genblock[2]" 2 21, 2 21 0, S_0x124e04850;
 .timescale 0 0;
P_0x600001be8400 .param/l "i" 1 2 21, +C4<010>;
S_0x124e05260 .scope module, "rgst_i" "rgst" 2 22, 2 44 0, S_0x124e050f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /OUTPUT 8 "out";
v0x600003ce0750_0 .net "clk", 0 0, o0x128040130;  alias, 0 drivers
v0x600003ce07e0_0 .net "data", 7 0, o0x128040160;  alias, 0 drivers
v0x600003ce0870_0 .net "load", 0 0, L_0x600003fe0140;  1 drivers
v0x600003ce0900_0 .var "out", 7 0;
v0x600003ce0990_0 .net "reset", 0 0, o0x1280401f0;  alias, 0 drivers
S_0x124e053d0 .scope generate, "genblock[3]" "genblock[3]" 2 21, 2 21 0, S_0x124e04850;
 .timescale 0 0;
P_0x600001be85c0 .param/l "i" 1 2 21, +C4<011>;
S_0x124e05540 .scope module, "rgst_i" "rgst" 2 22, 2 44 0, S_0x124e053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /OUTPUT 8 "out";
v0x600003ce0a20_0 .net "clk", 0 0, o0x128040130;  alias, 0 drivers
v0x600003ce0ab0_0 .net "data", 7 0, o0x128040160;  alias, 0 drivers
v0x600003ce0b40_0 .net "load", 0 0, L_0x600003fe01e0;  1 drivers
v0x600003ce0bd0_0 .var "out", 7 0;
v0x600003ce0c60_0 .net "reset", 0 0, o0x1280401f0;  alias, 0 drivers
S_0x124e056b0 .scope module, "read_mux" "mux" 2 32, 2 58 0, S_0x124e04850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x600003ce0d80_0 .net "d0", 7 0, v0x600003ce0360_0;  alias, 1 drivers
v0x600003ce0e10_0 .net "d1", 7 0, v0x600003ce0630_0;  alias, 1 drivers
v0x600003ce0ea0_0 .net "d2", 7 0, v0x600003ce0900_0;  alias, 1 drivers
v0x600003ce0f30_0 .net "d3", 7 0, v0x600003ce0bd0_0;  alias, 1 drivers
v0x600003ce0fc0_0 .var "out", 7 0;
v0x600003ce1050_0 .net "sel", 1 0, o0x128040730;  alias, 0 drivers
E_0x600001be8680/0 .event anyedge, v0x600003ce1050_0, v0x600003ce0360_0, v0x600003ce0630_0, v0x600003ce0900_0;
E_0x600001be8680/1 .event anyedge, v0x600003ce0bd0_0;
E_0x600001be8680 .event/or E_0x600001be8680/0, E_0x600001be8680/1;
    .scope S_0x124e04ca0;
T_0 ;
    %wait E_0x600001be82c0;
    %load/vec4 v0x600003ce03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ce0360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003ce02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600003ce0240_0;
    %assign/vec4 v0x600003ce0360_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x124e04f80;
T_1 ;
    %wait E_0x600001be82c0;
    %load/vec4 v0x600003ce06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ce0630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003ce05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600003ce0510_0;
    %assign/vec4 v0x600003ce0630_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x124e05260;
T_2 ;
    %wait E_0x600001be82c0;
    %load/vec4 v0x600003ce0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ce0900_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003ce0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003ce07e0_0;
    %assign/vec4 v0x600003ce0900_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x124e05540;
T_3 ;
    %wait E_0x600001be82c0;
    %load/vec4 v0x600003ce0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ce0bd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003ce0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600003ce0ab0_0;
    %assign/vec4 v0x600003ce0bd0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x124e049c0;
T_4 ;
    %wait E_0x600001be8200;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003ce0120_0, 0, 4;
    %load/vec4 v0x600003ce0000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x600003ce0090_0;
    %store/vec4 v0x600003ce0120_0, 4, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x124e056b0;
T_5 ;
    %wait E_0x600001be8680;
    %load/vec4 v0x600003ce1050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x600003ce0d80_0;
    %store/vec4 v0x600003ce0fc0_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x600003ce0e10_0;
    %store/vec4 v0x600003ce0fc0_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x600003ce0ea0_0;
    %store/vec4 v0x600003ce0fc0_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x600003ce0f30_0;
    %store/vec4 v0x600003ce0fc0_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ex2.v";
