
Circuit 1 cell nfet_06v0 and Circuit 2 cell nfet_06v0 are black boxes.

Subcircuit pins:
Circuit 1: nfet_06v0                                                              |Circuit 2: nfet_06v0                                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
1                                                                                 |1                                                                                 
2                                                                                 |2                                                                                 
3                                                                                 |3                                                                                 
4                                                                                 |4                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_06v0 and nfet_06v0 are equivalent.

Circuit 1 cell pfet_06v0 and Circuit 2 cell pfet_06v0 are black boxes.

Subcircuit pins:
Circuit 1: pfet_06v0                                                              |Circuit 2: pfet_06v0                                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
1                                                                                 |1                                                                                 
2                                                                                 |2                                                                                 
3                                                                                 |3                                                                                 
4                                                                                 |4                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_06v0 and pfet_06v0 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_4                                     |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_4                                     
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (1)                                                                     |nfet_06v0 (1)                                                                     
pfet_06v0 (1)                                                                     |pfet_06v0 (1)                                                                     
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_4                                     |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_4                                     
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_4 and gf180mcu_fd_sc_mcu7t5v0__fillcap_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_64                                    |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_64                                    
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (16)                                                                    |nfet_06v0 (16)                                                                    
pfet_06v0 (16)                                                                    |pfet_06v0 (16)                                                                    
Number of devices: 32                                                             |Number of devices: 32                                                             
Number of nets: 36                                                                |Number of nets: 36                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 4 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_64                                    |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_64                                    
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_64 and gf180mcu_fd_sc_mcu7t5v0__fillcap_64 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: VSS
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (1) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (1) disconnected node: VSS
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__antenna                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__antenna                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
diode_nd2ps_06v0 (1)                                                              |diode_nd2ps_06v0 (1)                                                              
diode_pd2nw_06v0 (1)                                                              |diode_pd2nw_06v0 (1)                                                              
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 3                                                                 |Number of nets: 3                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__antenna                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__antenna                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
I                                                                                 |I                                                                                 
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__antenna and gf180mcu_fd_sc_mcu7t5v0__antenna are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (3)                                                                     |nfet_06v0 (3)                                                                     
pfet_06v0 (3)                                                                     |pfet_06v0 (3)                                                                     
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
B                                                                                 |B                                                                                 
VDD                                                                               |VDD                                                                               
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai21_1 and gf180mcu_fd_sc_mcu7t5v0__oai21_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_1                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (2)                                                                     |nfet_06v0 (2)                                                                     
pfet_06v0 (2)                                                                     |pfet_06v0 (2)                                                                     
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_1                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
I                                                                                 |I                                                                                 
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_1 and gf180mcu_fd_sc_mcu7t5v0__buf_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (3->2)                                                                  |pfet_06v0 (3->2)                                                                  
nfet_06v0 (3->2)                                                                  |nfet_06v0 (3->2)                                                                  
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
I                                                                                 |I                                                                                 
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_8                                     |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_8                                     
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (2)                                                                     |pfet_06v0 (2)                                                                     
nfet_06v0 (2)                                                                     |nfet_06v0 (2)                                                                     
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 8                                                                 |Number of nets: 8                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 4 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_8                                     |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_8                                     
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_8 and gf180mcu_fd_sc_mcu7t5v0__fillcap_8 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (1)                                                                     |nfet_06v0 (1)                                                                     
pfet_06v0 (1)                                                                     |pfet_06v0 (1)                                                                     
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
I                                                                                 |I                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_1 and gf180mcu_fd_sc_mcu7t5v0__clkinv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_16                                    |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_16                                    
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 4 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_16                                    |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_16                                    
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_16 and gf180mcu_fd_sc_mcu7t5v0__fillcap_16 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__mux2_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux2_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux2_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (7->6)                                                                  |pfet_06v0 (7->6)                                                                  
nfet_06v0 (7->6)                                                                  |nfet_06v0 (7->6)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux2_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux2_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
S                                                                                 |S                                                                                 
VDD                                                                               |VDD                                                                               
Z                                                                                 |Z                                                                                 
I1                                                                                |I1                                                                                
I0                                                                                |I0                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux2_2 and gf180mcu_fd_sc_mcu7t5v0__mux2_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (12)                                                                    |nfet_06v0 (12)                                                                    
pfet_06v0 (12)                                                                    |pfet_06v0 (12)                                                                    
Number of devices: 24                                                             |Number of devices: 24                                                             
Number of nets: 19                                                                |Number of nets: 19                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
CLK                                                                               |CLK                                                                               
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_1 and gf180mcu_fd_sc_mcu7t5v0__dffq_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nand4_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (8)                                                                     |nfet_06v0 (8)                                                                     
pfet_06v0 (8->4)                                                                  |pfet_06v0 (8->4)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 7 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
VPW                                                                               |VPW                                                                               
A2                                                                                |A2                                                                                
A4                                                                                |A4                                                                                
A3                                                                                |A3                                                                                
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand4_2 and gf180mcu_fd_sc_mcu7t5v0__nand4_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_2                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_2                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (3->2)                                                                  |pfet_06v0 (3->2)                                                                  
nfet_06v0 (3->2)                                                                  |nfet_06v0 (3->2)                                                                  
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_2                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_2                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
I                                                                                 |I                                                                                 
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_2 and gf180mcu_fd_sc_mcu7t5v0__buf_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__dffq_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (13->12)                                                                |nfet_06v0 (13->12)                                                                
pfet_06v0 (13->12)                                                                |pfet_06v0 (13->12)                                                                
Number of devices: 24                                                             |Number of devices: 24                                                             
Number of nets: 19                                                                |Number of nets: 19                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
CLK                                                                               |CLK                                                                               
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_2 and gf180mcu_fd_sc_mcu7t5v0__dffq_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (3)                                                                     |nfet_06v0 (3)                                                                     
pfet_06v0 (3)                                                                     |pfet_06v0 (3)                                                                     
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
VSS                                                                               |VSS                                                                               
A1                                                                                |A1                                                                                
B                                                                                 |B                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi21_1 and gf180mcu_fd_sc_mcu7t5v0__aoi21_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (2)                                                                     |pfet_06v0 (2)                                                                     
nfet_06v0 (2)                                                                     |nfet_06v0 (2)                                                                     
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 8                                                                 |Number of nets: 8                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
A2                                                                                |A2                                                                                
VPW                                                                               |VPW                                                                               
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand2_1 and gf180mcu_fd_sc_mcu7t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_32                                    |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_32                                    
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (8)                                                                     |pfet_06v0 (8)                                                                     
nfet_06v0 (8)                                                                     |nfet_06v0 (8)                                                                     
Number of devices: 16                                                             |Number of devices: 16                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 4 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillcap_32                                    |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillcap_32                                    
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_32 and gf180mcu_fd_sc_mcu7t5v0__fillcap_32 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__buf_3 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_3                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_3                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (4->2)                                                                  |pfet_06v0 (4->2)                                                                  
nfet_06v0 (4->2)                                                                  |nfet_06v0 (4->2)                                                                  
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_3                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_3                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
I                                                                                 |I                                                                                 
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_3 and gf180mcu_fd_sc_mcu7t5v0__buf_3 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (2)                                                                     |pfet_06v0 (3->2)                                                                  
nfet_06v0 (2)                                                                     |nfet_06v0 (2)                                                                     
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
I                                                                                 |I                                                                                 
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai21_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (6->5)                                                                  |pfet_06v0 (6->5)                                                                  
nfet_06v0 (6->3)                                                                  |nfet_06v0 (6->3)                                                                  
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
B                                                                                 |B                                                                                 
VPW                                                                               |VPW                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai21_2 and gf180mcu_fd_sc_mcu7t5v0__oai21_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (14)                                                                    |nfet_06v0 (14)                                                                    
pfet_06v0 (14)                                                                    |pfet_06v0 (14)                                                                    
Number of devices: 28                                                             |Number of devices: 28                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
RN                                                                                |RN                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
CLK                                                                               |CLK                                                                               
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (1):  Merged 7 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_3                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_3                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (6->2)                                                                  |pfet_06v0 (6->2)                                                                  
nfet_06v0 (5->2)                                                                  |nfet_06v0 (5->2)                                                                  
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_3                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_3                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
I                                                                                 |I                                                                                 
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__buf_4 (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_4                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_4                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (6->2)                                                                  |pfet_06v0 (6->2)                                                                  
nfet_06v0 (6->2)                                                                  |nfet_06v0 (6->2)                                                                  
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_4                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_4                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
I                                                                                 |I                                                                                 
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_4 and gf180mcu_fd_sc_mcu7t5v0__buf_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nand3_2 (1):  Merged 3 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (6->3)                                                                  |pfet_06v0 (6->3)                                                                  
nfet_06v0 (6)                                                                     |nfet_06v0 (6)                                                                     
Number of devices: 9                                                              |Number of devices: 9                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 5 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VSS                                                                               |VSS                                                                               
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand3_2 and gf180mcu_fd_sc_mcu7t5v0__nand3_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and2_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and2_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (3)                                                                     |pfet_06v0 (3)                                                                     
nfet_06v0 (3)                                                                     |nfet_06v0 (3)                                                                     
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and2_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and2_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
A2                                                                                |A2                                                                                
Z                                                                                 |Z                                                                                 
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and2_1 and gf180mcu_fd_sc_mcu7t5v0__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (2)                                                                     |pfet_06v0 (2)                                                                     
nfet_06v0 (2)                                                                     |nfet_06v0 (2)                                                                     
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 8                                                                 |Number of nets: 8                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
A2                                                                                |A2                                                                                
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
A1                                                                                |A1                                                                                
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor2_1 and gf180mcu_fd_sc_mcu7t5v0__nor2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
B2                                                                                |B2                                                                                
VSS                                                                               |VSS                                                                               
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi22_1 and gf180mcu_fd_sc_mcu7t5v0__aoi22_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai22_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai22_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai22_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai22_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai22_1 and gf180mcu_fd_sc_mcu7t5v0__oai22_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (2->1)                                                                  |nfet_06v0 (2->1)                                                                  
pfet_06v0 (2->1)                                                                  |pfet_06v0 (2->1)                                                                  
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
I                                                                                 |I                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_2 and gf180mcu_fd_sc_mcu7t5v0__clkinv_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nor3_4 (1):  Merged 11 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (12->10)                                                                |pfet_06v0 (12->10)                                                                
nfet_06v0 (12->3)                                                                 |nfet_06v0 (12->3)                                                                 
Number of devices: 13                                                             |Number of devices: 13                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
A1                                                                                |A1                                                                                
VNW                                                                               |VNW                                                                               
VDD                                                                               |VDD                                                                               
ZN                                                                                |ZN                                                                                
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor3_4 and gf180mcu_fd_sc_mcu7t5v0__nor3_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__tiel                                          |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__tiel                                          
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (1)                                                                     |nfet_06v0 (1)                                                                     
pfet_06v0 (1)                                                                     |pfet_06v0 (1)                                                                     
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__tiel                                          |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__tiel                                          
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__tiel and gf180mcu_fd_sc_mcu7t5v0__tiel are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nor2_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
nfet_06v0 (4->2)                                                                  |nfet_06v0 (4->2)                                                                  
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor2_2 and gf180mcu_fd_sc_mcu7t5v0__nor2_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (5)                                                                     |pfet_06v0 (5)                                                                     
nfet_06v0 (5)                                                                     |nfet_06v0 (5)                                                                     
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A2                                                                                |A2                                                                                
VSS                                                                               |VSS                                                                               
A1                                                                                |A1                                                                                
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor2_1 and gf180mcu_fd_sc_mcu7t5v0__xor2_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nand4_4 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (16->4)                                                                 |pfet_06v0 (16->4)                                                                 
nfet_06v0 (16)                                                                    |nfet_06v0 (16)                                                                    
Number of devices: 20                                                             |Number of devices: 20                                                             
Number of nets: 19                                                                |Number of nets: 19                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A4                                                                                |A4                                                                                
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand4_4 and gf180mcu_fd_sc_mcu7t5v0__nand4_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_1                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (1)                                                                     |nfet_06v0 (1)                                                                     
pfet_06v0 (1)                                                                     |pfet_06v0 (1)                                                                     
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_1                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
I                                                                                 |I                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_1 and gf180mcu_fd_sc_mcu7t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A4                                                                                |A4                                                                                
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
A1                                                                                |A1                                                                                
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand4_1 and gf180mcu_fd_sc_mcu7t5v0__nand4_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyb_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyb_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (6)                                                                     |nfet_06v0 (6)                                                                     
pfet_06v0 (6)                                                                     |pfet_06v0 (6)                                                                     
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyb_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyb_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
I                                                                                 |I                                                                                 
Z                                                                                 |Z                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dlyb_1 and gf180mcu_fd_sc_mcu7t5v0__dlyb_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyc_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyc_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (10)                                                                    |pfet_06v0 (10)                                                                    
nfet_06v0 (10)                                                                    |nfet_06v0 (10)                                                                    
Number of devices: 20                                                             |Number of devices: 20                                                             
Number of nets: 19                                                                |Number of nets: 19                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyc_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyc_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
I                                                                                 |I                                                                                 
Z                                                                                 |Z                                                                                 
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dlyc_1 and gf180mcu_fd_sc_mcu7t5v0__dlyc_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (1):  Merged 42 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_16                                     |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_16                                     
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (22->2)                                                                 |nfet_06v0 (22->2)                                                                 
pfet_06v0 (24->2)                                                                 |pfet_06v0 (24->2)                                                                 
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_16                                     |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_16                                     
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
I                                                                                 |I                                                                                 
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (12->3)                                                                 |pfet_06v0 (12->3)                                                                 
nfet_06v0 (12->9)                                                                 |nfet_06v0 (12->9)                                                                 
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
A2                                                                                |A2                                                                                
VSS                                                                               |VSS                                                                               
A1                                                                                |A1                                                                                
VNW                                                                               |VNW                                                                               
B                                                                                 |B                                                                                 
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi21_4 and gf180mcu_fd_sc_mcu7t5v0__aoi21_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__dffq_4 (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (16->12)                                                                |nfet_06v0 (16->12)                                                                
pfet_06v0 (16->12)                                                                |pfet_06v0 (16->12)                                                                
Number of devices: 24                                                             |Number of devices: 24                                                             
Number of nets: 19                                                                |Number of nets: 19                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
CLK                                                                               |CLK                                                                               
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_4 and gf180mcu_fd_sc_mcu7t5v0__dffq_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__buf_8 (1):  Merged 20 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_8                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_8                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (12->2)                                                                 |pfet_06v0 (12->2)                                                                 
nfet_06v0 (12->2)                                                                 |nfet_06v0 (12->2)                                                                 
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_8                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_8                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
I                                                                                 |I                                                                                 
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_8 and gf180mcu_fd_sc_mcu7t5v0__buf_8 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_2                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_2                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (2->1)                                                                  |pfet_06v0 (2->1)                                                                  
nfet_06v0 (2->1)                                                                  |nfet_06v0 (2->1)                                                                  
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_2                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_2                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
I                                                                                 |I                                                                                 
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_2 and gf180mcu_fd_sc_mcu7t5v0__inv_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (5)                                                                     |pfet_06v0 (5)                                                                     
nfet_06v0 (5)                                                                     |nfet_06v0 (5)                                                                     
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
ZN                                                                                |ZN                                                                                
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xnor2_1 and gf180mcu_fd_sc_mcu7t5v0__xnor2_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (8->4)                                                                  |pfet_06v0 (8->4)                                                                  
nfet_06v0 (8)                                                                     |nfet_06v0 (8)                                                                     
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
VSS                                                                               |VSS                                                                               
VNW                                                                               |VNW                                                                               
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi22_2 and gf180mcu_fd_sc_mcu7t5v0__aoi22_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nor4_4 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor4_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor4_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (16)                                                                    |pfet_06v0 (16)                                                                    
nfet_06v0 (16->4)                                                                 |nfet_06v0 (16->4)                                                                 
Number of devices: 20                                                             |Number of devices: 20                                                             
Number of nets: 19                                                                |Number of nets: 19                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor4_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor4_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A4                                                                                |A4                                                                                
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
A1                                                                                |A1                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor4_4 and gf180mcu_fd_sc_mcu7t5v0__nor4_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (1):  Merged 7 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (5->2)                                                                  |nfet_06v0 (5->2)                                                                  
pfet_06v0 (6->2)                                                                  |pfet_06v0 (6->2)                                                                  
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
I                                                                                 |I                                                                                 
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__xor2_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (7->6)                                                                  |nfet_06v0 (7->6)                                                                  
pfet_06v0 (7->6)                                                                  |pfet_06v0 (7->6)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
Z                                                                                 |Z                                                                                 
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor2_2 and gf180mcu_fd_sc_mcu7t5v0__xor2_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (20->17)                                                                |nfet_06v0 (20->17)                                                                
pfet_06v0 (20->5)                                                                 |pfet_06v0 (20->5)                                                                 
Number of devices: 22                                                             |Number of devices: 22                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
C                                                                                 |C                                                                                 
VDD                                                                               |VDD                                                                               
B1                                                                                |B1                                                                                
B2                                                                                |B2                                                                                
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi221_4 and gf180mcu_fd_sc_mcu7t5v0__aoi221_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (6->5)                                                                  |nfet_06v0 (6->5)                                                                  
pfet_06v0 (6->3)                                                                  |pfet_06v0 (6->3)                                                                  
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
B                                                                                 |B                                                                                 
VSS                                                                               |VSS                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi21_2 and gf180mcu_fd_sc_mcu7t5v0__aoi21_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (8->6)                                                                  |nfet_06v0 (8->6)                                                                  
pfet_06v0 (8->6)                                                                  |pfet_06v0 (8->6)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi211_2 and gf180mcu_fd_sc_mcu7t5v0__aoi211_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or2_1                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or2_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (3)                                                                     |pfet_06v0 (3)                                                                     
nfet_06v0 (3)                                                                     |nfet_06v0 (3)                                                                     
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or2_1                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or2_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or2_1 and gf180mcu_fd_sc_mcu7t5v0__or2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and3_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and3_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and3_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and3_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
Z                                                                                 |Z                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and3_1 and gf180mcu_fd_sc_mcu7t5v0__and3_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nor3_2 (1):  Merged 3 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (6)                                                                     |pfet_06v0 (6)                                                                     
nfet_06v0 (6->3)                                                                  |nfet_06v0 (6->3)                                                                  
Number of devices: 9                                                              |Number of devices: 9                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 5 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor3_2 and gf180mcu_fd_sc_mcu7t5v0__nor3_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__mux4_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (14->13)                                                                |nfet_06v0 (14->13)                                                                
pfet_06v0 (14->13)                                                                |pfet_06v0 (14->13)                                                                
Number of devices: 26                                                             |Number of devices: 26                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
S0                                                                                |S0                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
S1                                                                                |S1                                                                                
Z                                                                                 |Z                                                                                 
I1                                                                                |I1                                                                                
I3                                                                                |I3                                                                                
I2                                                                                |I2                                                                                
I0                                                                                |I0                                                                                
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux4_2 and gf180mcu_fd_sc_mcu7t5v0__mux4_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nand2_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
pfet_06v0 (4->2)                                                                  |pfet_06v0 (4->2)                                                                  
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand2_2 and gf180mcu_fd_sc_mcu7t5v0__nand2_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0):  Merged 1 parallel devices.
Class gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (10->5)                                                                 |pfet_06v0 (10->5)                                                                 
nfet_06v0 (10->9)                                                                 |nfet_06v0 (10->9)                                                                 
Number of devices: 14                                                             |Number of devices: 14                                                             
Number of nets: 16                                                                |Number of nets: 16                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
C                                                                                 |C                                                                                 
VDD                                                                               |VDD                                                                               
VSS                                                                               |VSS                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi221_2 and gf180mcu_fd_sc_mcu7t5v0__aoi221_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai221_4 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (20->17)                                                                |pfet_06v0 (20->17)                                                                
nfet_06v0 (20->5)                                                                 |nfet_06v0 (20->5)                                                                 
Number of devices: 22                                                             |Number of devices: 22                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
C                                                                                 |C                                                                                 
B1                                                                                |B1                                                                                
VPW                                                                               |VPW                                                                               
B2                                                                                |B2                                                                                
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai221_4 and gf180mcu_fd_sc_mcu7t5v0__oai221_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi211_1 and gf180mcu_fd_sc_mcu7t5v0__aoi211_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (7->6)                                                                  |pfet_06v0 (7->6)                                                                  
nfet_06v0 (7->6)                                                                  |nfet_06v0 (7->6)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xnor2_2 and gf180mcu_fd_sc_mcu7t5v0__xnor2_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nor2_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (8)                                                                     |pfet_06v0 (8)                                                                     
nfet_06v0 (8->2)                                                                  |nfet_06v0 (8->2)                                                                  
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
VDD                                                                               |VDD                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor2_4 and gf180mcu_fd_sc_mcu7t5v0__nor2_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai211_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai211_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai211_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai211_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VDD                                                                               |VDD                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai211_1 and gf180mcu_fd_sc_mcu7t5v0__oai211_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nand2_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (8->2)                                                                  |pfet_06v0 (8->2)                                                                  
nfet_06v0 (8)                                                                     |nfet_06v0 (8)                                                                     
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand2_4 and gf180mcu_fd_sc_mcu7t5v0__nand2_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai31_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai31_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai31_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai31_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
B                                                                                 |B                                                                                 
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai31_1 and gf180mcu_fd_sc_mcu7t5v0__oai31_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (3)                                                                     |pfet_06v0 (3)                                                                     
nfet_06v0 (3)                                                                     |nfet_06v0 (3)                                                                     
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor3_1 and gf180mcu_fd_sc_mcu7t5v0__nor3_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (13)                                                                    |pfet_06v0 (13)                                                                    
nfet_06v0 (13)                                                                    |nfet_06v0 (13)                                                                    
Number of devices: 26                                                             |Number of devices: 26                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Z                                                                                 |Z                                                                                 
I1                                                                                |I1                                                                                
I3                                                                                |I3                                                                                
I2                                                                                |I2                                                                                
I0                                                                                |I0                                                                                
S0                                                                                |S0                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
S1                                                                                |S1                                                                                
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux4_1 and gf180mcu_fd_sc_mcu7t5v0__mux4_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__and4_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and4_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and4_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (6->5)                                                                  |nfet_06v0 (6->5)                                                                  
pfet_06v0 (6->5)                                                                  |pfet_06v0 (6->5)                                                                  
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and4_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and4_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
A4                                                                                |A4                                                                                
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
Z                                                                                 |Z                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and4_2 and gf180mcu_fd_sc_mcu7t5v0__and4_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__and3_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and3_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and3_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (5->4)                                                                  |nfet_06v0 (5->4)                                                                  
pfet_06v0 (5->4)                                                                  |pfet_06v0 (5->4)                                                                  
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and3_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and3_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
Z                                                                                 |Z                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and3_2 and gf180mcu_fd_sc_mcu7t5v0__and3_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (3)                                                                     |nfet_06v0 (3)                                                                     
pfet_06v0 (3)                                                                     |pfet_06v0 (3)                                                                     
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand3_1 and gf180mcu_fd_sc_mcu7t5v0__nand3_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__or2_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or2_2                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or2_2                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (4->3)                                                                  |nfet_06v0 (4->3)                                                                  
pfet_06v0 (4->3)                                                                  |pfet_06v0 (4->3)                                                                  
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or2_2                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or2_2                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or2_2 and gf180mcu_fd_sc_mcu7t5v0__or2_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor3_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor3_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (10)                                                                    |nfet_06v0 (10)                                                                    
pfet_06v0 (10)                                                                    |pfet_06v0 (10)                                                                    
Number of devices: 20                                                             |Number of devices: 20                                                             
Number of nets: 17                                                                |Number of nets: 17                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor3_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor3_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
A3                                                                                |A3                                                                                
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor3_1 and gf180mcu_fd_sc_mcu7t5v0__xor3_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and4_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and4_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (5)                                                                     |pfet_06v0 (5)                                                                     
nfet_06v0 (5)                                                                     |nfet_06v0 (5)                                                                     
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and4_1                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and4_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
A4                                                                                |A4                                                                                
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
Z                                                                                 |Z                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and4_1 and gf180mcu_fd_sc_mcu7t5v0__and4_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (16->10)                                                                |pfet_06v0 (16->10)                                                                
nfet_06v0 (16->10)                                                                |nfet_06v0 (16->10)                                                                
Number of devices: 20                                                             |Number of devices: 20                                                             
Number of nets: 18                                                                |Number of nets: 18                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi211_4 and gf180mcu_fd_sc_mcu7t5v0__aoi211_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai211_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai211_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai211_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (8->6)                                                                  |nfet_06v0 (8->6)                                                                  
pfet_06v0 (8->6)                                                                  |pfet_06v0 (8->6)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai211_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai211_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VDD                                                                               |VDD                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai211_2 and gf180mcu_fd_sc_mcu7t5v0__oai211_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai32_4 (1):  Merged 17 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai32_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai32_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (20->18)                                                                |pfet_06v0 (20->18)                                                                
nfet_06v0 (20->5)                                                                 |nfet_06v0 (20->5)                                                                 
Number of devices: 23                                                             |Number of devices: 23                                                             
Number of nets: 21                                                                |Number of nets: 21                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai32_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai32_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
A1                                                                                |A1                                                                                
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
VPW                                                                               |VPW                                                                               
A3                                                                                |A3                                                                                
B1                                                                                |B1                                                                                
B2                                                                                |B2                                                                                
ZN                                                                                |ZN                                                                                
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai32_4 and gf180mcu_fd_sc_mcu7t5v0__oai32_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai32_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai32_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (5)                                                                     |pfet_06v0 (5)                                                                     
nfet_06v0 (5)                                                                     |nfet_06v0 (5)                                                                     
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai32_1                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai32_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
A1                                                                                |A1                                                                                
B1                                                                                |B1                                                                                
B2                                                                                |B2                                                                                
VDD                                                                               |VDD                                                                               
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai32_1 and gf180mcu_fd_sc_mcu7t5v0__oai32_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (16->4)                                                                 |pfet_06v0 (16->4)                                                                 
nfet_06v0 (16)                                                                    |nfet_06v0 (16)                                                                    
Number of devices: 20                                                             |Number of devices: 20                                                             
Number of nets: 18                                                                |Number of nets: 18                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
VDD                                                                               |VDD                                                                               
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi22_4 and gf180mcu_fd_sc_mcu7t5v0__aoi22_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (17->14)                                                                |nfet_06v0 (17->14)                                                                
pfet_06v0 (17->14)                                                                |pfet_06v0 (17->14)                                                                
Number of devices: 28                                                             |Number of devices: 28                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq_4                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq_4                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
RN                                                                                |RN                                                                                
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
CLK                                                                               |CLK                                                                               
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai21_4 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (12->3)                                                                 |nfet_06v0 (12->3)                                                                 
pfet_06v0 (12->9)                                                                 |pfet_06v0 (12->9)                                                                 
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VNW                                                                               |VNW                                                                               
B                                                                                 |B                                                                                 
VPW                                                                               |VPW                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai21_4 and gf180mcu_fd_sc_mcu7t5v0__oai21_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__and4_4 (1):  Merged 10 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and4_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and4_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (12->5)                                                                 |pfet_06v0 (12->5)                                                                 
nfet_06v0 (12->9)                                                                 |nfet_06v0 (12->9)                                                                 
Number of devices: 14                                                             |Number of devices: 14                                                             
Number of nets: 16                                                                |Number of nets: 16                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 7 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and4_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and4_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
A4                                                                                |A4                                                                                
VSS                                                                               |VSS                                                                               
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and4_4 and gf180mcu_fd_sc_mcu7t5v0__and4_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (15->14)                                                                |nfet_06v0 (15->14)                                                                
pfet_06v0 (15->14)                                                                |pfet_06v0 (15->14)                                                                
Number of devices: 28                                                             |Number of devices: 28                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
RN                                                                                |RN                                                                                
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
CLK                                                                               |CLK                                                                               
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (5)                                                                     |nfet_06v0 (5)                                                                     
pfet_06v0 (5)                                                                     |pfet_06v0 (5)                                                                     
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
C                                                                                 |C                                                                                 
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai221_1 and gf180mcu_fd_sc_mcu7t5v0__oai221_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai22_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai22_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai22_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (8)                                                                     |pfet_06v0 (8)                                                                     
nfet_06v0 (8->4)                                                                  |nfet_06v0 (8->4)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai22_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai22_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai22_2 and gf180mcu_fd_sc_mcu7t5v0__oai22_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nand3_4 (1):  Merged 11 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (12->3)                                                                 |pfet_06v0 (12->3)                                                                 
nfet_06v0 (12->10)                                                                |nfet_06v0 (12->10)                                                                
Number of devices: 13                                                             |Number of devices: 13                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 3 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VSS                                                                               |VSS                                                                               
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
ZN                                                                                |ZN                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand3_4 and gf180mcu_fd_sc_mcu7t5v0__nand3_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai221_2 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (10->9)                                                                 |pfet_06v0 (10->9)                                                                 
nfet_06v0 (10->5)                                                                 |nfet_06v0 (10->5)                                                                 
Number of devices: 14                                                             |Number of devices: 14                                                             
Number of nets: 16                                                                |Number of nets: 16                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221_2                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221_2                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
C                                                                                 |C                                                                                 
VSS                                                                               |VSS                                                                               
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai221_2 and gf180mcu_fd_sc_mcu7t5v0__oai221_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__mux4_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (16->13)                                                                |nfet_06v0 (16->13)                                                                
pfet_06v0 (16->13)                                                                |pfet_06v0 (16->13)                                                                
Number of devices: 26                                                             |Number of devices: 26                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
Z                                                                                 |Z                                                                                 
I1                                                                                |I1                                                                                
I3                                                                                |I3                                                                                
I2                                                                                |I2                                                                                
I0                                                                                |I0                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
S1                                                                                |S1                                                                                
S0                                                                                |S0                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux4_4 and gf180mcu_fd_sc_mcu7t5v0__mux4_4 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (5)                                                                     |pfet_06v0 (5)                                                                     
nfet_06v0 (5)                                                                     |nfet_06v0 (5)                                                                     
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221_1                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221_1                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
C                                                                                 |C                                                                                 
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi221_1 and gf180mcu_fd_sc_mcu7t5v0__aoi221_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai22_4 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai22_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai22_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (16)                                                                    |pfet_06v0 (16)                                                                    
nfet_06v0 (16->4)                                                                 |nfet_06v0 (16->4)                                                                 
Number of devices: 20                                                             |Number of devices: 20                                                             
Number of nets: 18                                                                |Number of nets: 18                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 6 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai22_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai22_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VSS                                                                               |VSS                                                                               
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai22_4 and gf180mcu_fd_sc_mcu7t5v0__oai22_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__nor4_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor4_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor4_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (8->4)                                                                  |nfet_06v0 (8->4)                                                                  
pfet_06v0 (8)                                                                     |pfet_06v0 (8)                                                                     
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 7 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor4_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor4_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VNW                                                                               |VNW                                                                               
VDD                                                                               |VDD                                                                               
ZN                                                                                |ZN                                                                                
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
A4                                                                                |A4                                                                                
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor4_2 and gf180mcu_fd_sc_mcu7t5v0__nor4_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__xor2_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (9->6)                                                                  |nfet_06v0 (9->6)                                                                  
pfet_06v0 (9->6)                                                                  |pfet_06v0 (9->6)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_4                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_4                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
VDD                                                                               |VDD                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
Z                                                                                 |Z                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor2_4 and gf180mcu_fd_sc_mcu7t5v0__xor2_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv_3                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv_3                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (3->1)                                                                  |pfet_06v0 (3->1)                                                                  
nfet_06v0 (3->1)                                                                  |nfet_06v0 (3->1)                                                                  
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv_3                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv_3                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
I                                                                                 |I                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_3 and gf180mcu_fd_sc_mcu7t5v0__clkinv_3 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__oai31_2 (1):  Merged 5 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai31_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai31_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (8->7)                                                                  |pfet_06v0 (8->7)                                                                  
nfet_06v0 (8->4)                                                                  |nfet_06v0 (8->4)                                                                  
Number of devices: 11                                                             |Number of devices: 11                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 5 symmetries.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai31_2                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai31_2                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
ZN                                                                                |ZN                                                                                
VNW                                                                               |VNW                                                                               
B                                                                                 |B                                                                                 
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai31_2 and gf180mcu_fd_sc_mcu7t5v0__oai31_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (1):  Merged 19 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_8                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_8                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (11->2)                                                                 |nfet_06v0 (11->2)                                                                 
pfet_06v0 (12->2)                                                                 |pfet_06v0 (12->2)                                                                 
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf_8                                      |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf_8                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
I                                                                                 |I                                                                                 
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__buf_16 (1):  Merged 44 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_16                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_16                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (24->2)                                                                 |nfet_06v0 (24->2)                                                                 
pfet_06v0 (24->2)                                                                 |pfet_06v0 (24->2)                                                                 
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_16                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_16                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
I                                                                                 |I                                                                                 
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_16 and gf180mcu_fd_sc_mcu7t5v0__buf_16 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__and2_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and2_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and2_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
nfet_06v0 (4->3)                                                                  |nfet_06v0 (4->3)                                                                  
pfet_06v0 (4->3)                                                                  |pfet_06v0 (4->3)                                                                  
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and2_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and2_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPW                                                                               |VPW                                                                               
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
A2                                                                                |A2                                                                                
Z                                                                                 |Z                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and2_2 and gf180mcu_fd_sc_mcu7t5v0__and2_2 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or3_1                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or3_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (4)                                                                     |pfet_06v0 (4)                                                                     
nfet_06v0 (4)                                                                     |nfet_06v0 (4)                                                                     
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or3_1                                         |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or3_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
A1                                                                                |A1                                                                                
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or3_1 and gf180mcu_fd_sc_mcu7t5v0__or3_1 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__xor3_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor3_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor3_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (12->11)                                                                |pfet_06v0 (12->11)                                                                
nfet_06v0 (12->11)                                                                |nfet_06v0 (12->11)                                                                
Number of devices: 22                                                             |Number of devices: 22                                                             
Number of nets: 18                                                                |Number of nets: 18                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor3_2                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor3_2                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
A3                                                                                |A3                                                                                
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
Z                                                                                 |Z                                                                                 
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor3_2 and gf180mcu_fd_sc_mcu7t5v0__xor3_2 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (9->6)                                                                  |pfet_06v0 (9->6)                                                                  
nfet_06v0 (9->6)                                                                  |nfet_06v0 (9->6)                                                                  
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_4                                       |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_4                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VSS                                                                               |VSS                                                                               
VDD                                                                               |VDD                                                                               
VPW                                                                               |VPW                                                                               
VNW                                                                               |VNW                                                                               
ZN                                                                                |ZN                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xnor2_4 and gf180mcu_fd_sc_mcu7t5v0__xnor2_4 are equivalent.

Class gf180mcu_fd_sc_mcu7t5v0__buf_12 (1):  Merged 32 parallel devices.
Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_12                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_12                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
pfet_06v0 (18->2)                                                                 |pfet_06v0 (18->2)                                                                 
nfet_06v0 (18->2)                                                                 |nfet_06v0 (18->2)                                                                 
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_12                                        |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_12                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
I                                                                                 |I                                                                                 
VSS                                                                               |VSS                                                                               
VPW                                                                               |VPW                                                                               
Z                                                                                 |Z                                                                                 
VDD                                                                               |VDD                                                                               
VNW                                                                               |VNW                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_12 and gf180mcu_fd_sc_mcu7t5v0__buf_12 are equivalent.
Flattening unmatched subcell gf180mcu_fd_sc_mcu7t5v0__fill_1 in circuit user_proj_example (1)(2708 instances)
Flattening unmatched subcell gf180mcu_fd_sc_mcu7t5v0__fill_2 in circuit user_proj_example (1)(4401 instances)
Flattening unmatched subcell gf180mcu_fd_sc_mcu7t5v0__endcap in circuit user_proj_example (1)(880 instances)
Flattening unmatched subcell gf180mcu_fd_sc_mcu7t5v0__filltie in circuit user_proj_example (1)(31390 instances)

Cell user_proj_example (0) disconnected node: io_in[0]
Cell user_proj_example (0) disconnected node: io_in[10]
Cell user_proj_example (0) disconnected node: io_in[11]
Cell user_proj_example (0) disconnected node: io_in[12]
Cell user_proj_example (0) disconnected node: io_in[13]
Cell user_proj_example (0) disconnected node: io_in[14]
Cell user_proj_example (0) disconnected node: io_in[15]
Cell user_proj_example (0) disconnected node: io_in[1]
Cell user_proj_example (0) disconnected node: io_in[2]
Cell user_proj_example (0) disconnected node: io_in[3]
Cell user_proj_example (0) disconnected node: io_in[4]
Cell user_proj_example (0) disconnected node: io_in[5]
Cell user_proj_example (0) disconnected node: io_in[6]
Cell user_proj_example (0) disconnected node: io_in[7]
Cell user_proj_example (0) disconnected node: io_in[8]
Cell user_proj_example (0) disconnected node: io_in[9]
Cell user_proj_example (0) disconnected node: la_data_in[0]
Cell user_proj_example (0) disconnected node: la_data_in[10]
Cell user_proj_example (0) disconnected node: la_data_in[11]
Cell user_proj_example (0) disconnected node: la_data_in[12]
Cell user_proj_example (0) disconnected node: la_data_in[13]
Cell user_proj_example (0) disconnected node: la_data_in[14]
Cell user_proj_example (0) disconnected node: la_data_in[15]
Cell user_proj_example (0) disconnected node: la_data_in[16]
Cell user_proj_example (0) disconnected node: la_data_in[17]
Cell user_proj_example (0) disconnected node: la_data_in[18]
Cell user_proj_example (0) disconnected node: la_data_in[19]
Cell user_proj_example (0) disconnected node: la_data_in[1]
Cell user_proj_example (0) disconnected node: la_data_in[20]
Cell user_proj_example (0) disconnected node: la_data_in[21]
Cell user_proj_example (0) disconnected node: la_data_in[22]
Cell user_proj_example (0) disconnected node: la_data_in[23]
Cell user_proj_example (0) disconnected node: la_data_in[24]
Cell user_proj_example (0) disconnected node: la_data_in[25]
Cell user_proj_example (0) disconnected node: la_data_in[26]
Cell user_proj_example (0) disconnected node: la_data_in[27]
Cell user_proj_example (0) disconnected node: la_data_in[28]
Cell user_proj_example (0) disconnected node: la_data_in[29]
Cell user_proj_example (0) disconnected node: la_data_in[2]
Cell user_proj_example (0) disconnected node: la_data_in[30]
Cell user_proj_example (0) disconnected node: la_data_in[31]
Cell user_proj_example (0) disconnected node: la_data_in[32]
Cell user_proj_example (0) disconnected node: la_data_in[33]
Cell user_proj_example (0) disconnected node: la_data_in[34]
Cell user_proj_example (0) disconnected node: la_data_in[35]
Cell user_proj_example (0) disconnected node: la_data_in[36]
Cell user_proj_example (0) disconnected node: la_data_in[37]
Cell user_proj_example (0) disconnected node: la_data_in[38]
Cell user_proj_example (0) disconnected node: la_data_in[39]
Cell user_proj_example (0) disconnected node: la_data_in[3]
Cell user_proj_example (0) disconnected node: la_data_in[40]
Cell user_proj_example (0) disconnected node: la_data_in[41]
Cell user_proj_example (0) disconnected node: la_data_in[42]
Cell user_proj_example (0) disconnected node: la_data_in[43]
Cell user_proj_example (0) disconnected node: la_data_in[44]
Cell user_proj_example (0) disconnected node: la_data_in[45]
Cell user_proj_example (0) disconnected node: la_data_in[46]
Cell user_proj_example (0) disconnected node: la_data_in[47]
Cell user_proj_example (0) disconnected node: la_data_in[48]
Cell user_proj_example (0) disconnected node: la_data_in[49]
Cell user_proj_example (0) disconnected node: la_data_in[4]
Cell user_proj_example (0) disconnected node: la_data_in[50]
Cell user_proj_example (0) disconnected node: la_data_in[51]
Cell user_proj_example (0) disconnected node: la_data_in[52]
Cell user_proj_example (0) disconnected node: la_data_in[53]
Cell user_proj_example (0) disconnected node: la_data_in[54]
Cell user_proj_example (0) disconnected node: la_data_in[55]
Cell user_proj_example (0) disconnected node: la_data_in[56]
Cell user_proj_example (0) disconnected node: la_data_in[57]
Cell user_proj_example (0) disconnected node: la_data_in[58]
Cell user_proj_example (0) disconnected node: la_data_in[59]
Cell user_proj_example (0) disconnected node: la_data_in[5]
Cell user_proj_example (0) disconnected node: la_data_in[60]
Cell user_proj_example (0) disconnected node: la_data_in[61]
Cell user_proj_example (0) disconnected node: la_data_in[62]
Cell user_proj_example (0) disconnected node: la_data_in[63]
Cell user_proj_example (0) disconnected node: la_data_in[6]
Cell user_proj_example (0) disconnected node: la_data_in[7]
Cell user_proj_example (0) disconnected node: la_data_in[8]
Cell user_proj_example (0) disconnected node: la_data_in[9]
Cell user_proj_example (0) disconnected node: la_oenb[0]
Cell user_proj_example (0) disconnected node: la_oenb[10]
Cell user_proj_example (0) disconnected node: la_oenb[11]
Cell user_proj_example (0) disconnected node: la_oenb[12]
Cell user_proj_example (0) disconnected node: la_oenb[13]
Cell user_proj_example (0) disconnected node: la_oenb[14]
Cell user_proj_example (0) disconnected node: la_oenb[15]
Cell user_proj_example (0) disconnected node: la_oenb[16]
Cell user_proj_example (0) disconnected node: la_oenb[17]
Cell user_proj_example (0) disconnected node: la_oenb[18]
Cell user_proj_example (0) disconnected node: la_oenb[19]
Cell user_proj_example (0) disconnected node: la_oenb[1]
Cell user_proj_example (0) disconnected node: la_oenb[20]
Cell user_proj_example (0) disconnected node: la_oenb[21]
Cell user_proj_example (0) disconnected node: la_oenb[22]
Cell user_proj_example (0) disconnected node: la_oenb[23]
Cell user_proj_example (0) disconnected node: la_oenb[24]
Cell user_proj_example (0) disconnected node: la_oenb[25]
Cell user_proj_example (0) disconnected node: la_oenb[26]
Cell user_proj_example (0) disconnected node: la_oenb[27]
Cell user_proj_example (0) disconnected node: la_oenb[28]
Cell user_proj_example (0) disconnected node: la_oenb[29]
Cell user_proj_example (0) disconnected node: la_oenb[2]
Cell user_proj_example (0) disconnected node: la_oenb[30]
Cell user_proj_example (0) disconnected node: la_oenb[31]
Cell user_proj_example (0) disconnected node: la_oenb[32]
Cell user_proj_example (0) disconnected node: la_oenb[33]
Cell user_proj_example (0) disconnected node: la_oenb[34]
Cell user_proj_example (0) disconnected node: la_oenb[35]
Cell user_proj_example (0) disconnected node: la_oenb[36]
Cell user_proj_example (0) disconnected node: la_oenb[37]
Cell user_proj_example (0) disconnected node: la_oenb[38]
Cell user_proj_example (0) disconnected node: la_oenb[39]
Cell user_proj_example (0) disconnected node: la_oenb[3]
Cell user_proj_example (0) disconnected node: la_oenb[40]
Cell user_proj_example (0) disconnected node: la_oenb[41]
Cell user_proj_example (0) disconnected node: la_oenb[42]
Cell user_proj_example (0) disconnected node: la_oenb[43]
Cell user_proj_example (0) disconnected node: la_oenb[44]
Cell user_proj_example (0) disconnected node: la_oenb[45]
Cell user_proj_example (0) disconnected node: la_oenb[46]
Cell user_proj_example (0) disconnected node: la_oenb[47]
Cell user_proj_example (0) disconnected node: la_oenb[48]
Cell user_proj_example (0) disconnected node: la_oenb[49]
Cell user_proj_example (0) disconnected node: la_oenb[4]
Cell user_proj_example (0) disconnected node: la_oenb[50]
Cell user_proj_example (0) disconnected node: la_oenb[51]
Cell user_proj_example (0) disconnected node: la_oenb[52]
Cell user_proj_example (0) disconnected node: la_oenb[53]
Cell user_proj_example (0) disconnected node: la_oenb[54]
Cell user_proj_example (0) disconnected node: la_oenb[55]
Cell user_proj_example (0) disconnected node: la_oenb[56]
Cell user_proj_example (0) disconnected node: la_oenb[57]
Cell user_proj_example (0) disconnected node: la_oenb[58]
Cell user_proj_example (0) disconnected node: la_oenb[59]
Cell user_proj_example (0) disconnected node: la_oenb[5]
Cell user_proj_example (0) disconnected node: la_oenb[60]
Cell user_proj_example (0) disconnected node: la_oenb[61]
Cell user_proj_example (0) disconnected node: la_oenb[62]
Cell user_proj_example (0) disconnected node: la_oenb[63]
Cell user_proj_example (0) disconnected node: la_oenb[6]
Cell user_proj_example (0) disconnected node: la_oenb[7]
Cell user_proj_example (0) disconnected node: la_oenb[8]
Cell user_proj_example (0) disconnected node: la_oenb[9]
Cell user_proj_example (0) disconnected node: wbs_sel_i[0]
Cell user_proj_example (0) disconnected node: wbs_sel_i[3]
Cell user_proj_example (1) disconnected node: io_in[15]
Cell user_proj_example (1) disconnected node: io_in[14]
Cell user_proj_example (1) disconnected node: io_in[13]
Cell user_proj_example (1) disconnected node: io_in[12]
Cell user_proj_example (1) disconnected node: io_in[11]
Cell user_proj_example (1) disconnected node: io_in[10]
Cell user_proj_example (1) disconnected node: io_in[9]
Cell user_proj_example (1) disconnected node: io_in[8]
Cell user_proj_example (1) disconnected node: io_in[7]
Cell user_proj_example (1) disconnected node: io_in[6]
Cell user_proj_example (1) disconnected node: io_in[5]
Cell user_proj_example (1) disconnected node: io_in[4]
Cell user_proj_example (1) disconnected node: io_in[3]
Cell user_proj_example (1) disconnected node: io_in[2]
Cell user_proj_example (1) disconnected node: io_in[1]
Cell user_proj_example (1) disconnected node: io_in[0]
Cell user_proj_example (1) disconnected node: la_data_in[63]
Cell user_proj_example (1) disconnected node: la_data_in[62]
Cell user_proj_example (1) disconnected node: la_data_in[61]
Cell user_proj_example (1) disconnected node: la_data_in[60]
Cell user_proj_example (1) disconnected node: la_data_in[59]
Cell user_proj_example (1) disconnected node: la_data_in[58]
Cell user_proj_example (1) disconnected node: la_data_in[57]
Cell user_proj_example (1) disconnected node: la_data_in[56]
Cell user_proj_example (1) disconnected node: la_data_in[55]
Cell user_proj_example (1) disconnected node: la_data_in[54]
Cell user_proj_example (1) disconnected node: la_data_in[53]
Cell user_proj_example (1) disconnected node: la_data_in[52]
Cell user_proj_example (1) disconnected node: la_data_in[51]
Cell user_proj_example (1) disconnected node: la_data_in[50]
Cell user_proj_example (1) disconnected node: la_data_in[49]
Cell user_proj_example (1) disconnected node: la_data_in[48]
Cell user_proj_example (1) disconnected node: la_data_in[47]
Cell user_proj_example (1) disconnected node: la_data_in[46]
Cell user_proj_example (1) disconnected node: la_data_in[45]
Cell user_proj_example (1) disconnected node: la_data_in[44]
Cell user_proj_example (1) disconnected node: la_data_in[43]
Cell user_proj_example (1) disconnected node: la_data_in[42]
Cell user_proj_example (1) disconnected node: la_data_in[41]
Cell user_proj_example (1) disconnected node: la_data_in[40]
Cell user_proj_example (1) disconnected node: la_data_in[39]
Cell user_proj_example (1) disconnected node: la_data_in[38]
Cell user_proj_example (1) disconnected node: la_data_in[37]
Cell user_proj_example (1) disconnected node: la_data_in[36]
Cell user_proj_example (1) disconnected node: la_data_in[35]
Cell user_proj_example (1) disconnected node: la_data_in[34]
Cell user_proj_example (1) disconnected node: la_data_in[33]
Cell user_proj_example (1) disconnected node: la_data_in[32]
Cell user_proj_example (1) disconnected node: la_data_in[31]
Cell user_proj_example (1) disconnected node: la_data_in[30]
Cell user_proj_example (1) disconnected node: la_data_in[29]
Cell user_proj_example (1) disconnected node: la_data_in[28]
Cell user_proj_example (1) disconnected node: la_data_in[27]
Cell user_proj_example (1) disconnected node: la_data_in[26]
Cell user_proj_example (1) disconnected node: la_data_in[25]
Cell user_proj_example (1) disconnected node: la_data_in[24]
Cell user_proj_example (1) disconnected node: la_data_in[23]
Cell user_proj_example (1) disconnected node: la_data_in[22]
Cell user_proj_example (1) disconnected node: la_data_in[21]
Cell user_proj_example (1) disconnected node: la_data_in[20]
Cell user_proj_example (1) disconnected node: la_data_in[19]
Cell user_proj_example (1) disconnected node: la_data_in[18]
Cell user_proj_example (1) disconnected node: la_data_in[17]
Cell user_proj_example (1) disconnected node: la_data_in[16]
Cell user_proj_example (1) disconnected node: la_data_in[15]
Cell user_proj_example (1) disconnected node: la_data_in[14]
Cell user_proj_example (1) disconnected node: la_data_in[13]
Cell user_proj_example (1) disconnected node: la_data_in[12]
Cell user_proj_example (1) disconnected node: la_data_in[11]
Cell user_proj_example (1) disconnected node: la_data_in[10]
Cell user_proj_example (1) disconnected node: la_data_in[9]
Cell user_proj_example (1) disconnected node: la_data_in[8]
Cell user_proj_example (1) disconnected node: la_data_in[7]
Cell user_proj_example (1) disconnected node: la_data_in[6]
Cell user_proj_example (1) disconnected node: la_data_in[5]
Cell user_proj_example (1) disconnected node: la_data_in[4]
Cell user_proj_example (1) disconnected node: la_data_in[3]
Cell user_proj_example (1) disconnected node: la_data_in[2]
Cell user_proj_example (1) disconnected node: la_data_in[1]
Cell user_proj_example (1) disconnected node: la_data_in[0]
Cell user_proj_example (1) disconnected node: la_oenb[63]
Cell user_proj_example (1) disconnected node: la_oenb[62]
Cell user_proj_example (1) disconnected node: la_oenb[61]
Cell user_proj_example (1) disconnected node: la_oenb[60]
Cell user_proj_example (1) disconnected node: la_oenb[59]
Cell user_proj_example (1) disconnected node: la_oenb[58]
Cell user_proj_example (1) disconnected node: la_oenb[57]
Cell user_proj_example (1) disconnected node: la_oenb[56]
Cell user_proj_example (1) disconnected node: la_oenb[55]
Cell user_proj_example (1) disconnected node: la_oenb[54]
Cell user_proj_example (1) disconnected node: la_oenb[53]
Cell user_proj_example (1) disconnected node: la_oenb[52]
Cell user_proj_example (1) disconnected node: la_oenb[51]
Cell user_proj_example (1) disconnected node: la_oenb[50]
Cell user_proj_example (1) disconnected node: la_oenb[49]
Cell user_proj_example (1) disconnected node: la_oenb[48]
Cell user_proj_example (1) disconnected node: la_oenb[47]
Cell user_proj_example (1) disconnected node: la_oenb[46]
Cell user_proj_example (1) disconnected node: la_oenb[45]
Cell user_proj_example (1) disconnected node: la_oenb[44]
Cell user_proj_example (1) disconnected node: la_oenb[43]
Cell user_proj_example (1) disconnected node: la_oenb[42]
Cell user_proj_example (1) disconnected node: la_oenb[41]
Cell user_proj_example (1) disconnected node: la_oenb[40]
Cell user_proj_example (1) disconnected node: la_oenb[39]
Cell user_proj_example (1) disconnected node: la_oenb[38]
Cell user_proj_example (1) disconnected node: la_oenb[37]
Cell user_proj_example (1) disconnected node: la_oenb[36]
Cell user_proj_example (1) disconnected node: la_oenb[35]
Cell user_proj_example (1) disconnected node: la_oenb[34]
Cell user_proj_example (1) disconnected node: la_oenb[33]
Cell user_proj_example (1) disconnected node: la_oenb[32]
Cell user_proj_example (1) disconnected node: la_oenb[31]
Cell user_proj_example (1) disconnected node: la_oenb[30]
Cell user_proj_example (1) disconnected node: la_oenb[29]
Cell user_proj_example (1) disconnected node: la_oenb[28]
Cell user_proj_example (1) disconnected node: la_oenb[27]
Cell user_proj_example (1) disconnected node: la_oenb[26]
Cell user_proj_example (1) disconnected node: la_oenb[25]
Cell user_proj_example (1) disconnected node: la_oenb[24]
Cell user_proj_example (1) disconnected node: la_oenb[23]
Cell user_proj_example (1) disconnected node: la_oenb[22]
Cell user_proj_example (1) disconnected node: la_oenb[21]
Cell user_proj_example (1) disconnected node: la_oenb[20]
Cell user_proj_example (1) disconnected node: la_oenb[19]
Cell user_proj_example (1) disconnected node: la_oenb[18]
Cell user_proj_example (1) disconnected node: la_oenb[17]
Cell user_proj_example (1) disconnected node: la_oenb[16]
Cell user_proj_example (1) disconnected node: la_oenb[15]
Cell user_proj_example (1) disconnected node: la_oenb[14]
Cell user_proj_example (1) disconnected node: la_oenb[13]
Cell user_proj_example (1) disconnected node: la_oenb[12]
Cell user_proj_example (1) disconnected node: la_oenb[11]
Cell user_proj_example (1) disconnected node: la_oenb[10]
Cell user_proj_example (1) disconnected node: la_oenb[9]
Cell user_proj_example (1) disconnected node: la_oenb[8]
Cell user_proj_example (1) disconnected node: la_oenb[7]
Cell user_proj_example (1) disconnected node: la_oenb[6]
Cell user_proj_example (1) disconnected node: la_oenb[5]
Cell user_proj_example (1) disconnected node: la_oenb[4]
Cell user_proj_example (1) disconnected node: la_oenb[3]
Cell user_proj_example (1) disconnected node: la_oenb[2]
Cell user_proj_example (1) disconnected node: la_oenb[1]
Cell user_proj_example (1) disconnected node: la_oenb[0]
Cell user_proj_example (1) disconnected node: wbs_sel_i[3]
Cell user_proj_example (1) disconnected node: wbs_sel_i[0]
Class user_proj_example (0):  Merged 65157 parallel devices.
Class user_proj_example (1):  Merged 65157 parallel devices.
Cell user_proj_example (0) disconnected node: io_in[0]
Cell user_proj_example (0) disconnected node: io_in[10]
Cell user_proj_example (0) disconnected node: io_in[11]
Cell user_proj_example (0) disconnected node: io_in[12]
Cell user_proj_example (0) disconnected node: io_in[13]
Cell user_proj_example (0) disconnected node: io_in[14]
Cell user_proj_example (0) disconnected node: io_in[15]
Cell user_proj_example (0) disconnected node: io_in[1]
Cell user_proj_example (0) disconnected node: io_in[2]
Cell user_proj_example (0) disconnected node: io_in[3]
Cell user_proj_example (0) disconnected node: io_in[4]
Cell user_proj_example (0) disconnected node: io_in[5]
Cell user_proj_example (0) disconnected node: io_in[6]
Cell user_proj_example (0) disconnected node: io_in[7]
Cell user_proj_example (0) disconnected node: io_in[8]
Cell user_proj_example (0) disconnected node: io_in[9]
Cell user_proj_example (0) disconnected node: la_data_in[0]
Cell user_proj_example (0) disconnected node: la_data_in[10]
Cell user_proj_example (0) disconnected node: la_data_in[11]
Cell user_proj_example (0) disconnected node: la_data_in[12]
Cell user_proj_example (0) disconnected node: la_data_in[13]
Cell user_proj_example (0) disconnected node: la_data_in[14]
Cell user_proj_example (0) disconnected node: la_data_in[15]
Cell user_proj_example (0) disconnected node: la_data_in[16]
Cell user_proj_example (0) disconnected node: la_data_in[17]
Cell user_proj_example (0) disconnected node: la_data_in[18]
Cell user_proj_example (0) disconnected node: la_data_in[19]
Cell user_proj_example (0) disconnected node: la_data_in[1]
Cell user_proj_example (0) disconnected node: la_data_in[20]
Cell user_proj_example (0) disconnected node: la_data_in[21]
Cell user_proj_example (0) disconnected node: la_data_in[22]
Cell user_proj_example (0) disconnected node: la_data_in[23]
Cell user_proj_example (0) disconnected node: la_data_in[24]
Cell user_proj_example (0) disconnected node: la_data_in[25]
Cell user_proj_example (0) disconnected node: la_data_in[26]
Cell user_proj_example (0) disconnected node: la_data_in[27]
Cell user_proj_example (0) disconnected node: la_data_in[28]
Cell user_proj_example (0) disconnected node: la_data_in[29]
Cell user_proj_example (0) disconnected node: la_data_in[2]
Cell user_proj_example (0) disconnected node: la_data_in[30]
Cell user_proj_example (0) disconnected node: la_data_in[31]
Cell user_proj_example (0) disconnected node: la_data_in[32]
Cell user_proj_example (0) disconnected node: la_data_in[33]
Cell user_proj_example (0) disconnected node: la_data_in[34]
Cell user_proj_example (0) disconnected node: la_data_in[35]
Cell user_proj_example (0) disconnected node: la_data_in[36]
Cell user_proj_example (0) disconnected node: la_data_in[37]
Cell user_proj_example (0) disconnected node: la_data_in[38]
Cell user_proj_example (0) disconnected node: la_data_in[39]
Cell user_proj_example (0) disconnected node: la_data_in[3]
Cell user_proj_example (0) disconnected node: la_data_in[40]
Cell user_proj_example (0) disconnected node: la_data_in[41]
Cell user_proj_example (0) disconnected node: la_data_in[42]
Cell user_proj_example (0) disconnected node: la_data_in[43]
Cell user_proj_example (0) disconnected node: la_data_in[44]
Cell user_proj_example (0) disconnected node: la_data_in[45]
Cell user_proj_example (0) disconnected node: la_data_in[46]
Cell user_proj_example (0) disconnected node: la_data_in[47]
Cell user_proj_example (0) disconnected node: la_data_in[48]
Cell user_proj_example (0) disconnected node: la_data_in[49]
Cell user_proj_example (0) disconnected node: la_data_in[4]
Cell user_proj_example (0) disconnected node: la_data_in[50]
Cell user_proj_example (0) disconnected node: la_data_in[51]
Cell user_proj_example (0) disconnected node: la_data_in[52]
Cell user_proj_example (0) disconnected node: la_data_in[53]
Cell user_proj_example (0) disconnected node: la_data_in[54]
Cell user_proj_example (0) disconnected node: la_data_in[55]
Cell user_proj_example (0) disconnected node: la_data_in[56]
Cell user_proj_example (0) disconnected node: la_data_in[57]
Cell user_proj_example (0) disconnected node: la_data_in[58]
Cell user_proj_example (0) disconnected node: la_data_in[59]
Cell user_proj_example (0) disconnected node: la_data_in[5]
Cell user_proj_example (0) disconnected node: la_data_in[60]
Cell user_proj_example (0) disconnected node: la_data_in[61]
Cell user_proj_example (0) disconnected node: la_data_in[62]
Cell user_proj_example (0) disconnected node: la_data_in[63]
Cell user_proj_example (0) disconnected node: la_data_in[6]
Cell user_proj_example (0) disconnected node: la_data_in[7]
Cell user_proj_example (0) disconnected node: la_data_in[8]
Cell user_proj_example (0) disconnected node: la_data_in[9]
Cell user_proj_example (0) disconnected node: la_oenb[0]
Cell user_proj_example (0) disconnected node: la_oenb[10]
Cell user_proj_example (0) disconnected node: la_oenb[11]
Cell user_proj_example (0) disconnected node: la_oenb[12]
Cell user_proj_example (0) disconnected node: la_oenb[13]
Cell user_proj_example (0) disconnected node: la_oenb[14]
Cell user_proj_example (0) disconnected node: la_oenb[15]
Cell user_proj_example (0) disconnected node: la_oenb[16]
Cell user_proj_example (0) disconnected node: la_oenb[17]
Cell user_proj_example (0) disconnected node: la_oenb[18]
Cell user_proj_example (0) disconnected node: la_oenb[19]
Cell user_proj_example (0) disconnected node: la_oenb[1]
Cell user_proj_example (0) disconnected node: la_oenb[20]
Cell user_proj_example (0) disconnected node: la_oenb[21]
Cell user_proj_example (0) disconnected node: la_oenb[22]
Cell user_proj_example (0) disconnected node: la_oenb[23]
Cell user_proj_example (0) disconnected node: la_oenb[24]
Cell user_proj_example (0) disconnected node: la_oenb[25]
Cell user_proj_example (0) disconnected node: la_oenb[26]
Cell user_proj_example (0) disconnected node: la_oenb[27]
Cell user_proj_example (0) disconnected node: la_oenb[28]
Cell user_proj_example (0) disconnected node: la_oenb[29]
Cell user_proj_example (0) disconnected node: la_oenb[2]
Cell user_proj_example (0) disconnected node: la_oenb[30]
Cell user_proj_example (0) disconnected node: la_oenb[31]
Cell user_proj_example (0) disconnected node: la_oenb[32]
Cell user_proj_example (0) disconnected node: la_oenb[33]
Cell user_proj_example (0) disconnected node: la_oenb[34]
Cell user_proj_example (0) disconnected node: la_oenb[35]
Cell user_proj_example (0) disconnected node: la_oenb[36]
Cell user_proj_example (0) disconnected node: la_oenb[37]
Cell user_proj_example (0) disconnected node: la_oenb[38]
Cell user_proj_example (0) disconnected node: la_oenb[39]
Cell user_proj_example (0) disconnected node: la_oenb[3]
Cell user_proj_example (0) disconnected node: la_oenb[40]
Cell user_proj_example (0) disconnected node: la_oenb[41]
Cell user_proj_example (0) disconnected node: la_oenb[42]
Cell user_proj_example (0) disconnected node: la_oenb[43]
Cell user_proj_example (0) disconnected node: la_oenb[44]
Cell user_proj_example (0) disconnected node: la_oenb[45]
Cell user_proj_example (0) disconnected node: la_oenb[46]
Cell user_proj_example (0) disconnected node: la_oenb[47]
Cell user_proj_example (0) disconnected node: la_oenb[48]
Cell user_proj_example (0) disconnected node: la_oenb[49]
Cell user_proj_example (0) disconnected node: la_oenb[4]
Cell user_proj_example (0) disconnected node: la_oenb[50]
Cell user_proj_example (0) disconnected node: la_oenb[51]
Cell user_proj_example (0) disconnected node: la_oenb[52]
Cell user_proj_example (0) disconnected node: la_oenb[53]
Cell user_proj_example (0) disconnected node: la_oenb[54]
Cell user_proj_example (0) disconnected node: la_oenb[55]
Cell user_proj_example (0) disconnected node: la_oenb[56]
Cell user_proj_example (0) disconnected node: la_oenb[57]
Cell user_proj_example (0) disconnected node: la_oenb[58]
Cell user_proj_example (0) disconnected node: la_oenb[59]
Cell user_proj_example (0) disconnected node: la_oenb[5]
Cell user_proj_example (0) disconnected node: la_oenb[60]
Cell user_proj_example (0) disconnected node: la_oenb[61]
Cell user_proj_example (0) disconnected node: la_oenb[62]
Cell user_proj_example (0) disconnected node: la_oenb[63]
Cell user_proj_example (0) disconnected node: la_oenb[6]
Cell user_proj_example (0) disconnected node: la_oenb[7]
Cell user_proj_example (0) disconnected node: la_oenb[8]
Cell user_proj_example (0) disconnected node: la_oenb[9]
Cell user_proj_example (0) disconnected node: wbs_sel_i[0]
Cell user_proj_example (0) disconnected node: wbs_sel_i[3]
Cell user_proj_example (1) disconnected node: io_in[15]
Cell user_proj_example (1) disconnected node: io_in[14]
Cell user_proj_example (1) disconnected node: io_in[13]
Cell user_proj_example (1) disconnected node: io_in[12]
Cell user_proj_example (1) disconnected node: io_in[11]
Cell user_proj_example (1) disconnected node: io_in[10]
Cell user_proj_example (1) disconnected node: io_in[9]
Cell user_proj_example (1) disconnected node: io_in[8]
Cell user_proj_example (1) disconnected node: io_in[7]
Cell user_proj_example (1) disconnected node: io_in[6]
Cell user_proj_example (1) disconnected node: io_in[5]
Cell user_proj_example (1) disconnected node: io_in[4]
Cell user_proj_example (1) disconnected node: io_in[3]
Cell user_proj_example (1) disconnected node: io_in[2]
Cell user_proj_example (1) disconnected node: io_in[1]
Cell user_proj_example (1) disconnected node: io_in[0]
Cell user_proj_example (1) disconnected node: la_data_in[63]
Cell user_proj_example (1) disconnected node: la_data_in[62]
Cell user_proj_example (1) disconnected node: la_data_in[61]
Cell user_proj_example (1) disconnected node: la_data_in[60]
Cell user_proj_example (1) disconnected node: la_data_in[59]
Cell user_proj_example (1) disconnected node: la_data_in[58]
Cell user_proj_example (1) disconnected node: la_data_in[57]
Cell user_proj_example (1) disconnected node: la_data_in[56]
Cell user_proj_example (1) disconnected node: la_data_in[55]
Cell user_proj_example (1) disconnected node: la_data_in[54]
Cell user_proj_example (1) disconnected node: la_data_in[53]
Cell user_proj_example (1) disconnected node: la_data_in[52]
Cell user_proj_example (1) disconnected node: la_data_in[51]
Cell user_proj_example (1) disconnected node: la_data_in[50]
Cell user_proj_example (1) disconnected node: la_data_in[49]
Cell user_proj_example (1) disconnected node: la_data_in[48]
Cell user_proj_example (1) disconnected node: la_data_in[47]
Cell user_proj_example (1) disconnected node: la_data_in[46]
Cell user_proj_example (1) disconnected node: la_data_in[45]
Cell user_proj_example (1) disconnected node: la_data_in[44]
Cell user_proj_example (1) disconnected node: la_data_in[43]
Cell user_proj_example (1) disconnected node: la_data_in[42]
Cell user_proj_example (1) disconnected node: la_data_in[41]
Cell user_proj_example (1) disconnected node: la_data_in[40]
Cell user_proj_example (1) disconnected node: la_data_in[39]
Cell user_proj_example (1) disconnected node: la_data_in[38]
Cell user_proj_example (1) disconnected node: la_data_in[37]
Cell user_proj_example (1) disconnected node: la_data_in[36]
Cell user_proj_example (1) disconnected node: la_data_in[35]
Cell user_proj_example (1) disconnected node: la_data_in[34]
Cell user_proj_example (1) disconnected node: la_data_in[33]
Cell user_proj_example (1) disconnected node: la_data_in[32]
Cell user_proj_example (1) disconnected node: la_data_in[31]
Cell user_proj_example (1) disconnected node: la_data_in[30]
Cell user_proj_example (1) disconnected node: la_data_in[29]
Cell user_proj_example (1) disconnected node: la_data_in[28]
Cell user_proj_example (1) disconnected node: la_data_in[27]
Cell user_proj_example (1) disconnected node: la_data_in[26]
Cell user_proj_example (1) disconnected node: la_data_in[25]
Cell user_proj_example (1) disconnected node: la_data_in[24]
Cell user_proj_example (1) disconnected node: la_data_in[23]
Cell user_proj_example (1) disconnected node: la_data_in[22]
Cell user_proj_example (1) disconnected node: la_data_in[21]
Cell user_proj_example (1) disconnected node: la_data_in[20]
Cell user_proj_example (1) disconnected node: la_data_in[19]
Cell user_proj_example (1) disconnected node: la_data_in[18]
Cell user_proj_example (1) disconnected node: la_data_in[17]
Cell user_proj_example (1) disconnected node: la_data_in[16]
Cell user_proj_example (1) disconnected node: la_data_in[15]
Cell user_proj_example (1) disconnected node: la_data_in[14]
Cell user_proj_example (1) disconnected node: la_data_in[13]
Cell user_proj_example (1) disconnected node: la_data_in[12]
Cell user_proj_example (1) disconnected node: la_data_in[11]
Cell user_proj_example (1) disconnected node: la_data_in[10]
Cell user_proj_example (1) disconnected node: la_data_in[9]
Cell user_proj_example (1) disconnected node: la_data_in[8]
Cell user_proj_example (1) disconnected node: la_data_in[7]
Cell user_proj_example (1) disconnected node: la_data_in[6]
Cell user_proj_example (1) disconnected node: la_data_in[5]
Cell user_proj_example (1) disconnected node: la_data_in[4]
Cell user_proj_example (1) disconnected node: la_data_in[3]
Cell user_proj_example (1) disconnected node: la_data_in[2]
Cell user_proj_example (1) disconnected node: la_data_in[1]
Cell user_proj_example (1) disconnected node: la_data_in[0]
Cell user_proj_example (1) disconnected node: la_oenb[63]
Cell user_proj_example (1) disconnected node: la_oenb[62]
Cell user_proj_example (1) disconnected node: la_oenb[61]
Cell user_proj_example (1) disconnected node: la_oenb[60]
Cell user_proj_example (1) disconnected node: la_oenb[59]
Cell user_proj_example (1) disconnected node: la_oenb[58]
Cell user_proj_example (1) disconnected node: la_oenb[57]
Cell user_proj_example (1) disconnected node: la_oenb[56]
Cell user_proj_example (1) disconnected node: la_oenb[55]
Cell user_proj_example (1) disconnected node: la_oenb[54]
Cell user_proj_example (1) disconnected node: la_oenb[53]
Cell user_proj_example (1) disconnected node: la_oenb[52]
Cell user_proj_example (1) disconnected node: la_oenb[51]
Cell user_proj_example (1) disconnected node: la_oenb[50]
Cell user_proj_example (1) disconnected node: la_oenb[49]
Cell user_proj_example (1) disconnected node: la_oenb[48]
Cell user_proj_example (1) disconnected node: la_oenb[47]
Cell user_proj_example (1) disconnected node: la_oenb[46]
Cell user_proj_example (1) disconnected node: la_oenb[45]
Cell user_proj_example (1) disconnected node: la_oenb[44]
Cell user_proj_example (1) disconnected node: la_oenb[43]
Cell user_proj_example (1) disconnected node: la_oenb[42]
Cell user_proj_example (1) disconnected node: la_oenb[41]
Cell user_proj_example (1) disconnected node: la_oenb[40]
Cell user_proj_example (1) disconnected node: la_oenb[39]
Cell user_proj_example (1) disconnected node: la_oenb[38]
Cell user_proj_example (1) disconnected node: la_oenb[37]
Cell user_proj_example (1) disconnected node: la_oenb[36]
Cell user_proj_example (1) disconnected node: la_oenb[35]
Cell user_proj_example (1) disconnected node: la_oenb[34]
Cell user_proj_example (1) disconnected node: la_oenb[33]
Cell user_proj_example (1) disconnected node: la_oenb[32]
Cell user_proj_example (1) disconnected node: la_oenb[31]
Cell user_proj_example (1) disconnected node: la_oenb[30]
Cell user_proj_example (1) disconnected node: la_oenb[29]
Cell user_proj_example (1) disconnected node: la_oenb[28]
Cell user_proj_example (1) disconnected node: la_oenb[27]
Cell user_proj_example (1) disconnected node: la_oenb[26]
Cell user_proj_example (1) disconnected node: la_oenb[25]
Cell user_proj_example (1) disconnected node: la_oenb[24]
Cell user_proj_example (1) disconnected node: la_oenb[23]
Cell user_proj_example (1) disconnected node: la_oenb[22]
Cell user_proj_example (1) disconnected node: la_oenb[21]
Cell user_proj_example (1) disconnected node: la_oenb[20]
Cell user_proj_example (1) disconnected node: la_oenb[19]
Cell user_proj_example (1) disconnected node: la_oenb[18]
Cell user_proj_example (1) disconnected node: la_oenb[17]
Cell user_proj_example (1) disconnected node: la_oenb[16]
Cell user_proj_example (1) disconnected node: la_oenb[15]
Cell user_proj_example (1) disconnected node: la_oenb[14]
Cell user_proj_example (1) disconnected node: la_oenb[13]
Cell user_proj_example (1) disconnected node: la_oenb[12]
Cell user_proj_example (1) disconnected node: la_oenb[11]
Cell user_proj_example (1) disconnected node: la_oenb[10]
Cell user_proj_example (1) disconnected node: la_oenb[9]
Cell user_proj_example (1) disconnected node: la_oenb[8]
Cell user_proj_example (1) disconnected node: la_oenb[7]
Cell user_proj_example (1) disconnected node: la_oenb[6]
Cell user_proj_example (1) disconnected node: la_oenb[5]
Cell user_proj_example (1) disconnected node: la_oenb[4]
Cell user_proj_example (1) disconnected node: la_oenb[3]
Cell user_proj_example (1) disconnected node: la_oenb[2]
Cell user_proj_example (1) disconnected node: la_oenb[1]
Cell user_proj_example (1) disconnected node: la_oenb[0]
Cell user_proj_example (1) disconnected node: wbs_sel_i[3]
Cell user_proj_example (1) disconnected node: wbs_sel_i[0]
Subcircuit summary:
Circuit 1: user_proj_example                                                      |Circuit 2: user_proj_example                                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (31060->1)                                     |gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (31060->1)                                     
gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (29367->1)                                    |gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (29367->1)                                    
gf180mcu_fd_sc_mcu7t5v0__antenna (3601->1068)                                     |gf180mcu_fd_sc_mcu7t5v0__antenna (3601->1068)                                     
gf180mcu_fd_sc_mcu7t5v0__oai21_1 (137)                                            |gf180mcu_fd_sc_mcu7t5v0__oai21_1 (137)                                            
gf180mcu_fd_sc_mcu7t5v0__buf_1 (403)                                              |gf180mcu_fd_sc_mcu7t5v0__buf_1 (403)                                              
gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (276)                                           |gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (276)                                           
gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (887->1)                                       |gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (887->1)                                       
gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (178)                                           |gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (178)                                           
gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (547->1)                                      |gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (547->1)                                      
gf180mcu_fd_sc_mcu7t5v0__mux2_2 (106)                                             |gf180mcu_fd_sc_mcu7t5v0__mux2_2 (106)                                             
gf180mcu_fd_sc_mcu7t5v0__dffq_1 (68)                                              |gf180mcu_fd_sc_mcu7t5v0__dffq_1 (68)                                              
gf180mcu_fd_sc_mcu7t5v0__nand4_2 (318)                                            |gf180mcu_fd_sc_mcu7t5v0__nand4_2 (318)                                            
gf180mcu_fd_sc_mcu7t5v0__buf_2 (368)                                              |gf180mcu_fd_sc_mcu7t5v0__buf_2 (368)                                              
gf180mcu_fd_sc_mcu7t5v0__dffq_2 (82)                                              |gf180mcu_fd_sc_mcu7t5v0__dffq_2 (82)                                              
gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (272)                                            |gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (272)                                            
gf180mcu_fd_sc_mcu7t5v0__nand2_1 (434)                                            |gf180mcu_fd_sc_mcu7t5v0__nand2_1 (434)                                            
gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (768->1)                                      |gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (768->1)                                      
gf180mcu_fd_sc_mcu7t5v0__buf_3 (66)                                               |gf180mcu_fd_sc_mcu7t5v0__buf_3 (66)                                               
gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (244)                                           |gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (244)                                           
gf180mcu_fd_sc_mcu7t5v0__oai21_2 (13)                                             |gf180mcu_fd_sc_mcu7t5v0__oai21_2 (13)                                             
gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (116)                                           |gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (116)                                           
gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (132)                                           |gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (132)                                           
gf180mcu_fd_sc_mcu7t5v0__buf_4 (66)                                               |gf180mcu_fd_sc_mcu7t5v0__buf_4 (66)                                               
gf180mcu_fd_sc_mcu7t5v0__nand3_2 (2)                                              |gf180mcu_fd_sc_mcu7t5v0__nand3_2 (2)                                              
gf180mcu_fd_sc_mcu7t5v0__and2_1 (39)                                              |gf180mcu_fd_sc_mcu7t5v0__and2_1 (39)                                              
gf180mcu_fd_sc_mcu7t5v0__nor2_1 (100)                                             |gf180mcu_fd_sc_mcu7t5v0__nor2_1 (100)                                             
gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (209)                                            |gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (209)                                            
gf180mcu_fd_sc_mcu7t5v0__oai22_1 (9)                                              |gf180mcu_fd_sc_mcu7t5v0__oai22_1 (9)                                              
gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (8)                                             |gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (8)                                             
gf180mcu_fd_sc_mcu7t5v0__nor3_4 (5)                                               |gf180mcu_fd_sc_mcu7t5v0__nor3_4 (5)                                               
gf180mcu_fd_sc_mcu7t5v0__tiel (51)                                                |gf180mcu_fd_sc_mcu7t5v0__tiel (51)                                                
gf180mcu_fd_sc_mcu7t5v0__nor2_2 (7)                                               |gf180mcu_fd_sc_mcu7t5v0__nor2_2 (7)                                               
gf180mcu_fd_sc_mcu7t5v0__xor2_1 (87)                                              |gf180mcu_fd_sc_mcu7t5v0__xor2_1 (87)                                              
gf180mcu_fd_sc_mcu7t5v0__nand4_4 (279)                                            |gf180mcu_fd_sc_mcu7t5v0__nand4_4 (279)                                            
gf180mcu_fd_sc_mcu7t5v0__inv_1 (15)                                               |gf180mcu_fd_sc_mcu7t5v0__inv_1 (15)                                               
gf180mcu_fd_sc_mcu7t5v0__nand4_1 (20)                                             |gf180mcu_fd_sc_mcu7t5v0__nand4_1 (20)                                             
gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (44)                                              |gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (44)                                              
gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (24)                                              |gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (24)                                              
gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (39)                                           |gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (39)                                           
gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (4)                                              |gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (4)                                              
gf180mcu_fd_sc_mcu7t5v0__dffq_4 (30)                                              |gf180mcu_fd_sc_mcu7t5v0__dffq_4 (30)                                              
gf180mcu_fd_sc_mcu7t5v0__buf_8 (81)                                               |gf180mcu_fd_sc_mcu7t5v0__buf_8 (81)                                               
gf180mcu_fd_sc_mcu7t5v0__inv_2 (2)                                                |gf180mcu_fd_sc_mcu7t5v0__inv_2 (2)                                                
gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (25)                                             |gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (25)                                             
gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (64)                                             |gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (64)                                             
gf180mcu_fd_sc_mcu7t5v0__nor4_4 (35)                                              |gf180mcu_fd_sc_mcu7t5v0__nor4_4 (35)                                              
gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (9)                                             |gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (9)                                             
gf180mcu_fd_sc_mcu7t5v0__xor2_2 (11)                                              |gf180mcu_fd_sc_mcu7t5v0__xor2_2 (11)                                              
gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (14)                                            |gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (14)                                            
gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (11)                                             |gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (11)                                             
gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (3)                                             |gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (3)                                             
gf180mcu_fd_sc_mcu7t5v0__or2_1 (22)                                               |gf180mcu_fd_sc_mcu7t5v0__or2_1 (22)                                               
gf180mcu_fd_sc_mcu7t5v0__and3_1 (22)                                              |gf180mcu_fd_sc_mcu7t5v0__and3_1 (22)                                              
gf180mcu_fd_sc_mcu7t5v0__nor3_2 (7)                                               |gf180mcu_fd_sc_mcu7t5v0__nor3_2 (7)                                               
gf180mcu_fd_sc_mcu7t5v0__mux4_2 (4)                                               |gf180mcu_fd_sc_mcu7t5v0__mux4_2 (4)                                               
gf180mcu_fd_sc_mcu7t5v0__nand2_2 (13)                                             |gf180mcu_fd_sc_mcu7t5v0__nand2_2 (13)                                             
gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (16)                                            |gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (16)                                            
gf180mcu_fd_sc_mcu7t5v0__oai221_4 (1)                                             |gf180mcu_fd_sc_mcu7t5v0__oai221_4 (1)                                             
gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (4)                                             |gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (4)                                             
gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (11)                                             |gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (11)                                             
gf180mcu_fd_sc_mcu7t5v0__nor2_4 (4)                                               |gf180mcu_fd_sc_mcu7t5v0__nor2_4 (4)                                               
gf180mcu_fd_sc_mcu7t5v0__oai211_1 (9)                                             |gf180mcu_fd_sc_mcu7t5v0__oai211_1 (9)                                             
gf180mcu_fd_sc_mcu7t5v0__nand2_4 (1)                                              |gf180mcu_fd_sc_mcu7t5v0__nand2_4 (1)                                              
gf180mcu_fd_sc_mcu7t5v0__oai31_1 (8)                                              |gf180mcu_fd_sc_mcu7t5v0__oai31_1 (8)                                              
gf180mcu_fd_sc_mcu7t5v0__nor3_1 (9)                                               |gf180mcu_fd_sc_mcu7t5v0__nor3_1 (9)                                               
gf180mcu_fd_sc_mcu7t5v0__mux4_1 (2)                                               |gf180mcu_fd_sc_mcu7t5v0__mux4_1 (2)                                               
gf180mcu_fd_sc_mcu7t5v0__and4_2 (2)                                               |gf180mcu_fd_sc_mcu7t5v0__and4_2 (2)                                               
gf180mcu_fd_sc_mcu7t5v0__and3_2 (11)                                              |gf180mcu_fd_sc_mcu7t5v0__and3_2 (11)                                              
gf180mcu_fd_sc_mcu7t5v0__nand3_1 (19)                                             |gf180mcu_fd_sc_mcu7t5v0__nand3_1 (19)                                             
gf180mcu_fd_sc_mcu7t5v0__or2_2 (1)                                                |gf180mcu_fd_sc_mcu7t5v0__or2_2 (1)                                                
gf180mcu_fd_sc_mcu7t5v0__xor3_1 (1)                                               |gf180mcu_fd_sc_mcu7t5v0__xor3_1 (1)                                               
gf180mcu_fd_sc_mcu7t5v0__and4_1 (8)                                               |gf180mcu_fd_sc_mcu7t5v0__and4_1 (8)                                               
gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (2)                                             |gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (2)                                             
gf180mcu_fd_sc_mcu7t5v0__oai211_2 (9)                                             |gf180mcu_fd_sc_mcu7t5v0__oai211_2 (9)                                             
gf180mcu_fd_sc_mcu7t5v0__oai32_4 (1)                                              |gf180mcu_fd_sc_mcu7t5v0__oai32_4 (1)                                              
gf180mcu_fd_sc_mcu7t5v0__oai32_1 (5)                                              |gf180mcu_fd_sc_mcu7t5v0__oai32_1 (5)                                              
gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (1)                                              |gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (1)                                              
gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (16)                                            |gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (16)                                            
gf180mcu_fd_sc_mcu7t5v0__oai21_4 (1)                                              |gf180mcu_fd_sc_mcu7t5v0__oai21_4 (1)                                              
gf180mcu_fd_sc_mcu7t5v0__and4_4 (3)                                               |gf180mcu_fd_sc_mcu7t5v0__and4_4 (3)                                               
gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (5)                                             |gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (5)                                             
gf180mcu_fd_sc_mcu7t5v0__oai221_1 (4)                                             |gf180mcu_fd_sc_mcu7t5v0__oai221_1 (4)                                             
gf180mcu_fd_sc_mcu7t5v0__oai22_2 (3)                                              |gf180mcu_fd_sc_mcu7t5v0__oai22_2 (3)                                              
gf180mcu_fd_sc_mcu7t5v0__nand3_4 (6)                                              |gf180mcu_fd_sc_mcu7t5v0__nand3_4 (6)                                              
gf180mcu_fd_sc_mcu7t5v0__oai221_2 (2)                                             |gf180mcu_fd_sc_mcu7t5v0__oai221_2 (2)                                             
gf180mcu_fd_sc_mcu7t5v0__mux4_4 (2)                                               |gf180mcu_fd_sc_mcu7t5v0__mux4_4 (2)                                               
gf180mcu_fd_sc_mcu7t5v0__aoi221_1 (4)                                             |gf180mcu_fd_sc_mcu7t5v0__aoi221_1 (4)                                             
gf180mcu_fd_sc_mcu7t5v0__oai22_4 (1)                                              |gf180mcu_fd_sc_mcu7t5v0__oai22_4 (1)                                              
gf180mcu_fd_sc_mcu7t5v0__nor4_2 (2)                                               |gf180mcu_fd_sc_mcu7t5v0__nor4_2 (2)                                               
gf180mcu_fd_sc_mcu7t5v0__xor2_4 (1)                                               |gf180mcu_fd_sc_mcu7t5v0__xor2_4 (1)                                               
gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (1)                                             |gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (1)                                             
gf180mcu_fd_sc_mcu7t5v0__oai31_2 (1)                                              |gf180mcu_fd_sc_mcu7t5v0__oai31_2 (1)                                              
gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (2)                                             |gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (2)                                             
gf180mcu_fd_sc_mcu7t5v0__buf_16 (1)                                               |gf180mcu_fd_sc_mcu7t5v0__buf_16 (1)                                               
gf180mcu_fd_sc_mcu7t5v0__and2_2 (1)                                               |gf180mcu_fd_sc_mcu7t5v0__and2_2 (1)                                               
gf180mcu_fd_sc_mcu7t5v0__or3_1 (2)                                                |gf180mcu_fd_sc_mcu7t5v0__or3_1 (2)                                                
gf180mcu_fd_sc_mcu7t5v0__xor3_2 (1)                                               |gf180mcu_fd_sc_mcu7t5v0__xor3_2 (1)                                               
gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (1)                                              |gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (1)                                              
gf180mcu_fd_sc_mcu7t5v0__buf_12 (1)                                               |gf180mcu_fd_sc_mcu7t5v0__buf_12 (1)                                               
Number of devices: 5833                                                           |Number of devices: 5833                                                           
Number of nets: 4833                                                              |Number of nets: 4833                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: user_proj_example                                                      |Circuit 2: user_proj_example                                                      
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
wbs_ack_o                                                                         |wbs_ack_o                                                                         
wbs_dat_o[7]                                                                      |wbs_dat_o[7]                                                                      
wbs_dat_o[26]                                                                     |wbs_dat_o[26]                                                                     
wbs_dat_o[25]                                                                     |wbs_dat_o[25]                                                                     
wbs_dat_o[27]                                                                     |wbs_dat_o[27]                                                                     
wbs_dat_o[24]                                                                     |wbs_dat_o[24]                                                                     
wbs_dat_o[31]                                                                     |wbs_dat_o[31]                                                                     
wbs_dat_o[4]                                                                      |wbs_dat_o[4]                                                                      
wbs_dat_o[1]                                                                      |wbs_dat_o[1]                                                                      
wbs_dat_o[2]                                                                      |wbs_dat_o[2]                                                                      
wbs_dat_o[0]                                                                      |wbs_dat_o[0]                                                                      
wbs_dat_o[29]                                                                     |wbs_dat_o[29]                                                                     
wbs_dat_o[30]                                                                     |wbs_dat_o[30]                                                                     
wbs_dat_o[28]                                                                     |wbs_dat_o[28]                                                                     
io_oeb[11]                                                                        |io_oeb[11]                                                                        
la_data_out[15]                                                                   |la_data_out[15]                                                                   
la_data_out[0]                                                                    |la_data_out[0]                                                                    
la_data_out[2]                                                                    |la_data_out[2]                                                                    
la_data_out[4]                                                                    |la_data_out[4]                                                                    
la_data_out[5]                                                                    |la_data_out[5]                                                                    
la_data_out[3]                                                                    |la_data_out[3]                                                                    
la_data_out[1]                                                                    |la_data_out[1]                                                                    
la_data_out[6]                                                                    |la_data_out[6]                                                                    
la_data_out[7]                                                                    |la_data_out[7]                                                                    
la_data_out[8]                                                                    |la_data_out[8]                                                                    
io_oeb[14]                                                                        |io_oeb[14]                                                                        
io_oeb[15]                                                                        |io_oeb[15]                                                                        
io_oeb[0]                                                                         |io_oeb[0]                                                                         
io_oeb[1]                                                                         |io_oeb[1]                                                                         
io_oeb[2]                                                                         |io_oeb[2]                                                                         
io_oeb[3]                                                                         |io_oeb[3]                                                                         
io_oeb[4]                                                                         |io_oeb[4]                                                                         
io_oeb[5]                                                                         |io_oeb[5]                                                                         
io_oeb[6]                                                                         |io_oeb[6]                                                                         
io_oeb[10]                                                                        |io_oeb[10]                                                                        
io_oeb[8]                                                                         |io_oeb[8]                                                                         
io_oeb[9]                                                                         |io_oeb[9]                                                                         
io_oeb[12]                                                                        |io_oeb[12]                                                                        
io_oeb[13]                                                                        |io_oeb[13]                                                                        
io_out[2]                                                                         |io_out[2]                                                                         
io_out[15]                                                                        |io_out[15]                                                                        
io_out[14]                                                                        |io_out[14]                                                                        
io_out[13]                                                                        |io_out[13]                                                                        
io_out[12]                                                                        |io_out[12]                                                                        
io_out[9]                                                                         |io_out[9]                                                                         
io_out[8]                                                                         |io_out[8]                                                                         
io_out[11]                                                                        |io_out[11]                                                                        
io_out[10]                                                                        |io_out[10]                                                                        
io_out[1]                                                                         |io_out[1]                                                                         
io_out[3]                                                                         |io_out[3]                                                                         
io_out[5]                                                                         |io_out[5]                                                                         
io_out[0]                                                                         |io_out[0]                                                                         
io_out[4]                                                                         |io_out[4]                                                                         
io_oeb[7]                                                                         |io_oeb[7]                                                                         
la_data_out[12]                                                                   |la_data_out[12]                                                                   
la_data_out[13]                                                                   |la_data_out[13]                                                                   
la_data_out[10]                                                                   |la_data_out[10]                                                                   
la_data_out[11]                                                                   |la_data_out[11]                                                                   
la_data_out[14]                                                                   |la_data_out[14]                                                                   
la_data_out[9]                                                                    |la_data_out[9]                                                                    
wbs_dat_o[23]                                                                     |wbs_dat_o[23]                                                                     
wbs_dat_o[3]                                                                      |wbs_dat_o[3]                                                                      
io_out[7]                                                                         |io_out[7]                                                                         
wbs_dat_o[15]                                                                     |wbs_dat_o[15]                                                                     
wbs_dat_o[13]                                                                     |wbs_dat_o[13]                                                                     
wbs_dat_o[14]                                                                     |wbs_dat_o[14]                                                                     
wbs_dat_o[17]                                                                     |wbs_dat_o[17]                                                                     
wbs_dat_o[18]                                                                     |wbs_dat_o[18]                                                                     
wbs_dat_o[16]                                                                     |wbs_dat_o[16]                                                                     
wbs_dat_o[20]                                                                     |wbs_dat_o[20]                                                                     
wbs_dat_o[19]                                                                     |wbs_dat_o[19]                                                                     
wbs_dat_o[22]                                                                     |wbs_dat_o[22]                                                                     
wbs_dat_o[21]                                                                     |wbs_dat_o[21]                                                                     
wbs_dat_o[12]                                                                     |wbs_dat_o[12]                                                                     
wbs_dat_o[11]                                                                     |wbs_dat_o[11]                                                                     
wbs_dat_o[9]                                                                      |wbs_dat_o[9]                                                                      
wbs_dat_o[10]                                                                     |wbs_dat_o[10]                                                                     
wbs_dat_o[6]                                                                      |wbs_dat_o[6]                                                                      
wbs_dat_o[5]                                                                      |wbs_dat_o[5]                                                                      
wbs_dat_o[8]                                                                      |wbs_dat_o[8]                                                                      
io_out[6]                                                                         |io_out[6]                                                                         
irq[0]                                                                            |irq[0]                                                                            
irq[1]                                                                            |irq[1]                                                                            
irq[2]                                                                            |irq[2]                                                                            
la_data_out[16]                                                                   |la_data_out[16]                                                                   
la_data_out[17]                                                                   |la_data_out[17]                                                                   
la_data_out[18]                                                                   |la_data_out[18]                                                                   
la_data_out[19]                                                                   |la_data_out[19]                                                                   
la_data_out[20]                                                                   |la_data_out[20]                                                                   
la_data_out[21]                                                                   |la_data_out[21]                                                                   
la_data_out[22]                                                                   |la_data_out[22]                                                                   
la_data_out[23]                                                                   |la_data_out[23]                                                                   
la_data_out[24]                                                                   |la_data_out[24]                                                                   
la_data_out[25]                                                                   |la_data_out[25]                                                                   
la_data_out[26]                                                                   |la_data_out[26]                                                                   
la_data_out[27]                                                                   |la_data_out[27]                                                                   
la_data_out[28]                                                                   |la_data_out[28]                                                                   
la_data_out[29]                                                                   |la_data_out[29]                                                                   
la_data_out[30]                                                                   |la_data_out[30]                                                                   
la_data_out[31]                                                                   |la_data_out[31]                                                                   
la_data_out[32]                                                                   |la_data_out[32]                                                                   
la_data_out[33]                                                                   |la_data_out[33]                                                                   
la_data_out[34]                                                                   |la_data_out[34]                                                                   
la_data_out[35]                                                                   |la_data_out[35]                                                                   
la_data_out[36]                                                                   |la_data_out[36]                                                                   
la_data_out[37]                                                                   |la_data_out[37]                                                                   
la_data_out[38]                                                                   |la_data_out[38]                                                                   
la_data_out[39]                                                                   |la_data_out[39]                                                                   
la_data_out[40]                                                                   |la_data_out[40]                                                                   
la_data_out[41]                                                                   |la_data_out[41]                                                                   
la_data_out[42]                                                                   |la_data_out[42]                                                                   
la_data_out[43]                                                                   |la_data_out[43]                                                                   
la_data_out[44]                                                                   |la_data_out[44]                                                                   
la_data_out[45]                                                                   |la_data_out[45]                                                                   
la_data_out[46]                                                                   |la_data_out[46]                                                                   
la_data_out[47]                                                                   |la_data_out[47]                                                                   
la_data_out[48]                                                                   |la_data_out[48]                                                                   
la_data_out[49]                                                                   |la_data_out[49]                                                                   
la_data_out[50]                                                                   |la_data_out[50]                                                                   
la_data_out[51]                                                                   |la_data_out[51]                                                                   
la_data_out[52]                                                                   |la_data_out[52]                                                                   
la_data_out[53]                                                                   |la_data_out[53]                                                                   
la_data_out[54]                                                                   |la_data_out[54]                                                                   
la_data_out[55]                                                                   |la_data_out[55]                                                                   
la_data_out[56]                                                                   |la_data_out[56]                                                                   
la_data_out[57]                                                                   |la_data_out[57]                                                                   
la_data_out[58]                                                                   |la_data_out[58]                                                                   
la_data_out[59]                                                                   |la_data_out[59]                                                                   
la_data_out[60]                                                                   |la_data_out[60]                                                                   
la_data_out[61]                                                                   |la_data_out[61]                                                                   
la_data_out[62]                                                                   |la_data_out[62]                                                                   
la_data_out[63]                                                                   |la_data_out[63]                                                                   
wb_clk_i                                                                          |wb_clk_i                                                                          
wbs_dat_i[20]                                                                     |wbs_dat_i[20]                                                                     
wbs_dat_i[23]                                                                     |wbs_dat_i[23]                                                                     
wbs_dat_i[16]                                                                     |wbs_dat_i[16]                                                                     
wbs_dat_i[17]                                                                     |wbs_dat_i[17]                                                                     
wbs_dat_i[18]                                                                     |wbs_dat_i[18]                                                                     
wbs_dat_i[21]                                                                     |wbs_dat_i[21]                                                                     
wbs_dat_i[22]                                                                     |wbs_dat_i[22]                                                                     
wbs_dat_i[19]                                                                     |wbs_dat_i[19]                                                                     
wbs_dat_i[24]                                                                     |wbs_dat_i[24]                                                                     
wbs_dat_i[7]                                                                      |wbs_dat_i[7]                                                                      
wbs_dat_i[2]                                                                      |wbs_dat_i[2]                                                                      
wbs_dat_i[30]                                                                     |wbs_dat_i[30]                                                                     
wbs_dat_i[31]                                                                     |wbs_dat_i[31]                                                                     
wbs_dat_i[3]                                                                      |wbs_dat_i[3]                                                                      
wbs_dat_i[26]                                                                     |wbs_dat_i[26]                                                                     
wbs_dat_i[27]                                                                     |wbs_dat_i[27]                                                                     
wbs_dat_i[25]                                                                     |wbs_dat_i[25]                                                                     
wbs_dat_i[28]                                                                     |wbs_dat_i[28]                                                                     
wbs_dat_i[29]                                                                     |wbs_dat_i[29]                                                                     
wbs_dat_i[1]                                                                      |wbs_dat_i[1]                                                                      
wbs_dat_i[6]                                                                      |wbs_dat_i[6]                                                                      
wbs_dat_i[5]                                                                      |wbs_dat_i[5]                                                                      
wbs_dat_i[4]                                                                      |wbs_dat_i[4]                                                                      
wbs_dat_i[0]                                                                      |wbs_dat_i[0]                                                                      
wbs_adr_i[3]                                                                      |wbs_adr_i[3]                                                                      
wbs_adr_i[2]                                                                      |wbs_adr_i[2]                                                                      
wbs_cyc_i                                                                         |wbs_cyc_i                                                                         
wbs_dat_i[8]                                                                      |wbs_dat_i[8]                                                                      
wbs_dat_i[12]                                                                     |wbs_dat_i[12]                                                                     
wbs_dat_i[13]                                                                     |wbs_dat_i[13]                                                                     
wbs_dat_i[14]                                                                     |wbs_dat_i[14]                                                                     
wbs_dat_i[15]                                                                     |wbs_dat_i[15]                                                                     
wbs_dat_i[10]                                                                     |wbs_dat_i[10]                                                                     
wbs_dat_i[11]                                                                     |wbs_dat_i[11]                                                                     
wbs_dat_i[9]                                                                      |wbs_dat_i[9]                                                                      
wbs_adr_i[20]                                                                     |wbs_adr_i[20]                                                                     
wb_rst_i                                                                          |wb_rst_i                                                                          
wbs_sel_i[2]                                                                      |wbs_sel_i[2]                                                                      
wbs_adr_i[4]                                                                      |wbs_adr_i[4]                                                                      
wbs_sel_i[1]                                                                      |wbs_sel_i[1]                                                                      
wbs_stb_i                                                                         |wbs_stb_i                                                                         
wbs_we_i                                                                          |wbs_we_i                                                                          
wbs_adr_i[21]                                                                     |wbs_adr_i[21]                                                                     
wbs_adr_i[25]                                                                     |wbs_adr_i[25]                                                                     
wbs_adr_i[1]                                                                      |wbs_adr_i[1]                                                                      
wbs_adr_i[7]                                                                      |wbs_adr_i[7]                                                                      
wbs_adr_i[23]                                                                     |wbs_adr_i[23]                                                                     
wbs_adr_i[27]                                                                     |wbs_adr_i[27]                                                                     
wbs_adr_i[0]                                                                      |wbs_adr_i[0]                                                                      
wbs_adr_i[19]                                                                     |wbs_adr_i[19]                                                                     
wbs_adr_i[31]                                                                     |wbs_adr_i[31]                                                                     
wbs_adr_i[11]                                                                     |wbs_adr_i[11]                                                                     
wbs_adr_i[15]                                                                     |wbs_adr_i[15]                                                                     
wbs_adr_i[22]                                                                     |wbs_adr_i[22]                                                                     
wbs_adr_i[26]                                                                     |wbs_adr_i[26]                                                                     
wbs_adr_i[17]                                                                     |wbs_adr_i[17]                                                                     
wbs_adr_i[29]                                                                     |wbs_adr_i[29]                                                                     
wbs_adr_i[9]                                                                      |wbs_adr_i[9]                                                                      
wbs_adr_i[13]                                                                     |wbs_adr_i[13]                                                                     
wbs_adr_i[6]                                                                      |wbs_adr_i[6]                                                                      
wbs_adr_i[24]                                                                     |wbs_adr_i[24]                                                                     
wbs_adr_i[28]                                                                     |wbs_adr_i[28]                                                                     
wbs_adr_i[8]                                                                      |wbs_adr_i[8]                                                                      
wbs_adr_i[12]                                                                     |wbs_adr_i[12]                                                                     
wbs_adr_i[16]                                                                     |wbs_adr_i[16]                                                                     
wbs_adr_i[18]                                                                     |wbs_adr_i[18]                                                                     
wbs_adr_i[30]                                                                     |wbs_adr_i[30]                                                                     
wbs_adr_i[10]                                                                     |wbs_adr_i[10]                                                                     
wbs_adr_i[14]                                                                     |wbs_adr_i[14]                                                                     
wbs_adr_i[5]                                                                      |wbs_adr_i[5]                                                                      
vdd                                                                               |vdd                                                                               
vss                                                                               |vss                                                                               
io_in[0]                                                                          |io_in[0]                                                                          
io_in[10]                                                                         |io_in[10]                                                                         
io_in[11]                                                                         |io_in[11]                                                                         
io_in[12]                                                                         |io_in[12]                                                                         
io_in[13]                                                                         |io_in[13]                                                                         
io_in[14]                                                                         |io_in[14]                                                                         
io_in[15]                                                                         |io_in[15]                                                                         
io_in[1]                                                                          |io_in[1]                                                                          
io_in[2]                                                                          |io_in[2]                                                                          
io_in[3]                                                                          |io_in[3]                                                                          
io_in[4]                                                                          |io_in[4]                                                                          
io_in[5]                                                                          |io_in[5]                                                                          
io_in[6]                                                                          |io_in[6]                                                                          
io_in[7]                                                                          |io_in[7]                                                                          
io_in[8]                                                                          |io_in[8]                                                                          
io_in[9]                                                                          |io_in[9]                                                                          
la_data_in[0]                                                                     |la_data_in[0]                                                                     
la_data_in[10]                                                                    |la_data_in[10]                                                                    
la_data_in[11]                                                                    |la_data_in[11]                                                                    
la_data_in[12]                                                                    |la_data_in[12]                                                                    
la_data_in[13]                                                                    |la_data_in[13]                                                                    
la_data_in[14]                                                                    |la_data_in[14]                                                                    
la_data_in[15]                                                                    |la_data_in[15]                                                                    
la_data_in[16]                                                                    |la_data_in[16]                                                                    
la_data_in[17]                                                                    |la_data_in[17]                                                                    
la_data_in[18]                                                                    |la_data_in[18]                                                                    
la_data_in[19]                                                                    |la_data_in[19]                                                                    
la_data_in[1]                                                                     |la_data_in[1]                                                                     
la_data_in[20]                                                                    |la_data_in[20]                                                                    
la_data_in[21]                                                                    |la_data_in[21]                                                                    
la_data_in[22]                                                                    |la_data_in[22]                                                                    
la_data_in[23]                                                                    |la_data_in[23]                                                                    
la_data_in[24]                                                                    |la_data_in[24]                                                                    
la_data_in[25]                                                                    |la_data_in[25]                                                                    
la_data_in[26]                                                                    |la_data_in[26]                                                                    
la_data_in[27]                                                                    |la_data_in[27]                                                                    
la_data_in[28]                                                                    |la_data_in[28]                                                                    
la_data_in[29]                                                                    |la_data_in[29]                                                                    
la_data_in[2]                                                                     |la_data_in[2]                                                                     
la_data_in[30]                                                                    |la_data_in[30]                                                                    
la_data_in[31]                                                                    |la_data_in[31]                                                                    
la_data_in[32]                                                                    |la_data_in[32]                                                                    
la_data_in[33]                                                                    |la_data_in[33]                                                                    
la_data_in[34]                                                                    |la_data_in[34]                                                                    
la_data_in[35]                                                                    |la_data_in[35]                                                                    
la_data_in[36]                                                                    |la_data_in[36]                                                                    
la_data_in[37]                                                                    |la_data_in[37]                                                                    
la_data_in[38]                                                                    |la_data_in[38]                                                                    
la_data_in[39]                                                                    |la_data_in[39]                                                                    
la_data_in[3]                                                                     |la_data_in[3]                                                                     
la_data_in[40]                                                                    |la_data_in[40]                                                                    
la_data_in[41]                                                                    |la_data_in[41]                                                                    
la_data_in[42]                                                                    |la_data_in[42]                                                                    
la_data_in[43]                                                                    |la_data_in[43]                                                                    
la_data_in[44]                                                                    |la_data_in[44]                                                                    
la_data_in[45]                                                                    |la_data_in[45]                                                                    
la_data_in[46]                                                                    |la_data_in[46]                                                                    
la_data_in[47]                                                                    |la_data_in[47]                                                                    
la_data_in[48]                                                                    |la_data_in[48]                                                                    
la_data_in[49]                                                                    |la_data_in[49]                                                                    
la_data_in[4]                                                                     |la_data_in[4]                                                                     
la_data_in[50]                                                                    |la_data_in[50]                                                                    
la_data_in[51]                                                                    |la_data_in[51]                                                                    
la_data_in[52]                                                                    |la_data_in[52]                                                                    
la_data_in[53]                                                                    |la_data_in[53]                                                                    
la_data_in[54]                                                                    |la_data_in[54]                                                                    
la_data_in[55]                                                                    |la_data_in[55]                                                                    
la_data_in[56]                                                                    |la_data_in[56]                                                                    
la_data_in[57]                                                                    |la_data_in[57]                                                                    
la_data_in[58]                                                                    |la_data_in[58]                                                                    
la_data_in[59]                                                                    |la_data_in[59]                                                                    
la_data_in[5]                                                                     |la_data_in[5]                                                                     
la_data_in[60]                                                                    |la_data_in[60]                                                                    
la_data_in[61]                                                                    |la_data_in[61]                                                                    
la_data_in[62]                                                                    |la_data_in[62]                                                                    
la_data_in[63]                                                                    |la_data_in[63]                                                                    
la_data_in[6]                                                                     |la_data_in[6]                                                                     
la_data_in[7]                                                                     |la_data_in[7]                                                                     
la_data_in[8]                                                                     |la_data_in[8]                                                                     
la_data_in[9]                                                                     |la_data_in[9]                                                                     
la_oenb[0]                                                                        |la_oenb[0]                                                                        
la_oenb[10]                                                                       |la_oenb[10]                                                                       
la_oenb[11]                                                                       |la_oenb[11]                                                                       
la_oenb[12]                                                                       |la_oenb[12]                                                                       
la_oenb[13]                                                                       |la_oenb[13]                                                                       
la_oenb[14]                                                                       |la_oenb[14]                                                                       
la_oenb[15]                                                                       |la_oenb[15]                                                                       
la_oenb[16]                                                                       |la_oenb[16]                                                                       
la_oenb[17]                                                                       |la_oenb[17]                                                                       
la_oenb[18]                                                                       |la_oenb[18]                                                                       
la_oenb[19]                                                                       |la_oenb[19]                                                                       
la_oenb[1]                                                                        |la_oenb[1]                                                                        
la_oenb[20]                                                                       |la_oenb[20]                                                                       
la_oenb[21]                                                                       |la_oenb[21]                                                                       
la_oenb[22]                                                                       |la_oenb[22]                                                                       
la_oenb[23]                                                                       |la_oenb[23]                                                                       
la_oenb[24]                                                                       |la_oenb[24]                                                                       
la_oenb[25]                                                                       |la_oenb[25]                                                                       
la_oenb[26]                                                                       |la_oenb[26]                                                                       
la_oenb[27]                                                                       |la_oenb[27]                                                                       
la_oenb[28]                                                                       |la_oenb[28]                                                                       
la_oenb[29]                                                                       |la_oenb[29]                                                                       
la_oenb[2]                                                                        |la_oenb[2]                                                                        
la_oenb[30]                                                                       |la_oenb[30]                                                                       
la_oenb[31]                                                                       |la_oenb[31]                                                                       
la_oenb[32]                                                                       |la_oenb[32]                                                                       
la_oenb[33]                                                                       |la_oenb[33]                                                                       
la_oenb[34]                                                                       |la_oenb[34]                                                                       
la_oenb[35]                                                                       |la_oenb[35]                                                                       
la_oenb[36]                                                                       |la_oenb[36]                                                                       
la_oenb[37]                                                                       |la_oenb[37]                                                                       
la_oenb[38]                                                                       |la_oenb[38]                                                                       
la_oenb[39]                                                                       |la_oenb[39]                                                                       
la_oenb[3]                                                                        |la_oenb[3]                                                                        
la_oenb[40]                                                                       |la_oenb[40]                                                                       
la_oenb[41]                                                                       |la_oenb[41]                                                                       
la_oenb[42]                                                                       |la_oenb[42]                                                                       
la_oenb[43]                                                                       |la_oenb[43]                                                                       
la_oenb[44]                                                                       |la_oenb[44]                                                                       
la_oenb[45]                                                                       |la_oenb[45]                                                                       
la_oenb[46]                                                                       |la_oenb[46]                                                                       
la_oenb[47]                                                                       |la_oenb[47]                                                                       
la_oenb[48]                                                                       |la_oenb[48]                                                                       
la_oenb[49]                                                                       |la_oenb[49]                                                                       
la_oenb[4]                                                                        |la_oenb[4]                                                                        
la_oenb[50]                                                                       |la_oenb[50]                                                                       
la_oenb[51]                                                                       |la_oenb[51]                                                                       
la_oenb[52]                                                                       |la_oenb[52]                                                                       
la_oenb[53]                                                                       |la_oenb[53]                                                                       
la_oenb[54]                                                                       |la_oenb[54]                                                                       
la_oenb[55]                                                                       |la_oenb[55]                                                                       
la_oenb[56]                                                                       |la_oenb[56]                                                                       
la_oenb[57]                                                                       |la_oenb[57]                                                                       
la_oenb[58]                                                                       |la_oenb[58]                                                                       
la_oenb[59]                                                                       |la_oenb[59]                                                                       
la_oenb[5]                                                                        |la_oenb[5]                                                                        
la_oenb[60]                                                                       |la_oenb[60]                                                                       
la_oenb[61]                                                                       |la_oenb[61]                                                                       
la_oenb[62]                                                                       |la_oenb[62]                                                                       
la_oenb[63]                                                                       |la_oenb[63]                                                                       
la_oenb[6]                                                                        |la_oenb[6]                                                                        
la_oenb[7]                                                                        |la_oenb[7]                                                                        
la_oenb[8]                                                                        |la_oenb[8]                                                                        
la_oenb[9]                                                                        |la_oenb[9]                                                                        
wbs_sel_i[0]                                                                      |wbs_sel_i[0]                                                                      
wbs_sel_i[3]                                                                      |wbs_sel_i[3]                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_proj_example and user_proj_example are equivalent.

Cell user_project_wrapper (0) disconnected node: io_in[10]
Cell user_project_wrapper (0) disconnected node: io_in[11]
Cell user_project_wrapper (0) disconnected node: io_in[12]
Cell user_project_wrapper (0) disconnected node: io_in[13]
Cell user_project_wrapper (0) disconnected node: io_in[14]
Cell user_project_wrapper (0) disconnected node: io_in[15]
Cell user_project_wrapper (0) disconnected node: io_in[16]
Cell user_project_wrapper (0) disconnected node: io_in[17]
Cell user_project_wrapper (0) disconnected node: io_in[18]
Cell user_project_wrapper (0) disconnected node: io_in[19]
Cell user_project_wrapper (0) disconnected node: io_in[20]
Cell user_project_wrapper (0) disconnected node: io_in[21]
Cell user_project_wrapper (0) disconnected node: io_in[22]
Cell user_project_wrapper (0) disconnected node: io_in[23]
Cell user_project_wrapper (0) disconnected node: io_in[24]
Cell user_project_wrapper (0) disconnected node: io_in[25]
Cell user_project_wrapper (0) disconnected node: io_in[26]
Cell user_project_wrapper (0) disconnected node: io_in[27]
Cell user_project_wrapper (0) disconnected node: io_in[28]
Cell user_project_wrapper (0) disconnected node: io_in[29]
Cell user_project_wrapper (0) disconnected node: io_in[8]
Cell user_project_wrapper (0) disconnected node: io_in[9]
Cell user_project_wrapper (0) disconnected node: io_oeb[10]
Cell user_project_wrapper (0) disconnected node: io_oeb[11]
Cell user_project_wrapper (0) disconnected node: io_oeb[12]
Cell user_project_wrapper (0) disconnected node: io_oeb[13]
Cell user_project_wrapper (0) disconnected node: io_oeb[14]
Cell user_project_wrapper (0) disconnected node: io_oeb[15]
Cell user_project_wrapper (0) disconnected node: io_oeb[16]
Cell user_project_wrapper (0) disconnected node: io_oeb[17]
Cell user_project_wrapper (0) disconnected node: io_oeb[18]
Cell user_project_wrapper (0) disconnected node: io_oeb[19]
Cell user_project_wrapper (0) disconnected node: io_oeb[20]
Cell user_project_wrapper (0) disconnected node: io_oeb[21]
Cell user_project_wrapper (0) disconnected node: io_oeb[22]
Cell user_project_wrapper (0) disconnected node: io_oeb[23]
Cell user_project_wrapper (0) disconnected node: io_oeb[24]
Cell user_project_wrapper (0) disconnected node: io_oeb[25]
Cell user_project_wrapper (0) disconnected node: io_oeb[26]
Cell user_project_wrapper (0) disconnected node: io_oeb[27]
Cell user_project_wrapper (0) disconnected node: io_oeb[28]
Cell user_project_wrapper (0) disconnected node: io_oeb[29]
Cell user_project_wrapper (0) disconnected node: io_oeb[8]
Cell user_project_wrapper (0) disconnected node: io_oeb[9]
Cell user_project_wrapper (0) disconnected node: io_out[10]
Cell user_project_wrapper (0) disconnected node: io_out[11]
Cell user_project_wrapper (0) disconnected node: io_out[12]
Cell user_project_wrapper (0) disconnected node: io_out[13]
Cell user_project_wrapper (0) disconnected node: io_out[14]
Cell user_project_wrapper (0) disconnected node: io_out[15]
Cell user_project_wrapper (0) disconnected node: io_out[16]
Cell user_project_wrapper (0) disconnected node: io_out[17]
Cell user_project_wrapper (0) disconnected node: io_out[18]
Cell user_project_wrapper (0) disconnected node: io_out[19]
Cell user_project_wrapper (0) disconnected node: io_out[20]
Cell user_project_wrapper (0) disconnected node: io_out[21]
Cell user_project_wrapper (0) disconnected node: io_out[22]
Cell user_project_wrapper (0) disconnected node: io_out[23]
Cell user_project_wrapper (0) disconnected node: io_out[24]
Cell user_project_wrapper (0) disconnected node: io_out[25]
Cell user_project_wrapper (0) disconnected node: io_out[26]
Cell user_project_wrapper (0) disconnected node: io_out[27]
Cell user_project_wrapper (0) disconnected node: io_out[28]
Cell user_project_wrapper (0) disconnected node: io_out[29]
Cell user_project_wrapper (0) disconnected node: io_out[8]
Cell user_project_wrapper (0) disconnected node: io_out[9]
Cell user_project_wrapper (0) disconnected node: user_clock2
Cell user_project_wrapper (1) disconnected node: user_clock2
Cell user_project_wrapper (1) disconnected node: io_in[29]
Cell user_project_wrapper (1) disconnected node: io_in[28]
Cell user_project_wrapper (1) disconnected node: io_in[27]
Cell user_project_wrapper (1) disconnected node: io_in[26]
Cell user_project_wrapper (1) disconnected node: io_in[25]
Cell user_project_wrapper (1) disconnected node: io_in[24]
Cell user_project_wrapper (1) disconnected node: io_in[23]
Cell user_project_wrapper (1) disconnected node: io_in[22]
Cell user_project_wrapper (1) disconnected node: io_in[21]
Cell user_project_wrapper (1) disconnected node: io_in[20]
Cell user_project_wrapper (1) disconnected node: io_in[19]
Cell user_project_wrapper (1) disconnected node: io_in[18]
Cell user_project_wrapper (1) disconnected node: io_in[17]
Cell user_project_wrapper (1) disconnected node: io_in[16]
Cell user_project_wrapper (1) disconnected node: io_in[15]
Cell user_project_wrapper (1) disconnected node: io_in[14]
Cell user_project_wrapper (1) disconnected node: io_in[13]
Cell user_project_wrapper (1) disconnected node: io_in[12]
Cell user_project_wrapper (1) disconnected node: io_in[11]
Cell user_project_wrapper (1) disconnected node: io_in[10]
Cell user_project_wrapper (1) disconnected node: io_in[9]
Cell user_project_wrapper (1) disconnected node: io_in[8]
Cell user_project_wrapper (1) disconnected node: io_oeb[29]
Cell user_project_wrapper (1) disconnected node: io_oeb[28]
Cell user_project_wrapper (1) disconnected node: io_oeb[27]
Cell user_project_wrapper (1) disconnected node: io_oeb[26]
Cell user_project_wrapper (1) disconnected node: io_oeb[25]
Cell user_project_wrapper (1) disconnected node: io_oeb[24]
Cell user_project_wrapper (1) disconnected node: io_oeb[23]
Cell user_project_wrapper (1) disconnected node: io_oeb[22]
Cell user_project_wrapper (1) disconnected node: io_oeb[21]
Cell user_project_wrapper (1) disconnected node: io_oeb[20]
Cell user_project_wrapper (1) disconnected node: io_oeb[19]
Cell user_project_wrapper (1) disconnected node: io_oeb[18]
Cell user_project_wrapper (1) disconnected node: io_oeb[17]
Cell user_project_wrapper (1) disconnected node: io_oeb[16]
Cell user_project_wrapper (1) disconnected node: io_oeb[15]
Cell user_project_wrapper (1) disconnected node: io_oeb[14]
Cell user_project_wrapper (1) disconnected node: io_oeb[13]
Cell user_project_wrapper (1) disconnected node: io_oeb[12]
Cell user_project_wrapper (1) disconnected node: io_oeb[11]
Cell user_project_wrapper (1) disconnected node: io_oeb[10]
Cell user_project_wrapper (1) disconnected node: io_oeb[9]
Cell user_project_wrapper (1) disconnected node: io_oeb[8]
Cell user_project_wrapper (1) disconnected node: io_out[29]
Cell user_project_wrapper (1) disconnected node: io_out[28]
Cell user_project_wrapper (1) disconnected node: io_out[27]
Cell user_project_wrapper (1) disconnected node: io_out[26]
Cell user_project_wrapper (1) disconnected node: io_out[25]
Cell user_project_wrapper (1) disconnected node: io_out[24]
Cell user_project_wrapper (1) disconnected node: io_out[23]
Cell user_project_wrapper (1) disconnected node: io_out[22]
Cell user_project_wrapper (1) disconnected node: io_out[21]
Cell user_project_wrapper (1) disconnected node: io_out[20]
Cell user_project_wrapper (1) disconnected node: io_out[19]
Cell user_project_wrapper (1) disconnected node: io_out[18]
Cell user_project_wrapper (1) disconnected node: io_out[17]
Cell user_project_wrapper (1) disconnected node: io_out[16]
Cell user_project_wrapper (1) disconnected node: io_out[15]
Cell user_project_wrapper (1) disconnected node: io_out[14]
Cell user_project_wrapper (1) disconnected node: io_out[13]
Cell user_project_wrapper (1) disconnected node: io_out[12]
Cell user_project_wrapper (1) disconnected node: io_out[11]
Cell user_project_wrapper (1) disconnected node: io_out[10]
Cell user_project_wrapper (1) disconnected node: io_out[9]
Cell user_project_wrapper (1) disconnected node: io_out[8]
Subcircuit summary:
Circuit 1: user_project_wrapper                                                   |Circuit 2: user_project_wrapper                                                   
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
user_proj_example (1)                                                             |user_proj_example (1)                                                             
Number of devices: 1                                                              |Number of devices: 1                                                              
Number of nets: 351                                                               |Number of nets: 351                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: user_project_wrapper                                                   |Circuit 2: user_project_wrapper                                                   
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
vdd                                                                               |vdd                                                                               
vss                                                                               |vss                                                                               
wb_clk_i                                                                          |wb_clk_i                                                                          
wb_rst_i                                                                          |wb_rst_i                                                                          
wbs_ack_o                                                                         |wbs_ack_o                                                                         
wbs_cyc_i                                                                         |wbs_cyc_i                                                                         
wbs_stb_i                                                                         |wbs_stb_i                                                                         
wbs_we_i                                                                          |wbs_we_i                                                                          
io_in[37]                                                                         |io_in[37]                                                                         
io_in[36]                                                                         |io_in[36]                                                                         
io_in[35]                                                                         |io_in[35]                                                                         
io_in[34]                                                                         |io_in[34]                                                                         
io_in[33]                                                                         |io_in[33]                                                                         
io_in[32]                                                                         |io_in[32]                                                                         
io_in[31]                                                                         |io_in[31]                                                                         
io_in[30]                                                                         |io_in[30]                                                                         
io_in[7]                                                                          |io_in[7]                                                                          
io_in[6]                                                                          |io_in[6]                                                                          
io_in[5]                                                                          |io_in[5]                                                                          
io_in[4]                                                                          |io_in[4]                                                                          
io_in[3]                                                                          |io_in[3]                                                                          
io_in[2]                                                                          |io_in[2]                                                                          
io_in[1]                                                                          |io_in[1]                                                                          
io_in[0]                                                                          |io_in[0]                                                                          
io_oeb[37]                                                                        |io_oeb[37]                                                                        
io_oeb[36]                                                                        |io_oeb[36]                                                                        
io_oeb[35]                                                                        |io_oeb[35]                                                                        
io_oeb[34]                                                                        |io_oeb[34]                                                                        
io_oeb[33]                                                                        |io_oeb[33]                                                                        
io_oeb[32]                                                                        |io_oeb[32]                                                                        
io_oeb[31]                                                                        |io_oeb[31]                                                                        
io_oeb[30]                                                                        |io_oeb[30]                                                                        
io_oeb[7]                                                                         |io_oeb[7]                                                                         
io_oeb[6]                                                                         |io_oeb[6]                                                                         
io_oeb[5]                                                                         |io_oeb[5]                                                                         
io_oeb[4]                                                                         |io_oeb[4]                                                                         
io_oeb[3]                                                                         |io_oeb[3]                                                                         
io_oeb[2]                                                                         |io_oeb[2]                                                                         
io_oeb[1]                                                                         |io_oeb[1]                                                                         
io_oeb[0]                                                                         |io_oeb[0]                                                                         
io_out[37]                                                                        |io_out[37]                                                                        
io_out[36]                                                                        |io_out[36]                                                                        
io_out[35]                                                                        |io_out[35]                                                                        
io_out[34]                                                                        |io_out[34]                                                                        
io_out[33]                                                                        |io_out[33]                                                                        
io_out[32]                                                                        |io_out[32]                                                                        
io_out[31]                                                                        |io_out[31]                                                                        
io_out[30]                                                                        |io_out[30]                                                                        
io_out[7]                                                                         |io_out[7]                                                                         
io_out[6]                                                                         |io_out[6]                                                                         
io_out[5]                                                                         |io_out[5]                                                                         
io_out[4]                                                                         |io_out[4]                                                                         
io_out[3]                                                                         |io_out[3]                                                                         
io_out[2]                                                                         |io_out[2]                                                                         
io_out[1]                                                                         |io_out[1]                                                                         
io_out[0]                                                                         |io_out[0]                                                                         
user_irq[2]                                                                       |user_irq[2]                                                                       
user_irq[1]                                                                       |user_irq[1]                                                                       
user_irq[0]                                                                       |user_irq[0]                                                                       
la_data_in[63]                                                                    |la_data_in[63]                                                                    
la_data_in[62]                                                                    |la_data_in[62]                                                                    
la_data_in[61]                                                                    |la_data_in[61]                                                                    
la_data_in[60]                                                                    |la_data_in[60]                                                                    
la_data_in[59]                                                                    |la_data_in[59]                                                                    
la_data_in[58]                                                                    |la_data_in[58]                                                                    
la_data_in[57]                                                                    |la_data_in[57]                                                                    
la_data_in[56]                                                                    |la_data_in[56]                                                                    
la_data_in[55]                                                                    |la_data_in[55]                                                                    
la_data_in[54]                                                                    |la_data_in[54]                                                                    
la_data_in[53]                                                                    |la_data_in[53]                                                                    
la_data_in[52]                                                                    |la_data_in[52]                                                                    
la_data_in[51]                                                                    |la_data_in[51]                                                                    
la_data_in[50]                                                                    |la_data_in[50]                                                                    
la_data_in[49]                                                                    |la_data_in[49]                                                                    
la_data_in[48]                                                                    |la_data_in[48]                                                                    
la_data_in[47]                                                                    |la_data_in[47]                                                                    
la_data_in[46]                                                                    |la_data_in[46]                                                                    
la_data_in[45]                                                                    |la_data_in[45]                                                                    
la_data_in[44]                                                                    |la_data_in[44]                                                                    
la_data_in[43]                                                                    |la_data_in[43]                                                                    
la_data_in[42]                                                                    |la_data_in[42]                                                                    
la_data_in[41]                                                                    |la_data_in[41]                                                                    
la_data_in[40]                                                                    |la_data_in[40]                                                                    
la_data_in[39]                                                                    |la_data_in[39]                                                                    
la_data_in[38]                                                                    |la_data_in[38]                                                                    
la_data_in[37]                                                                    |la_data_in[37]                                                                    
la_data_in[36]                                                                    |la_data_in[36]                                                                    
la_data_in[35]                                                                    |la_data_in[35]                                                                    
la_data_in[34]                                                                    |la_data_in[34]                                                                    
la_data_in[33]                                                                    |la_data_in[33]                                                                    
la_data_in[32]                                                                    |la_data_in[32]                                                                    
la_data_in[31]                                                                    |la_data_in[31]                                                                    
la_data_in[30]                                                                    |la_data_in[30]                                                                    
la_data_in[29]                                                                    |la_data_in[29]                                                                    
la_data_in[28]                                                                    |la_data_in[28]                                                                    
la_data_in[27]                                                                    |la_data_in[27]                                                                    
la_data_in[26]                                                                    |la_data_in[26]                                                                    
la_data_in[25]                                                                    |la_data_in[25]                                                                    
la_data_in[24]                                                                    |la_data_in[24]                                                                    
la_data_in[23]                                                                    |la_data_in[23]                                                                    
la_data_in[22]                                                                    |la_data_in[22]                                                                    
la_data_in[21]                                                                    |la_data_in[21]                                                                    
la_data_in[20]                                                                    |la_data_in[20]                                                                    
la_data_in[19]                                                                    |la_data_in[19]                                                                    
la_data_in[18]                                                                    |la_data_in[18]                                                                    
la_data_in[17]                                                                    |la_data_in[17]                                                                    
la_data_in[16]                                                                    |la_data_in[16]                                                                    
la_data_in[15]                                                                    |la_data_in[15]                                                                    
la_data_in[14]                                                                    |la_data_in[14]                                                                    
la_data_in[13]                                                                    |la_data_in[13]                                                                    
la_data_in[12]                                                                    |la_data_in[12]                                                                    
la_data_in[11]                                                                    |la_data_in[11]                                                                    
la_data_in[10]                                                                    |la_data_in[10]                                                                    
la_data_in[9]                                                                     |la_data_in[9]                                                                     
la_data_in[8]                                                                     |la_data_in[8]                                                                     
la_data_in[7]                                                                     |la_data_in[7]                                                                     
la_data_in[6]                                                                     |la_data_in[6]                                                                     
la_data_in[5]                                                                     |la_data_in[5]                                                                     
la_data_in[4]                                                                     |la_data_in[4]                                                                     
la_data_in[3]                                                                     |la_data_in[3]                                                                     
la_data_in[2]                                                                     |la_data_in[2]                                                                     
la_data_in[1]                                                                     |la_data_in[1]                                                                     
la_data_in[0]                                                                     |la_data_in[0]                                                                     
la_data_out[63]                                                                   |la_data_out[63]                                                                   
la_data_out[62]                                                                   |la_data_out[62]                                                                   
la_data_out[61]                                                                   |la_data_out[61]                                                                   
la_data_out[60]                                                                   |la_data_out[60]                                                                   
la_data_out[59]                                                                   |la_data_out[59]                                                                   
la_data_out[58]                                                                   |la_data_out[58]                                                                   
la_data_out[57]                                                                   |la_data_out[57]                                                                   
la_data_out[56]                                                                   |la_data_out[56]                                                                   
la_data_out[55]                                                                   |la_data_out[55]                                                                   
la_data_out[54]                                                                   |la_data_out[54]                                                                   
la_data_out[53]                                                                   |la_data_out[53]                                                                   
la_data_out[52]                                                                   |la_data_out[52]                                                                   
la_data_out[51]                                                                   |la_data_out[51]                                                                   
la_data_out[50]                                                                   |la_data_out[50]                                                                   
la_data_out[49]                                                                   |la_data_out[49]                                                                   
la_data_out[48]                                                                   |la_data_out[48]                                                                   
la_data_out[47]                                                                   |la_data_out[47]                                                                   
la_data_out[46]                                                                   |la_data_out[46]                                                                   
la_data_out[45]                                                                   |la_data_out[45]                                                                   
la_data_out[44]                                                                   |la_data_out[44]                                                                   
la_data_out[43]                                                                   |la_data_out[43]                                                                   
la_data_out[42]                                                                   |la_data_out[42]                                                                   
la_data_out[41]                                                                   |la_data_out[41]                                                                   
la_data_out[40]                                                                   |la_data_out[40]                                                                   
la_data_out[39]                                                                   |la_data_out[39]                                                                   
la_data_out[38]                                                                   |la_data_out[38]                                                                   
la_data_out[37]                                                                   |la_data_out[37]                                                                   
la_data_out[36]                                                                   |la_data_out[36]                                                                   
la_data_out[35]                                                                   |la_data_out[35]                                                                   
la_data_out[34]                                                                   |la_data_out[34]                                                                   
la_data_out[33]                                                                   |la_data_out[33]                                                                   
la_data_out[32]                                                                   |la_data_out[32]                                                                   
la_data_out[31]                                                                   |la_data_out[31]                                                                   
la_data_out[30]                                                                   |la_data_out[30]                                                                   
la_data_out[29]                                                                   |la_data_out[29]                                                                   
la_data_out[28]                                                                   |la_data_out[28]                                                                   
la_data_out[27]                                                                   |la_data_out[27]                                                                   
la_data_out[26]                                                                   |la_data_out[26]                                                                   
la_data_out[25]                                                                   |la_data_out[25]                                                                   
la_data_out[24]                                                                   |la_data_out[24]                                                                   
la_data_out[23]                                                                   |la_data_out[23]                                                                   
la_data_out[22]                                                                   |la_data_out[22]                                                                   
la_data_out[21]                                                                   |la_data_out[21]                                                                   
la_data_out[20]                                                                   |la_data_out[20]                                                                   
la_data_out[19]                                                                   |la_data_out[19]                                                                   
la_data_out[18]                                                                   |la_data_out[18]                                                                   
la_data_out[17]                                                                   |la_data_out[17]                                                                   
la_data_out[16]                                                                   |la_data_out[16]                                                                   
la_data_out[15]                                                                   |la_data_out[15]                                                                   
la_data_out[14]                                                                   |la_data_out[14]                                                                   
la_data_out[13]                                                                   |la_data_out[13]                                                                   
la_data_out[12]                                                                   |la_data_out[12]                                                                   
la_data_out[11]                                                                   |la_data_out[11]                                                                   
la_data_out[10]                                                                   |la_data_out[10]                                                                   
la_data_out[9]                                                                    |la_data_out[9]                                                                    
la_data_out[8]                                                                    |la_data_out[8]                                                                    
la_data_out[7]                                                                    |la_data_out[7]                                                                    
la_data_out[6]                                                                    |la_data_out[6]                                                                    
la_data_out[5]                                                                    |la_data_out[5]                                                                    
la_data_out[4]                                                                    |la_data_out[4]                                                                    
la_data_out[3]                                                                    |la_data_out[3]                                                                    
la_data_out[2]                                                                    |la_data_out[2]                                                                    
la_data_out[1]                                                                    |la_data_out[1]                                                                    
la_data_out[0]                                                                    |la_data_out[0]                                                                    
la_oenb[63]                                                                       |la_oenb[63]                                                                       
la_oenb[62]                                                                       |la_oenb[62]                                                                       
la_oenb[61]                                                                       |la_oenb[61]                                                                       
la_oenb[60]                                                                       |la_oenb[60]                                                                       
la_oenb[59]                                                                       |la_oenb[59]                                                                       
la_oenb[58]                                                                       |la_oenb[58]                                                                       
la_oenb[57]                                                                       |la_oenb[57]                                                                       
la_oenb[56]                                                                       |la_oenb[56]                                                                       
la_oenb[55]                                                                       |la_oenb[55]                                                                       
la_oenb[54]                                                                       |la_oenb[54]                                                                       
la_oenb[53]                                                                       |la_oenb[53]                                                                       
la_oenb[52]                                                                       |la_oenb[52]                                                                       
la_oenb[51]                                                                       |la_oenb[51]                                                                       
la_oenb[50]                                                                       |la_oenb[50]                                                                       
la_oenb[49]                                                                       |la_oenb[49]                                                                       
la_oenb[48]                                                                       |la_oenb[48]                                                                       
la_oenb[47]                                                                       |la_oenb[47]                                                                       
la_oenb[46]                                                                       |la_oenb[46]                                                                       
la_oenb[45]                                                                       |la_oenb[45]                                                                       
la_oenb[44]                                                                       |la_oenb[44]                                                                       
la_oenb[43]                                                                       |la_oenb[43]                                                                       
la_oenb[42]                                                                       |la_oenb[42]                                                                       
la_oenb[41]                                                                       |la_oenb[41]                                                                       
la_oenb[40]                                                                       |la_oenb[40]                                                                       
la_oenb[39]                                                                       |la_oenb[39]                                                                       
la_oenb[38]                                                                       |la_oenb[38]                                                                       
la_oenb[37]                                                                       |la_oenb[37]                                                                       
la_oenb[36]                                                                       |la_oenb[36]                                                                       
la_oenb[35]                                                                       |la_oenb[35]                                                                       
la_oenb[34]                                                                       |la_oenb[34]                                                                       
la_oenb[33]                                                                       |la_oenb[33]                                                                       
la_oenb[32]                                                                       |la_oenb[32]                                                                       
la_oenb[31]                                                                       |la_oenb[31]                                                                       
la_oenb[30]                                                                       |la_oenb[30]                                                                       
la_oenb[29]                                                                       |la_oenb[29]                                                                       
la_oenb[28]                                                                       |la_oenb[28]                                                                       
la_oenb[27]                                                                       |la_oenb[27]                                                                       
la_oenb[26]                                                                       |la_oenb[26]                                                                       
la_oenb[25]                                                                       |la_oenb[25]                                                                       
la_oenb[24]                                                                       |la_oenb[24]                                                                       
la_oenb[23]                                                                       |la_oenb[23]                                                                       
la_oenb[22]                                                                       |la_oenb[22]                                                                       
la_oenb[21]                                                                       |la_oenb[21]                                                                       
la_oenb[20]                                                                       |la_oenb[20]                                                                       
la_oenb[19]                                                                       |la_oenb[19]                                                                       
la_oenb[18]                                                                       |la_oenb[18]                                                                       
la_oenb[17]                                                                       |la_oenb[17]                                                                       
la_oenb[16]                                                                       |la_oenb[16]                                                                       
la_oenb[15]                                                                       |la_oenb[15]                                                                       
la_oenb[14]                                                                       |la_oenb[14]                                                                       
la_oenb[13]                                                                       |la_oenb[13]                                                                       
la_oenb[12]                                                                       |la_oenb[12]                                                                       
la_oenb[11]                                                                       |la_oenb[11]                                                                       
la_oenb[10]                                                                       |la_oenb[10]                                                                       
la_oenb[9]                                                                        |la_oenb[9]                                                                        
la_oenb[8]                                                                        |la_oenb[8]                                                                        
la_oenb[7]                                                                        |la_oenb[7]                                                                        
la_oenb[6]                                                                        |la_oenb[6]                                                                        
la_oenb[5]                                                                        |la_oenb[5]                                                                        
la_oenb[4]                                                                        |la_oenb[4]                                                                        
la_oenb[3]                                                                        |la_oenb[3]                                                                        
la_oenb[2]                                                                        |la_oenb[2]                                                                        
la_oenb[1]                                                                        |la_oenb[1]                                                                        
la_oenb[0]                                                                        |la_oenb[0]                                                                        
wbs_adr_i[31]                                                                     |wbs_adr_i[31]                                                                     
wbs_adr_i[30]                                                                     |wbs_adr_i[30]                                                                     
wbs_adr_i[29]                                                                     |wbs_adr_i[29]                                                                     
wbs_adr_i[28]                                                                     |wbs_adr_i[28]                                                                     
wbs_adr_i[27]                                                                     |wbs_adr_i[27]                                                                     
wbs_adr_i[26]                                                                     |wbs_adr_i[26]                                                                     
wbs_adr_i[25]                                                                     |wbs_adr_i[25]                                                                     
wbs_adr_i[24]                                                                     |wbs_adr_i[24]                                                                     
wbs_adr_i[23]                                                                     |wbs_adr_i[23]                                                                     
wbs_adr_i[22]                                                                     |wbs_adr_i[22]                                                                     
wbs_adr_i[21]                                                                     |wbs_adr_i[21]                                                                     
wbs_adr_i[20]                                                                     |wbs_adr_i[20]                                                                     
wbs_adr_i[19]                                                                     |wbs_adr_i[19]                                                                     
wbs_adr_i[18]                                                                     |wbs_adr_i[18]                                                                     
wbs_adr_i[17]                                                                     |wbs_adr_i[17]                                                                     
wbs_adr_i[16]                                                                     |wbs_adr_i[16]                                                                     
wbs_adr_i[15]                                                                     |wbs_adr_i[15]                                                                     
wbs_adr_i[14]                                                                     |wbs_adr_i[14]                                                                     
wbs_adr_i[13]                                                                     |wbs_adr_i[13]                                                                     
wbs_adr_i[12]                                                                     |wbs_adr_i[12]                                                                     
wbs_adr_i[11]                                                                     |wbs_adr_i[11]                                                                     
wbs_adr_i[10]                                                                     |wbs_adr_i[10]                                                                     
wbs_adr_i[9]                                                                      |wbs_adr_i[9]                                                                      
wbs_adr_i[8]                                                                      |wbs_adr_i[8]                                                                      
wbs_adr_i[7]                                                                      |wbs_adr_i[7]                                                                      
wbs_adr_i[6]                                                                      |wbs_adr_i[6]                                                                      
wbs_adr_i[5]                                                                      |wbs_adr_i[5]                                                                      
wbs_adr_i[4]                                                                      |wbs_adr_i[4]                                                                      
wbs_adr_i[3]                                                                      |wbs_adr_i[3]                                                                      
wbs_adr_i[2]                                                                      |wbs_adr_i[2]                                                                      
wbs_adr_i[1]                                                                      |wbs_adr_i[1]                                                                      
wbs_adr_i[0]                                                                      |wbs_adr_i[0]                                                                      
wbs_dat_i[31]                                                                     |wbs_dat_i[31]                                                                     
wbs_dat_i[30]                                                                     |wbs_dat_i[30]                                                                     
wbs_dat_i[29]                                                                     |wbs_dat_i[29]                                                                     
wbs_dat_i[28]                                                                     |wbs_dat_i[28]                                                                     
wbs_dat_i[27]                                                                     |wbs_dat_i[27]                                                                     
wbs_dat_i[26]                                                                     |wbs_dat_i[26]                                                                     
wbs_dat_i[25]                                                                     |wbs_dat_i[25]                                                                     
wbs_dat_i[24]                                                                     |wbs_dat_i[24]                                                                     
wbs_dat_i[23]                                                                     |wbs_dat_i[23]                                                                     
wbs_dat_i[22]                                                                     |wbs_dat_i[22]                                                                     
wbs_dat_i[21]                                                                     |wbs_dat_i[21]                                                                     
wbs_dat_i[20]                                                                     |wbs_dat_i[20]                                                                     
wbs_dat_i[19]                                                                     |wbs_dat_i[19]                                                                     
wbs_dat_i[18]                                                                     |wbs_dat_i[18]                                                                     
wbs_dat_i[17]                                                                     |wbs_dat_i[17]                                                                     
wbs_dat_i[16]                                                                     |wbs_dat_i[16]                                                                     
wbs_dat_i[15]                                                                     |wbs_dat_i[15]                                                                     
wbs_dat_i[14]                                                                     |wbs_dat_i[14]                                                                     
wbs_dat_i[13]                                                                     |wbs_dat_i[13]                                                                     
wbs_dat_i[12]                                                                     |wbs_dat_i[12]                                                                     
wbs_dat_i[11]                                                                     |wbs_dat_i[11]                                                                     
wbs_dat_i[10]                                                                     |wbs_dat_i[10]                                                                     
wbs_dat_i[9]                                                                      |wbs_dat_i[9]                                                                      
wbs_dat_i[8]                                                                      |wbs_dat_i[8]                                                                      
wbs_dat_i[7]                                                                      |wbs_dat_i[7]                                                                      
wbs_dat_i[6]                                                                      |wbs_dat_i[6]                                                                      
wbs_dat_i[5]                                                                      |wbs_dat_i[5]                                                                      
wbs_dat_i[4]                                                                      |wbs_dat_i[4]                                                                      
wbs_dat_i[3]                                                                      |wbs_dat_i[3]                                                                      
wbs_dat_i[2]                                                                      |wbs_dat_i[2]                                                                      
wbs_dat_i[1]                                                                      |wbs_dat_i[1]                                                                      
wbs_dat_i[0]                                                                      |wbs_dat_i[0]                                                                      
wbs_dat_o[31]                                                                     |wbs_dat_o[31]                                                                     
wbs_dat_o[30]                                                                     |wbs_dat_o[30]                                                                     
wbs_dat_o[29]                                                                     |wbs_dat_o[29]                                                                     
wbs_dat_o[28]                                                                     |wbs_dat_o[28]                                                                     
wbs_dat_o[27]                                                                     |wbs_dat_o[27]                                                                     
wbs_dat_o[26]                                                                     |wbs_dat_o[26]                                                                     
wbs_dat_o[25]                                                                     |wbs_dat_o[25]                                                                     
wbs_dat_o[24]                                                                     |wbs_dat_o[24]                                                                     
wbs_dat_o[23]                                                                     |wbs_dat_o[23]                                                                     
wbs_dat_o[22]                                                                     |wbs_dat_o[22]                                                                     
wbs_dat_o[21]                                                                     |wbs_dat_o[21]                                                                     
wbs_dat_o[20]                                                                     |wbs_dat_o[20]                                                                     
wbs_dat_o[19]                                                                     |wbs_dat_o[19]                                                                     
wbs_dat_o[18]                                                                     |wbs_dat_o[18]                                                                     
wbs_dat_o[17]                                                                     |wbs_dat_o[17]                                                                     
wbs_dat_o[16]                                                                     |wbs_dat_o[16]                                                                     
wbs_dat_o[15]                                                                     |wbs_dat_o[15]                                                                     
wbs_dat_o[14]                                                                     |wbs_dat_o[14]                                                                     
wbs_dat_o[13]                                                                     |wbs_dat_o[13]                                                                     
wbs_dat_o[12]                                                                     |wbs_dat_o[12]                                                                     
wbs_dat_o[11]                                                                     |wbs_dat_o[11]                                                                     
wbs_dat_o[10]                                                                     |wbs_dat_o[10]                                                                     
wbs_dat_o[9]                                                                      |wbs_dat_o[9]                                                                      
wbs_dat_o[8]                                                                      |wbs_dat_o[8]                                                                      
wbs_dat_o[7]                                                                      |wbs_dat_o[7]                                                                      
wbs_dat_o[6]                                                                      |wbs_dat_o[6]                                                                      
wbs_dat_o[5]                                                                      |wbs_dat_o[5]                                                                      
wbs_dat_o[4]                                                                      |wbs_dat_o[4]                                                                      
wbs_dat_o[3]                                                                      |wbs_dat_o[3]                                                                      
wbs_dat_o[2]                                                                      |wbs_dat_o[2]                                                                      
wbs_dat_o[1]                                                                      |wbs_dat_o[1]                                                                      
wbs_dat_o[0]                                                                      |wbs_dat_o[0]                                                                      
wbs_sel_i[3]                                                                      |wbs_sel_i[3]                                                                      
wbs_sel_i[2]                                                                      |wbs_sel_i[2]                                                                      
wbs_sel_i[1]                                                                      |wbs_sel_i[1]                                                                      
wbs_sel_i[0]                                                                      |wbs_sel_i[0]                                                                      
io_in[10]                                                                         |io_in[10]                                                                         
io_in[11]                                                                         |io_in[11]                                                                         
io_in[12]                                                                         |io_in[12]                                                                         
io_in[13]                                                                         |io_in[13]                                                                         
io_in[14]                                                                         |io_in[14]                                                                         
io_in[15]                                                                         |io_in[15]                                                                         
io_in[16]                                                                         |io_in[16]                                                                         
io_in[17]                                                                         |io_in[17]                                                                         
io_in[18]                                                                         |io_in[18]                                                                         
io_in[19]                                                                         |io_in[19]                                                                         
io_in[20]                                                                         |io_in[20]                                                                         
io_in[21]                                                                         |io_in[21]                                                                         
io_in[22]                                                                         |io_in[22]                                                                         
io_in[23]                                                                         |io_in[23]                                                                         
io_in[24]                                                                         |io_in[24]                                                                         
io_in[25]                                                                         |io_in[25]                                                                         
io_in[26]                                                                         |io_in[26]                                                                         
io_in[27]                                                                         |io_in[27]                                                                         
io_in[28]                                                                         |io_in[28]                                                                         
io_in[29]                                                                         |io_in[29]                                                                         
io_in[8]                                                                          |io_in[8]                                                                          
io_in[9]                                                                          |io_in[9]                                                                          
io_oeb[10]                                                                        |io_oeb[10]                                                                        
io_oeb[11]                                                                        |io_oeb[11]                                                                        
io_oeb[12]                                                                        |io_oeb[12]                                                                        
io_oeb[13]                                                                        |io_oeb[13]                                                                        
io_oeb[14]                                                                        |io_oeb[14]                                                                        
io_oeb[15]                                                                        |io_oeb[15]                                                                        
io_oeb[16]                                                                        |io_oeb[16]                                                                        
io_oeb[17]                                                                        |io_oeb[17]                                                                        
io_oeb[18]                                                                        |io_oeb[18]                                                                        
io_oeb[19]                                                                        |io_oeb[19]                                                                        
io_oeb[20]                                                                        |io_oeb[20]                                                                        
io_oeb[21]                                                                        |io_oeb[21]                                                                        
io_oeb[22]                                                                        |io_oeb[22]                                                                        
io_oeb[23]                                                                        |io_oeb[23]                                                                        
io_oeb[24]                                                                        |io_oeb[24]                                                                        
io_oeb[25]                                                                        |io_oeb[25]                                                                        
io_oeb[26]                                                                        |io_oeb[26]                                                                        
io_oeb[27]                                                                        |io_oeb[27]                                                                        
io_oeb[28]                                                                        |io_oeb[28]                                                                        
io_oeb[29]                                                                        |io_oeb[29]                                                                        
io_oeb[8]                                                                         |io_oeb[8]                                                                         
io_oeb[9]                                                                         |io_oeb[9]                                                                         
io_out[10]                                                                        |io_out[10]                                                                        
io_out[11]                                                                        |io_out[11]                                                                        
io_out[12]                                                                        |io_out[12]                                                                        
io_out[13]                                                                        |io_out[13]                                                                        
io_out[14]                                                                        |io_out[14]                                                                        
io_out[15]                                                                        |io_out[15]                                                                        
io_out[16]                                                                        |io_out[16]                                                                        
io_out[17]                                                                        |io_out[17]                                                                        
io_out[18]                                                                        |io_out[18]                                                                        
io_out[19]                                                                        |io_out[19]                                                                        
io_out[20]                                                                        |io_out[20]                                                                        
io_out[21]                                                                        |io_out[21]                                                                        
io_out[22]                                                                        |io_out[22]                                                                        
io_out[23]                                                                        |io_out[23]                                                                        
io_out[24]                                                                        |io_out[24]                                                                        
io_out[25]                                                                        |io_out[25]                                                                        
io_out[26]                                                                        |io_out[26]                                                                        
io_out[27]                                                                        |io_out[27]                                                                        
io_out[28]                                                                        |io_out[28]                                                                        
io_out[29]                                                                        |io_out[29]                                                                        
io_out[8]                                                                         |io_out[8]                                                                         
io_out[9]                                                                         |io_out[9]                                                                         
user_clock2                                                                       |user_clock2                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_project_wrapper and user_project_wrapper are equivalent.

Final result: Circuits match uniquely.
.
