Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 18 14:24:34 2024
| Host         : kharp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file msys_wrapper_timing_summary_routed.rpt -pb msys_wrapper_timing_summary_routed.pb -rpx msys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : msys_wrapper
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-3   Critical Warning  Invalid primary clock on Clock Modifying Block  2           
TIMING-6   Critical Warning  No common primary clock between related clocks  10          
TIMING-7   Critical Warning  No common node between related clocks           10          
TIMING-14  Critical Warning  LUT on the clock tree                           1           
LUTAR-1    Warning           LUT drives async reset alert                    4           
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-16  Warning           Large setup violation                           1000        
TIMING-18  Warning           Missing input or output delay                   96          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (80)
7. checking multiple_clock (192)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (80)
--------------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (192)
--------------------------------
 There are 192 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.917    -9535.713                   2747                26082       -0.346       -3.935                     47                26082        3.000        0.000                       0                 10326  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
clk_main_100meg                                         {0.000 5.000}      10.000          100.000         
  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]   {0.000 5.000}      10.000          100.000         
  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]   {0.000 5.000}      10.000          100.000         
  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]   {0.000 5.000}      10.000          100.000         
  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]   {0.000 5.000}      10.000          100.000         
clk_serial_40meg                                        {0.000 12.500}     25.000          40.000          
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                               {0.000 5.000}      10.000          100.000         
  clkfbout_msys_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_main_100meg                                             -13.198     -789.668                     91                21418        0.077        0.000                      0                21418        3.870        0.000                       0                  9765  
  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]                                                                                                                                                     4.500        0.000                       0                   193  
  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]                                                                                                                                                     4.500        0.000                       0                   193  
  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]                                                                                                                                                     4.500        0.000                       0                   193  
  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]                                                                                                                                                     4.500        0.000                       0                   193  
clk_serial_40meg                                             10.319        0.000                      0                  156        0.166        0.000                      0                  156       12.000        0.000                       0                    89  
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.386        0.000                      0                  222        0.155        0.000                      0                  222       15.812        0.000                       0                   234  
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.330        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_msys_clk_wiz_0_0                                                                                                                                                                               8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                           To Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                           --------                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  clk_main_100meg                                           -9.626    -6678.911                   2121                 2630        0.190        0.000                      0                 2630  
msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  clk_main_100meg                                          -10.558    -8165.241                   2196                 2629        0.153        0.000                      0                 2629  
msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]  clk_main_100meg                                          -13.589    -6834.003                   2105                 2629        0.185        0.000                      0                 2629  
msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]  clk_main_100meg                                          -13.917    -7667.383                   2041                 2630        0.307        0.000                      0                 2630  
clk_serial_40meg                                     clk_main_100meg                                            0.282        0.000                      0                   36        0.300        0.000                      0                   36  
clk_main_100meg                                      msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]       -1.644      -67.659                    157                 1140        0.219        0.000                      0                 1140  
clk_serial_40meg                                     msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]       -1.106      -17.333                     67                  436       -0.157       -0.725                     13                  436  
clk_main_100meg                                      msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]       -1.633      -65.942                    149                 1140        0.181        0.000                      0                 1140  
clk_serial_40meg                                     msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]       -1.095      -16.585                     65                  436       -0.162       -1.340                     23                  436  
clk_main_100meg                                      msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]       -1.764      -35.714                    107                 1140       -0.018       -0.030                      2                 1140  
clk_serial_40meg                                     msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]       -1.424      -49.844                    147                  436        0.163        0.000                      0                  436  
clk_main_100meg                                      msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]       -1.496      -15.540                     53                 1140       -0.346       -2.595                     24                 1140  
clk_serial_40meg                                     msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]       -1.156      -20.860                     79                  436       -0.123       -0.213                      5                  436  
clk_main_100meg                                      clk_serial_40meg                                           1.430        0.000                      0                   10        0.096        0.000                      0                   10  
msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  clk_serial_40meg                                           0.931        0.000                      0                   12        0.313        0.000                      0                   12  
msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  clk_serial_40meg                                           1.206        0.000                      0                   12        0.336        0.000                      0                   12  
msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]  clk_serial_40meg                                           1.265        0.000                      0                   12        0.349        0.000                      0                   12  
msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]  clk_serial_40meg                                           1.050        0.000                      0                   12        0.382        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_main_100meg    clk_main_100meg         -2.727      -60.209                    134                 2985        0.383        0.000                      0                 2985  
**async_default**  clk_main_100meg    clk_serial_40meg         0.281        0.000                      0                   87        0.271        0.000                      0                   87  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                              From Clock                                              To Clock                                              
----------                                              ----------                                              --------                                              
(none)                                                                                                          clk_main_100meg                                         
(none)                                                  clk_main_100meg                                         clk_main_100meg                                         
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_main_100meg                                         
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_main_100meg                                         
(none)                                                                                                          msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                  clk_main_100meg                                         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                          msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                  clk_main_100meg                                         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_main_100meg                                       
(none)                     clk_serial_40meg                                      
(none)                     clkfbout_msys_clk_wiz_0_0                             
(none)                                                clk_main_100meg            
(none)                                                clk_serial_40meg           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_main_100meg
  To Clock:  clk_main_100meg

Setup :           91  Failing Endpoints,  Worst Slack      -13.198ns,  Total Violation     -789.668ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.198ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[533]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        18.070ns  (logic 1.770ns (9.795%)  route 16.300ns (90.205%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 8.049 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.527     8.049    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y154        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[533]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y154        FDCE (Prop_fdce_C_Q)         0.402     8.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[533]/Q
                         net (fo=65, routed)         13.767    22.218    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[1966]
    SLICE_X81Y20         LUT6 (Prop_lut6_I0_O)        0.232    22.450 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[61]_i_762/O
                         net (fo=1, routed)           0.000    22.450    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[61]_i_762_n_0
    SLICE_X81Y20         MUXF7 (Prop_muxf7_I1_O)      0.182    22.632 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[61]_i_390/O
                         net (fo=1, routed)           0.000    22.632    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[61]_i_390_n_0
    SLICE_X81Y20         MUXF8 (Prop_muxf8_I1_O)      0.079    22.711 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[61]_i_156/O
                         net (fo=1, routed)           0.784    23.495    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[61]_i_156_n_0
    SLICE_X78Y20         LUT6 (Prop_lut6_I1_O)        0.264    23.759 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[61]_i_73/O
                         net (fo=1, routed)           0.000    23.759    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[61]_i_73_n_0
    SLICE_X78Y20         MUXF7 (Prop_muxf7_I0_O)      0.173    23.932 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[61]_i_32/O
                         net (fo=1, routed)           0.000    23.932    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[61]_i_32_n_0
    SLICE_X78Y20         MUXF8 (Prop_muxf8_I1_O)      0.074    24.006 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[61]_i_12/O
                         net (fo=1, routed)           0.988    24.994    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[61]_i_12_n_0
    SLICE_X72Y13         LUT6 (Prop_lut6_I0_O)        0.259    25.253 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[61]_i_4/O
                         net (fo=1, routed)           0.761    26.014    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[61]_i_4_n_0
    SLICE_X70Y14         LUT5 (Prop_lut5_I2_O)        0.105    26.119 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[61]_i_1/O
                         net (fo=1, routed)           0.000    26.119    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[61]
    SLICE_X70Y14         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.399    12.849    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X70Y14         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[61]/C
                         clock pessimism              0.071    12.921    
                         clock uncertainty           -0.074    12.847    
    SLICE_X70Y14         FDCE (Setup_fdce_C_D)        0.074    12.921    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                         -26.119    
  -------------------------------------------------------------------
                         slack                                -13.198    

Slack (VIOLATED) :        -12.945ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1643]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        17.703ns  (logic 1.774ns (10.021%)  route 15.929ns (89.979%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 12.856 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns = ( 8.128 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.606     8.128    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X7Y153         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1643]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153         FDCE (Prop_fdce_C_Q)         0.353     8.481 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1643]/Q
                         net (fo=65, routed)         13.746    22.227    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[856]
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.240    22.467 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_943/O
                         net (fo=1, routed)           0.000    22.467    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_943_n_0
    SLICE_X5Y25          MUXF7 (Prop_muxf7_I0_O)      0.178    22.645 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_498/O
                         net (fo=1, routed)           0.000    22.645    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_498_n_0
    SLICE_X5Y25          MUXF8 (Prop_muxf8_I1_O)      0.079    22.724 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_211/O
                         net (fo=1, routed)           0.659    23.383    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_211_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.264    23.647 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_80/O
                         net (fo=1, routed)           0.000    23.647    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_80_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I1_O)      0.206    23.853 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_38/O
                         net (fo=1, routed)           0.000    23.853    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_38_n_0
    SLICE_X3Y25          MUXF8 (Prop_muxf8_I0_O)      0.085    23.938 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_15/O
                         net (fo=1, routed)           0.952    24.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_15_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.264    25.154 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_5/O
                         net (fo=1, routed)           0.572    25.726    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_5_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.105    25.831 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    25.831    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[9]
    SLICE_X13Y19         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.406    12.856    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X13Y19         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[9]/C
                         clock pessimism              0.071    12.928    
                         clock uncertainty           -0.074    12.854    
    SLICE_X13Y19         FDCE (Setup_fdce_C_D)        0.032    12.886    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -25.831    
  -------------------------------------------------------------------
                         slack                                -12.945    

Slack (VIOLATED) :        -12.928ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[766]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        17.761ns  (logic 1.635ns (9.206%)  route 16.126ns (90.794%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    2.908ns = ( 7.908 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.386     7.907    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X8Y91          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[766]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.437     8.344 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[766]/Q
                         net (fo=65, routed)         12.156    20.500    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[1733]
    SLICE_X79Y80         LUT6 (Prop_lut6_I1_O)        0.105    20.605 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_410/O
                         net (fo=1, routed)           0.000    20.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_410_n_0
    SLICE_X79Y80         MUXF7 (Prop_muxf7_I1_O)      0.182    20.787 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_166/O
                         net (fo=1, routed)           1.906    22.693    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_166_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I5_O)        0.252    22.945 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_75/O
                         net (fo=1, routed)           0.000    22.945    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_75_n_0
    SLICE_X79Y81         MUXF7 (Prop_muxf7_I0_O)      0.199    23.144 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_33/O
                         net (fo=1, routed)           0.783    23.927    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_33_n_0
    SLICE_X78Y79         LUT6 (Prop_lut6_I0_O)        0.250    24.177 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_13/O
                         net (fo=1, routed)           0.220    24.397    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_13_n_0
    SLICE_X78Y79         LUT6 (Prop_lut6_I1_O)        0.105    24.502 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_4/O
                         net (fo=1, routed)           1.061    25.563    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_4_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I2_O)        0.105    25.668 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_1/O
                         net (fo=1, routed)           0.000    25.668    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[48]
    SLICE_X67Y81         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.256    12.706    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X67Y81         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[48]/C
                         clock pessimism              0.077    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X67Y81         FDCE (Setup_fdce_C_D)        0.030    12.740    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -25.668    
  -------------------------------------------------------------------
                         slack                                -12.928    

Slack (VIOLATED) :        -12.612ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[637]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        17.442ns  (logic 1.794ns (10.286%)  route 15.648ns (89.714%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns = ( 8.060 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.538     8.060    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X19Y152        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[637]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y152        FDCE (Prop_fdce_C_Q)         0.353     8.413 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[637]/Q
                         net (fo=65, routed)         13.223    21.636    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[1862]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.242    21.878 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_752/O
                         net (fo=1, routed)           0.000    21.878    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_752_n_0
    SLICE_X12Y27         MUXF7 (Prop_muxf7_I1_O)      0.206    22.084 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_385/O
                         net (fo=1, routed)           0.000    22.084    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_385_n_0
    SLICE_X12Y27         MUXF8 (Prop_muxf8_I0_O)      0.082    22.166 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_154/O
                         net (fo=1, routed)           0.937    23.103    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_154_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.259    23.362 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_72/O
                         net (fo=1, routed)           0.000    23.362    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_72_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I1_O)      0.206    23.568 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_31/O
                         net (fo=1, routed)           0.000    23.568    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_31_n_0
    SLICE_X10Y31         MUXF8 (Prop_muxf8_I0_O)      0.082    23.650 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_12/O
                         net (fo=1, routed)           0.785    24.434    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_12_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.259    24.693 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_4/O
                         net (fo=1, routed)           0.703    25.396    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_4_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I2_O)        0.105    25.501 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_1/O
                         net (fo=1, routed)           0.000    25.501    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[39]
    SLICE_X13Y34         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.409    12.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X13Y34         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[39]/C
                         clock pessimism              0.071    12.931    
                         clock uncertainty           -0.074    12.857    
    SLICE_X13Y34         FDCE (Setup_fdce_C_D)        0.032    12.889    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -25.501    
  -------------------------------------------------------------------
                         slack                                -12.612    

Slack (VIOLATED) :        -12.494ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1723]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        17.234ns  (logic 1.944ns (11.280%)  route 15.290ns (88.720%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns = ( 8.041 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.519     8.041    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X57Y156        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1723]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y156        FDCE (Prop_fdce_C_Q)         0.353     8.394 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1723]/Q
                         net (fo=65, routed)         13.240    21.633    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[776]
    SLICE_X18Y46         LUT6 (Prop_lut6_I3_O)        0.239    21.872 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1062/O
                         net (fo=1, routed)           0.000    21.872    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1062_n_0
    SLICE_X18Y46         MUXF7 (Prop_muxf7_I0_O)      0.178    22.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_495/O
                         net (fo=1, routed)           0.000    22.050    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_495_n_0
    SLICE_X18Y46         MUXF8 (Prop_muxf8_I1_O)      0.079    22.129 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_211/O
                         net (fo=1, routed)           0.513    22.642    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_211_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.264    22.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_82/O
                         net (fo=1, routed)           0.000    22.906    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_82_n_0
    SLICE_X19Y45         MUXF7 (Prop_muxf7_I0_O)      0.199    23.105 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_46/O
                         net (fo=1, routed)           0.000    23.105    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_46_n_0
    SLICE_X19Y45         MUXF8 (Prop_muxf8_I0_O)      0.085    23.190 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_23/O
                         net (fo=1, routed)           0.738    23.928    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_23_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.264    24.192 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_10/O
                         net (fo=1, routed)           0.800    24.992    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_10_n_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105    25.097 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    25.097    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_3_n_0
    SLICE_X28Y51         MUXF7 (Prop_muxf7_I0_O)      0.178    25.275 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    25.275    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[14]
    SLICE_X28Y51         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.273    12.723    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X28Y51         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/C
                         clock pessimism              0.071    12.794    
                         clock uncertainty           -0.074    12.721    
    SLICE_X28Y51         FDCE (Setup_fdce_C_D)        0.060    12.781    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -25.275    
  -------------------------------------------------------------------
                         slack                                -12.494    

Slack (VIOLATED) :        -12.331ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1389]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        17.035ns  (logic 1.800ns (10.567%)  route 15.235ns (89.433%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.085ns = ( 8.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.563     8.085    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X81Y8          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1389]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDCE (Prop_fdce_C_Q)         0.353     8.438 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1389]/Q
                         net (fo=65, routed)         13.190    21.628    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[1110]
    SLICE_X16Y152        LUT6 (Prop_lut6_I0_O)        0.240    21.868 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_889/O
                         net (fo=1, routed)           0.000    21.868    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_889_n_0
    SLICE_X16Y152        MUXF7 (Prop_muxf7_I1_O)      0.206    22.074 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_412/O
                         net (fo=1, routed)           0.000    22.074    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_412_n_0
    SLICE_X16Y152        MUXF8 (Prop_muxf8_I0_O)      0.085    22.159 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_174/O
                         net (fo=1, routed)           0.612    22.770    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_174_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I3_O)        0.264    23.034 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_71/O
                         net (fo=1, routed)           0.000    23.034    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_71_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I1_O)      0.206    23.240 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_35/O
                         net (fo=1, routed)           0.000    23.240    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_35_n_0
    SLICE_X14Y150        MUXF8 (Prop_muxf8_I0_O)      0.082    23.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_15/O
                         net (fo=1, routed)           0.965    24.287    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_15_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I5_O)        0.259    24.546 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_5/O
                         net (fo=1, routed)           0.468    25.015    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_5_n_0
    SLICE_X12Y142        LUT5 (Prop_lut5_I2_O)        0.105    25.120 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.120    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[2]
    SLICE_X12Y142        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.264    12.715    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y142        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/C
                         clock pessimism              0.071    12.786    
                         clock uncertainty           -0.074    12.712    
    SLICE_X12Y142        FDCE (Setup_fdce_C_D)        0.076    12.788    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -25.120    
  -------------------------------------------------------------------
                         slack                                -12.331    

Slack (VIOLATED) :        -12.306ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[980]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        16.998ns  (logic 1.720ns (10.119%)  route 15.278ns (89.881%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns = ( 8.047 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.525     8.047    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[980]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.437     8.484 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[980]/Q
                         net (fo=65, routed)         12.426    20.909    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[1519]
    SLICE_X26Y157        LUT6 (Prop_lut6_I5_O)        0.105    21.014 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[62]_i_845/O
                         net (fo=1, routed)           0.000    21.014    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[62]_i_845_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.199    21.213 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[62]_i_437/O
                         net (fo=1, routed)           0.000    21.213    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[62]_i_437_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.085    21.298 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[62]_i_185/O
                         net (fo=1, routed)           1.779    23.077    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[62]_i_185_n_0
    SLICE_X29Y157        LUT6 (Prop_lut6_I0_O)        0.264    23.341 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[62]_i_80/O
                         net (fo=1, routed)           0.000    23.341    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[62]_i_80_n_0
    SLICE_X29Y157        MUXF7 (Prop_muxf7_I1_O)      0.182    23.523 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[62]_i_35/O
                         net (fo=1, routed)           0.000    23.523    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[62]_i_35_n_0
    SLICE_X29Y157        MUXF8 (Prop_muxf8_I1_O)      0.079    23.602 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[62]_i_13/O
                         net (fo=1, routed)           0.697    24.299    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[62]_i_13_n_0
    SLICE_X33Y149        LUT6 (Prop_lut6_I3_O)        0.264    24.563 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[62]_i_4/O
                         net (fo=1, routed)           0.376    24.940    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[62]_i_4_n_0
    SLICE_X33Y149        LUT5 (Prop_lut5_I2_O)        0.105    25.045 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[62]_i_1/O
                         net (fo=1, routed)           0.000    25.045    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__1[62]
    SLICE_X33Y149        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.258    12.709    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X33Y149        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[62]/C
                         clock pessimism              0.071    12.780    
                         clock uncertainty           -0.074    12.706    
    SLICE_X33Y149        FDCE (Setup_fdce_C_D)        0.033    12.739    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                         -25.045    
  -------------------------------------------------------------------
                         slack                                -12.306    

Slack (VIOLATED) :        -12.271ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[137]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        17.151ns  (logic 1.635ns (9.533%)  route 15.516ns (90.467%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns = ( 8.058 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.536     8.058    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X24Y154        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[137]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDCE (Prop_fdce_C_Q)         0.353     8.411 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[137]/Q
                         net (fo=65, routed)         13.111    21.521    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[2362]
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.242    21.763 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[3]_i_325/O
                         net (fo=1, routed)           0.000    21.763    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[3]_i_325_n_0
    SLICE_X7Y42          MUXF7 (Prop_muxf7_I0_O)      0.178    21.941 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    21.941    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[3]_i_124_n_0
    SLICE_X7Y42          MUXF8 (Prop_muxf8_I1_O)      0.079    22.020 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[3]_i_58/O
                         net (fo=1, routed)           0.854    22.875    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[3]_i_58_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.264    23.139 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[3]_i_27/O
                         net (fo=1, routed)           0.000    23.139    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[3]_i_27_n_0
    SLICE_X8Y42          MUXF7 (Prop_muxf7_I0_O)      0.173    23.312 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[3]_i_8/O
                         net (fo=1, routed)           0.814    24.125    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[3]_i_8_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.241    24.366 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[3]_i_2/O
                         net (fo=1, routed)           0.737    25.103    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[3]_i_2_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.105    25.208 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    25.208    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[3]
    SLICE_X10Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.415    12.865    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X10Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[3]/C
                         clock pessimism              0.071    12.937    
                         clock uncertainty           -0.074    12.863    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.074    12.937    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                         -25.208    
  -------------------------------------------------------------------
                         slack                                -12.271    

Slack (VIOLATED) :        -12.254ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[740]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        17.264ns  (logic 1.657ns (9.598%)  route 15.607ns (90.402%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    2.874ns = ( 7.874 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.352     7.874    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X54Y110        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[740]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDCE (Prop_fdce_C_Q)         0.437     8.311 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[740]/Q
                         net (fo=65, routed)         13.355    21.666    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[1759]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.105    21.771 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_371/O
                         net (fo=1, routed)           0.000    21.771    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_371_n_0
    SLICE_X16Y12         MUXF7 (Prop_muxf7_I0_O)      0.199    21.970 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_148/O
                         net (fo=1, routed)           0.667    22.638    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_148_n_0
    SLICE_X16Y13         LUT6 (Prop_lut6_I5_O)        0.250    22.888 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_64/O
                         net (fo=1, routed)           0.000    22.888    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_64_n_0
    SLICE_X16Y13         MUXF7 (Prop_muxf7_I1_O)      0.206    23.094 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_30/O
                         net (fo=1, routed)           0.477    23.571    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_30_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.250    23.821 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_12/O
                         net (fo=1, routed)           0.992    24.812    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_12_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I1_O)        0.105    24.917 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_4/O
                         net (fo=1, routed)           0.116    25.033    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_4_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.105    25.138 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_1/O
                         net (fo=1, routed)           0.000    25.138    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[37]
    SLICE_X15Y21         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.403    12.853    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X15Y21         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/C
                         clock pessimism              0.071    12.925    
                         clock uncertainty           -0.074    12.851    
    SLICE_X15Y21         FDCE (Setup_fdce_C_D)        0.033    12.884    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -25.138    
  -------------------------------------------------------------------
                         slack                                -12.254    

Slack (VIOLATED) :        -12.193ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[464]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        17.019ns  (logic 1.954ns (11.482%)  route 15.065ns (88.518%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 8.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.537     8.059    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X22Y155        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[464]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y155        FDCE (Prop_fdce_C_Q)         0.384     8.443 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[464]/Q
                         net (fo=65, routed)         12.885    21.328    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg_next[2035]
    SLICE_X38Y21         LUT3 (Prop_lut3_I1_O)        0.105    21.433 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_1175/O
                         net (fo=1, routed)           0.000    21.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_1175_n_0
    SLICE_X38Y21         MUXF7 (Prop_muxf7_I0_O)      0.173    21.606 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_700/O
                         net (fo=1, routed)           0.000    21.606    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_700_n_0
    SLICE_X38Y21         MUXF8 (Prop_muxf8_I1_O)      0.074    21.680 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_334/O
                         net (fo=1, routed)           0.984    22.664    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_334_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.259    22.923 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_148/O
                         net (fo=1, routed)           0.000    22.923    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_148_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I1_O)      0.182    23.105 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_68/O
                         net (fo=1, routed)           0.000    23.105    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_68_n_0
    SLICE_X40Y19         MUXF8 (Prop_muxf8_I1_O)      0.079    23.184 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_31/O
                         net (fo=1, routed)           0.844    24.028    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_31_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.264    24.292 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_13/O
                         net (fo=1, routed)           0.000    24.292    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_13_n_0
    SLICE_X40Y12         MUXF7 (Prop_muxf7_I1_O)      0.182    24.474 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_4/O
                         net (fo=1, routed)           0.352    24.825    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_4_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.252    25.077 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    25.077    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT_n_55
    SLICE_X40Y12         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.404    12.854    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X40Y12         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[22]/C
                         clock pessimism              0.071    12.926    
                         clock uncertainty           -0.074    12.852    
    SLICE_X40Y12         FDCE (Setup_fdce_C_D)        0.032    12.884    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -25.077    
  -------------------------------------------------------------------
                         slack                                -12.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.653     1.174    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X11Y155        FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_fdre_C_Q)         0.141     1.315 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/Q
                         net (fo=2, routed)           0.066     1.381    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg_n_0_[0]
    SLICE_X10Y155        SRL16E                                       r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.928     1.497    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X10Y155        SRL16E                                       r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/CLK
                         clock pessimism             -0.310     1.187    
    SLICE_X10Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.304    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.662%)  route 0.233ns (62.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.639     1.160    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDRE (Prop_fdre_C_Q)         0.141     1.301 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.233     1.534    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X14Y174        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.912     1.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X14Y174        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism             -0.286     1.195    
    SLICE_X14Y174        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.449    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.662%)  route 0.233ns (62.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.639     1.160    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDRE (Prop_fdre_C_Q)         0.141     1.301 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.233     1.534    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X14Y174        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.912     1.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X14Y174        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism             -0.286     1.195    
    SLICE_X14Y174        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.449    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.662%)  route 0.233ns (62.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.639     1.160    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDRE (Prop_fdre_C_Q)         0.141     1.301 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.233     1.534    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A2
    SLICE_X14Y174        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.912     1.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X14Y174        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism             -0.286     1.195    
    SLICE_X14Y174        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.449    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.662%)  route 0.233ns (62.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.639     1.160    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDRE (Prop_fdre_C_Q)         0.141     1.301 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.233     1.534    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A2
    SLICE_X14Y174        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.912     1.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X14Y174        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism             -0.286     1.195    
    SLICE_X14Y174        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.449    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_1_CDC/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_2/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.516%)  route 0.262ns (61.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.631     1.152    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi_aclk
    SLICE_X58Y174        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_1_CDC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y174        FDRE (Prop_fdre_C_Q)         0.164     1.316 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_1_CDC/Q
                         net (fo=1, routed)           0.262     1.578    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spisel_pulse_cdc_from_spi_d1
    SLICE_X48Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.904     1.473    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi_aclk
    SLICE_X48Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_2/C
                         clock pessimism             -0.057     1.416    
    SLICE_X48Y173        FDRE (Hold_fdre_C_D)         0.075     1.491    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_2
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.894%)  route 0.229ns (48.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.632     1.153    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X54Y177        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y177        FDRE (Prop_fdre_C_Q)         0.148     1.301 f  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/Q
                         net (fo=3, routed)           0.229     1.530    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_wr_i
    SLICE_X46Y178        LUT4 (Prop_lut4_I2_O)        0.099     1.629 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/msys_axi_quad_s77_LUT4_2/O
                         net (fo=1, routed)           0.000     1.629    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X46Y178        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.907     1.476    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X46Y178        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism             -0.057     1.419    
    SLICE_X46Y178        FDRE (Hold_fdre_C_D)         0.121     1.540    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.983%)  route 0.130ns (48.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.642     1.163    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X17Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[15]/Q
                         net (fo=84, routed)          0.130     1.434    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/D
    SLICE_X14Y177        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.915     1.484    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/WCLK
    SLICE_X14Y177        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.286     1.198    
    SLICE_X14Y177        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.344    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.112%)  route 0.130ns (47.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.642     1.163    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X17Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[14]/Q
                         net (fo=84, routed)          0.130     1.434    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/D
    SLICE_X14Y177        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.915     1.484    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/WCLK
    SLICE_X14Y177        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.286     1.198    
    SLICE_X14Y177        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.342    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.683%)  route 0.260ns (58.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.630     1.151    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X55Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDRE (Prop_fdre_C_Q)         0.141     1.292 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[23]/Q
                         net (fo=3, routed)           0.260     1.552    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_s[23]
    SLICE_X51Y174        LUT6 (Prop_lut6_I3_O)        0.045     1.597 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[8]_i_1/O
                         net (fo=1, routed)           0.000     1.597    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[8]_i_1_n_0
    SLICE_X51Y174        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.901     1.470    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X51Y174        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[8]/C
                         clock pessimism             -0.057     1.413    
    SLICE_X51Y174        FDRE (Hold_fdre_C_D)         0.092     1.505    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_main_100meg
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y62     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y62     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y63     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y63     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y68     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y68     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y74     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y74     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y78     msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y78     msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y169    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y169    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y169    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y169    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y18  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y19  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y9   msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y10  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y20  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y21  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y19  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y20  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y18  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y19  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y9   msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y10  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y20  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y21  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y19  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y20  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y18  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y19  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y9   msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y10  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y20  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y21  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y19  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y20  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y18  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y19  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y9   msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y10  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y20  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y21  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y19  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y20  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_serial_40meg
  To Clock:  clk_serial_40meg

Setup :            0  Failing Endpoints,  Worst Slack       10.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        2.054ns  (logic 0.542ns (26.390%)  route 1.512ns (73.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y181        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y181        FDPE (Prop_fdpe_C_Q)         0.437    16.018 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/Q
                         net (fo=7, routed)           1.025    17.043    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg
    SLICE_X78Y182        LUT5 (Prop_lut5_I4_O)        0.105    17.148 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG[3]_i_1/O
                         net (fo=1, routed)           0.487    17.635    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG[3]_i_1_n_0
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X78Y182        FDCE (Setup_fdce_C_D)       -0.002    27.953    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                         27.953    
                         arrival time                         -17.635    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.363ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.985ns  (logic 0.542ns (27.310%)  route 1.443ns (72.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y181        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y181        FDPE (Prop_fdpe_C_Q)         0.437    16.018 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/Q
                         net (fo=7, routed)           1.157    17.175    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg
    SLICE_X79Y182        LUT4 (Prop_lut4_I3_O)        0.105    17.280 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG[2]_i_1/O
                         net (fo=1, routed)           0.286    17.565    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG[2]_i_1_n_0
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[2]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X78Y182        FDCE (Setup_fdce_C_D)       -0.027    27.928    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                         27.928    
                         arrival time                         -17.565    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.833ns  (logic 0.489ns (26.673%)  route 1.344ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDCE (Prop_fdce_C_Q)         0.384    15.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=2, routed)           0.689    16.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_en
    SLICE_X77Y182        LUT2 (Prop_lut2_I1_O)        0.105    16.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[15]_i_1/O
                         net (fo=32, routed)          0.656    17.414    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/E[0]
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[10]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X74Y183        FDCE (Setup_fdce_C_CE)      -0.136    27.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         27.819    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.833ns  (logic 0.489ns (26.673%)  route 1.344ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDCE (Prop_fdce_C_Q)         0.384    15.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=2, routed)           0.689    16.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_en
    SLICE_X77Y182        LUT2 (Prop_lut2_I1_O)        0.105    16.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[15]_i_1/O
                         net (fo=32, routed)          0.656    17.414    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/E[0]
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[11]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X74Y183        FDCE (Setup_fdce_C_CE)      -0.136    27.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         27.819    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.833ns  (logic 0.489ns (26.673%)  route 1.344ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDCE (Prop_fdce_C_Q)         0.384    15.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=2, routed)           0.689    16.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_en
    SLICE_X77Y182        LUT2 (Prop_lut2_I1_O)        0.105    16.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[15]_i_1/O
                         net (fo=32, routed)          0.656    17.414    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/E[0]
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[10]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X74Y183        FDCE (Setup_fdce_C_CE)      -0.136    27.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         27.819    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.833ns  (logic 0.489ns (26.673%)  route 1.344ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDCE (Prop_fdce_C_Q)         0.384    15.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=2, routed)           0.689    16.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_en
    SLICE_X77Y182        LUT2 (Prop_lut2_I1_O)        0.105    16.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[15]_i_1/O
                         net (fo=32, routed)          0.656    17.414    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/E[0]
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[11]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X74Y183        FDCE (Setup_fdce_C_CE)      -0.136    27.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         27.819    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.833ns  (logic 0.489ns (26.673%)  route 1.344ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDCE (Prop_fdce_C_Q)         0.384    15.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=2, routed)           0.689    16.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_en
    SLICE_X77Y182        LUT2 (Prop_lut2_I1_O)        0.105    16.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[15]_i_1/O
                         net (fo=32, routed)          0.656    17.414    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/E[0]
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[12]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X74Y183        FDCE (Setup_fdce_C_CE)      -0.136    27.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.819    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.833ns  (logic 0.489ns (26.673%)  route 1.344ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDCE (Prop_fdce_C_Q)         0.384    15.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=2, routed)           0.689    16.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_en
    SLICE_X77Y182        LUT2 (Prop_lut2_I1_O)        0.105    16.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[15]_i_1/O
                         net (fo=32, routed)          0.656    17.414    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/E[0]
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[13]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X74Y183        FDCE (Setup_fdce_C_CE)      -0.136    27.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.819    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.833ns  (logic 0.489ns (26.673%)  route 1.344ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDCE (Prop_fdce_C_Q)         0.384    15.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=2, routed)           0.689    16.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_en
    SLICE_X77Y182        LUT2 (Prop_lut2_I1_O)        0.105    16.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[15]_i_1/O
                         net (fo=32, routed)          0.656    17.414    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/E[0]
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[14]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X74Y183        FDCE (Setup_fdce_C_CE)      -0.136    27.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         27.819    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_serial_40meg rise@25.000ns - clk_serial_40meg fall@12.500ns)
  Data Path Delay:        1.833ns  (logic 0.489ns (26.673%)  route 1.344ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 15.581 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    15.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y182        FDCE (Prop_fdce_C_Q)         0.384    15.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=2, routed)           0.689    16.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_en
    SLICE_X77Y182        LUT2 (Prop_lut2_I1_O)        0.105    16.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[15]_i_1/O
                         net (fo=32, routed)          0.656    17.414    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/E[0]
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[15]/C
                         clock pessimism              0.145    28.040    
                         clock uncertainty           -0.085    27.955    
    SLICE_X74Y183        FDCE (Setup_fdce_C_CE)      -0.136    27.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.819    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 10.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y181        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.108     1.430    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg[0]
    SLICE_X75Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/C
                         clock pessimism             -0.307     1.194    
    SLICE_X75Y180        FDCE (Hold_fdce_C_D)         0.070     1.264    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y181        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.108     1.430    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg[2]
    SLICE_X75Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
                         clock pessimism             -0.307     1.194    
    SLICE_X75Y180        FDCE (Hold_fdce_C_D)         0.066     1.260    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.209%)  route 0.128ns (43.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661     1.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y182        FDCE (Prop_fdce_C_Q)         0.164     1.346 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.128     1.474    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b_n_12
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934     1.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/C
                         clock pessimism             -0.286     1.217    
    SLICE_X73Y182        FDCE (Hold_fdce_C_D)         0.075     1.292    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.969%)  route 0.120ns (46.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X72Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.120     1.442    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b_n_14
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934     1.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
                         clock pessimism             -0.309     1.194    
    SLICE_X73Y182        FDCE (Hold_fdce_C_D)         0.047     1.241    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.558%)  route 0.127ns (47.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X72Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[14]/Q
                         net (fo=2, routed)           0.127     1.449    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg[14]
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.935     1.504    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                         clock pessimism             -0.308     1.196    
    SLICE_X72Y183        FDCE (Hold_fdce_C_D)         0.047     1.243    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.033%)  route 0.113ns (46.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y181        FDCE (Prop_fdce_C_Q)         0.128     1.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.113     1.422    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg[5]
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                         clock pessimism             -0.307     1.195    
    SLICE_X75Y181        FDCE (Hold_fdce_C_D)         0.019     1.214    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.739%)  route 0.181ns (56.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.659     1.180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X73Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y181        FDCE (Prop_fdce_C_Q)         0.141     1.321 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.181     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg[6]
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                         clock pessimism             -0.286     1.216    
    SLICE_X75Y181        FDCE (Hold_fdce_C_D)         0.075     1.291    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.808%)  route 0.124ns (37.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y181        FDCE (Prop_fdce_C_Q)         0.164     1.345 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/Q
                         net (fo=34, routed)          0.124     1.469    msys_i/serial_adc_pwm_top_0/U0/fsm/clr
    SLICE_X78Y181        LUT6 (Prop_lut6_I5_O)        0.045     1.514 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sda_reg_clr_buff_i_1/O
                         net (fo=1, routed)           0.000     1.514    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_1
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934     1.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                         clock pessimism             -0.322     1.181    
    SLICE_X78Y181        FDCE (Hold_fdce_C_D)         0.121     1.302    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.680%)  route 0.161ns (53.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y181        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.161     1.483    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg[4]
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/C
                         clock pessimism             -0.307     1.195    
    SLICE_X75Y181        FDCE (Hold_fdce_C_D)         0.070     1.265    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.950%)  route 0.132ns (47.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661     1.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y182        FDCE (Prop_fdce_C_Q)         0.148     1.330 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.132     1.462    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b_n_9
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934     1.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                         clock pessimism             -0.286     1.217    
    SLICE_X73Y182        FDCE (Hold_fdce_C_D)         0.025     1.242    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_serial_40meg
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y3    msys_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X80Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X79Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X78Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X72Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X72Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X72Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X80Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X80Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X78Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X78Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X80Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X80Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X79Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X80Y180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X78Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X78Y181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.386ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.292ns  (logic 0.594ns (25.917%)  route 1.698ns (74.083%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.716    21.032    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y176         LUT6 (Prop_lut6_I0_O)        0.105    21.137 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.982    22.119    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y175         LUT3 (Prop_lut3_I1_O)        0.105    22.224 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.224    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.472    36.239    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.332    36.571    
                         clock uncertainty           -0.035    36.536    
    SLICE_X6Y175         FDRE (Setup_fdre_C_D)        0.074    36.610    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -22.224    
  -------------------------------------------------------------------
                         slack                                 14.386    

Slack (MET) :             14.395ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.315ns  (logic 0.617ns (26.653%)  route 1.698ns (73.346%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.716    21.032    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y176         LUT6 (Prop_lut6_I0_O)        0.105    21.137 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.982    22.119    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y175         LUT4 (Prop_lut4_I2_O)        0.128    22.247 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.247    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.472    36.239    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.332    36.571    
                         clock uncertainty           -0.035    36.536    
    SLICE_X6Y175         FDRE (Setup_fdre_C_D)        0.106    36.642    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.642    
                         arrival time                         -22.247    
  -------------------------------------------------------------------
                         slack                                 14.395    

Slack (MET) :             14.396ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.589ns (28.835%)  route 1.454ns (71.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 19.576 - 16.667 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.594     3.269    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.379     3.648 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.968     4.616    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X7Y179         LUT6 (Prop_lut6_I1_O)        0.105     4.721 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.112     4.833    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X7Y179         LUT5 (Prop_lut5_I0_O)        0.105     4.938 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.374     5.312    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    18.024    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.101 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.475    19.576    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.332    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X4Y177         FDRE (Setup_fdre_C_CE)      -0.164    19.708    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                 14.396    

Slack (MET) :             14.413ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.268ns  (logic 0.594ns (26.196%)  route 1.674ns (73.804%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.716    21.032    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y176         LUT6 (Prop_lut6_I0_O)        0.105    21.137 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.958    22.094    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y175         LUT4 (Prop_lut4_I2_O)        0.105    22.199 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.199    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.472    36.239    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.332    36.571    
                         clock uncertainty           -0.035    36.536    
    SLICE_X6Y175         FDRE (Setup_fdre_C_D)        0.076    36.612    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -22.199    
  -------------------------------------------------------------------
                         slack                                 14.413    

Slack (MET) :             14.442ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.269ns  (logic 0.595ns (26.228%)  route 1.674ns (73.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.716    21.032    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y176         LUT6 (Prop_lut6_I0_O)        0.105    21.137 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.958    22.094    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y175         LUT5 (Prop_lut5_I3_O)        0.106    22.200 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.200    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.472    36.239    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.332    36.571    
                         clock uncertainty           -0.035    36.536    
    SLICE_X6Y175         FDRE (Setup_fdre_C_D)        0.106    36.642    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.642    
                         arrival time                         -22.200    
  -------------------------------------------------------------------
                         slack                                 14.442    

Slack (MET) :             14.629ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.006ns  (logic 0.594ns (29.607%)  route 1.412ns (70.393%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.716    21.032    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y176         LUT6 (Prop_lut6_I0_O)        0.105    21.137 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.696    21.833    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y176         LUT2 (Prop_lut2_I0_O)        0.105    21.938 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.938    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.473    36.240    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.332    36.572    
                         clock uncertainty           -0.035    36.537    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.030    36.567    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.567    
                         arrival time                         -21.938    
  -------------------------------------------------------------------
                         slack                                 14.629    

Slack (MET) :             14.631ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.006ns  (logic 0.594ns (29.607%)  route 1.412ns (70.393%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.716    21.032    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y176         LUT6 (Prop_lut6_I0_O)        0.105    21.137 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.696    21.833    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y176         LUT3 (Prop_lut3_I2_O)        0.105    21.938 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.938    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.473    36.240    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.332    36.572    
                         clock uncertainty           -0.035    36.537    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.032    36.569    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.569    
                         arrival time                         -21.938    
  -------------------------------------------------------------------
                         slack                                 14.631    

Slack (MET) :             14.779ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.858ns  (logic 0.594ns (31.965%)  route 1.264ns (68.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.716    21.032    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y176         LUT6 (Prop_lut6_I0_O)        0.105    21.137 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.548    21.685    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y176         LUT6 (Prop_lut6_I4_O)        0.105    21.790 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.790    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.473    36.240    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.332    36.572    
                         clock uncertainty           -0.035    36.537    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.032    36.569    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.569    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 14.779    

Slack (MET) :             14.782ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.856ns  (logic 0.594ns (32.000%)  route 1.262ns (68.000%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.716    21.032    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y176         LUT6 (Prop_lut6_I0_O)        0.105    21.137 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.546    21.683    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y176         LUT6 (Prop_lut6_I4_O)        0.105    21.788 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.788    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.473    36.240    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.332    36.572    
                         clock uncertainty           -0.035    36.537    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.033    36.570    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.570    
                         arrival time                         -21.788    
  -------------------------------------------------------------------
                         slack                                 14.782    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.654ns  (logic 0.594ns (35.906%)  route 1.060ns (64.094%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.910ns = ( 36.243 - 33.333 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 19.932 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594    18.261    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.342 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.590    19.932    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.384    20.316 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.388    20.704    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X2Y177         LUT6 (Prop_lut6_I4_O)        0.105    20.809 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.672    21.481    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X0Y178         LUT6 (Prop_lut6_I1_O)        0.105    21.586 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.586    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357    34.690    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.767 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476    36.243    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.315    36.558    
                         clock uncertainty           -0.035    36.523    
    SLICE_X0Y178         FDRE (Setup_fdre_C_D)        0.032    36.555    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.555    
                         arrival time                         -21.586    
  -------------------------------------------------------------------
                         slack                                 14.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.409    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y176         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y176         FDCE (Prop_fdce_C_Q)         0.164     1.573 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.055     1.628    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0_n_0
    SLICE_X2Y176         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.809    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y176         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                         clock pessimism             -0.400     1.409    
    SLICE_X2Y176         FDCE (Hold_fdce_C_D)         0.064     1.473    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.387    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X19Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.141     1.528 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.126     1.655    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X23Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.923     1.788    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
                         clock pessimism             -0.364     1.424    
    SLICE_X23Y163        FDRE (Hold_fdre_C_D)         0.070     1.494    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.387    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X17Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y164        FDRE (Prop_fdre_C_Q)         0.141     1.528 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.120     1.648    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X16Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.923     1.788    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.388     1.400    
    SLICE_X16Y164        FDRE (Hold_fdre_C_D)         0.070     1.470    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.546%)  route 0.127ns (47.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.387    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.141     1.528 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.127     1.656    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X16Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.924     1.789    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/C
                         clock pessimism             -0.386     1.403    
    SLICE_X16Y162        FDRE (Hold_fdre_C_D)         0.072     1.475    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.230%)  route 0.124ns (46.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.387    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y163        FDRE (Prop_fdre_C_Q)         0.141     1.528 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.124     1.652    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X23Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.922     1.787    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/C
                         clock pessimism             -0.386     1.401    
    SLICE_X23Y165        FDRE (Hold_fdre_C_D)         0.070     1.471    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.409    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y176         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDPE (Prop_fdpe_C_Q)         0.141     1.550 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.167     1.717    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y175         SRL16E                                       r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.943     1.808    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         SRL16E                                       r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.387     1.421    
    SLICE_X2Y175         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.536    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.307%)  route 0.145ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.379    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.141     1.520 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.145     1.665    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.777    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                         clock pessimism             -0.364     1.413    
    SLICE_X15Y174        FDRE (Hold_fdre_C_D)         0.070     1.483    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.293%)  route 0.145ns (50.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.379    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.141     1.520 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.145     1.665    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.777    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                         clock pessimism             -0.364     1.413    
    SLICE_X15Y174        FDRE (Hold_fdre_C_D)         0.070     1.483    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.252%)  route 0.124ns (46.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.387    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.141     1.528 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.124     1.652    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X16Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.923     1.788    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.386     1.402    
    SLICE_X16Y164        FDRE (Hold_fdre_C_D)         0.066     1.468    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.092%)  route 0.134ns (41.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.672     1.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.134     1.686    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg_n_0_[1]
    SLICE_X2Y177         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X2Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.946     1.811    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism             -0.387     1.424    
    SLICE_X2Y177         FDRE (Hold_fdre_C_D)         0.120     1.544    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X4Y178   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X4Y178   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X4Y178   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X3Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y177   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y177   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y177   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y177   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y175   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y177   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y177   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y177   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y177   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.330ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.022ns  (logic 0.752ns (18.699%)  route 3.270ns (81.301%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 36.050 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.162    23.811    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405    36.050    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.294    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X17Y173        FDRE (Setup_fdre_C_CE)      -0.168    36.141    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.141    
                         arrival time                         -23.811    
  -------------------------------------------------------------------
                         slack                                 12.330    

Slack (MET) :             12.529ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.890ns  (logic 0.752ns (19.334%)  route 3.138ns (80.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 36.117 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.030    23.679    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X5Y174         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.472    36.117    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y174         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.294    36.411    
                         clock uncertainty           -0.035    36.376    
    SLICE_X5Y174         FDCE (Setup_fdce_C_CE)      -0.168    36.208    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.208    
                         arrival time                         -23.679    
  -------------------------------------------------------------------
                         slack                                 12.529    

Slack (MET) :             12.616ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.735ns  (logic 0.752ns (20.135%)  route 2.983ns (79.865%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 36.050 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.875    23.525    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405    36.050    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.294    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X15Y176        FDCE (Setup_fdce_C_CE)      -0.168    36.141    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.141    
                         arrival time                         -23.525    
  -------------------------------------------------------------------
                         slack                                 12.616    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.767ns  (logic 0.752ns (19.960%)  route 3.015ns (80.040%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 36.118 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.908    23.557    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X7Y173         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473    36.118    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X7Y173         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.294    36.412    
                         clock uncertainty           -0.035    36.377    
    SLICE_X7Y173         FDCE (Setup_fdce_C_CE)      -0.168    36.209    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.209    
                         arrival time                         -23.557    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.903ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.481ns  (logic 0.752ns (21.604%)  route 2.729ns (78.396%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 36.051 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.621    23.271    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406    36.051    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.294    36.345    
                         clock uncertainty           -0.035    36.310    
    SLICE_X10Y176        FDCE (Setup_fdce_C_CE)      -0.136    36.174    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.174    
                         arrival time                         -23.271    
  -------------------------------------------------------------------
                         slack                                 12.903    

Slack (MET) :             12.922ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.430ns  (logic 0.752ns (21.924%)  route 2.678ns (78.076%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 36.051 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.570    23.220    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406    36.051    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.294    36.345    
                         clock uncertainty           -0.035    36.310    
    SLICE_X11Y173        FDRE (Setup_fdre_C_CE)      -0.168    36.142    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.142    
                         arrival time                         -23.220    
  -------------------------------------------------------------------
                         slack                                 12.922    

Slack (MET) :             12.922ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.430ns  (logic 0.752ns (21.924%)  route 2.678ns (78.076%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 36.051 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.570    23.220    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406    36.051    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.294    36.345    
                         clock uncertainty           -0.035    36.310    
    SLICE_X11Y173        FDRE (Setup_fdre_C_CE)      -0.168    36.142    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.142    
                         arrival time                         -23.220    
  -------------------------------------------------------------------
                         slack                                 12.922    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.342ns  (logic 0.752ns (22.505%)  route 2.590ns (77.495%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 36.052 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.482    23.131    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    36.052    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.294    36.346    
                         clock uncertainty           -0.035    36.311    
    SLICE_X9Y178         FDRE (Setup_fdre_C_CE)      -0.168    36.143    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.143    
                         arrival time                         -23.131    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.342ns  (logic 0.752ns (22.505%)  route 2.590ns (77.495%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 36.052 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105    22.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.482    23.131    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    36.052    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.294    36.346    
                         clock uncertainty           -0.035    36.311    
    SLICE_X9Y178         FDRE (Setup_fdre_C_CE)      -0.168    36.143    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.143    
                         arrival time                         -23.131    
  -------------------------------------------------------------------
                         slack                                 13.012    

Slack (MET) :             13.360ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.279ns  (logic 0.752ns (22.932%)  route 2.527ns (77.068%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 36.123 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.823    21.050    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X4Y178         LUT3 (Prop_lut3_I0_O)        0.105    21.155 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           0.816    21.971    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X3Y179         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.888    22.964    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X4Y180         LUT3 (Prop_lut3_I1_O)        0.105    23.069 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    23.069    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X4Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    34.568    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.645 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.478    36.123    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.311    36.434    
                         clock uncertainty           -0.035    36.399    
    SLICE_X4Y180         FDRE (Setup_fdre_C_D)        0.030    36.429    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         36.429    
                         arrival time                         -23.069    
  -------------------------------------------------------------------
                         slack                                 13.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672     1.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y179         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.654    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X7Y179         LUT6 (Prop_lut6_I5_O)        0.045     1.699 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X7Y179         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.947     1.738    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y179         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.392     1.346    
    SLICE_X7Y179         FDRE (Hold_fdre_C_D)         0.091     1.437    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.673     1.347    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.141     1.488 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.178     1.666    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X4Y180         LUT3 (Prop_lut3_I2_O)        0.045     1.711 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.711    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X4Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.948     1.739    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.392     1.347    
    SLICE_X4Y180         FDRE (Hold_fdre_C_D)         0.091     1.438    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.708%)  route 0.230ns (55.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671     1.345    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.141     1.486 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.230     1.716    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X7Y177         LUT6 (Prop_lut6_I5_O)        0.045     1.761 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.761    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X7Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.945     1.736    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.391     1.345    
    SLICE_X7Y177         FDRE (Hold_fdre_C_D)         0.092     1.437    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.485ns  (logic 0.191ns (39.386%)  route 0.294ns (60.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.142    18.300    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y179         LUT5 (Prop_lut5_I1_O)        0.045    18.345 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.498    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946    18.404    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.026    
    SLICE_X6Y178         FDRE (Hold_fdre_C_CE)       -0.012    18.014    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.498    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.485ns  (logic 0.191ns (39.386%)  route 0.294ns (60.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.142    18.300    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y179         LUT5 (Prop_lut5_I1_O)        0.045    18.345 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.498    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946    18.404    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.026    
    SLICE_X6Y178         FDRE (Hold_fdre_C_CE)       -0.012    18.014    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.498    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.485ns  (logic 0.191ns (39.386%)  route 0.294ns (60.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.142    18.300    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y179         LUT5 (Prop_lut5_I1_O)        0.045    18.345 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.498    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946    18.404    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.026    
    SLICE_X6Y178         FDRE (Hold_fdre_C_CE)       -0.012    18.014    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.498    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.485ns  (logic 0.191ns (39.386%)  route 0.294ns (60.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.142    18.300    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y179         LUT5 (Prop_lut5_I1_O)        0.045    18.345 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.498    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946    18.404    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.026    
    SLICE_X6Y178         FDRE (Hold_fdre_C_CE)       -0.012    18.014    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.498    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.485ns  (logic 0.191ns (39.386%)  route 0.294ns (60.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.142    18.300    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y179         LUT5 (Prop_lut5_I1_O)        0.045    18.345 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.498    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946    18.404    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.026    
    SLICE_X6Y178         FDRE (Hold_fdre_C_CE)       -0.012    18.014    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.498    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.485ns  (logic 0.191ns (39.386%)  route 0.294ns (60.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.142    18.300    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y179         LUT5 (Prop_lut5_I1_O)        0.045    18.345 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.498    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946    18.404    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.026    
    SLICE_X6Y178         FDRE (Hold_fdre_C_CE)       -0.012    18.014    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.498    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.485ns  (logic 0.191ns (39.386%)  route 0.294ns (60.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.142    18.300    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y179         LUT5 (Prop_lut5_I1_O)        0.045    18.345 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.498    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946    18.404    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.026    
    SLICE_X6Y178         FDRE (Hold_fdre_C_CE)       -0.012    18.014    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.498    
  -------------------------------------------------------------------
                         slack                                  0.484    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X3Y178   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X3Y178   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X7Y179   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X2Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y179   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_msys_clk_wiz_0_0
  To Clock:  clkfbout_msys_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    msys_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  To Clock:  clk_main_100meg

Setup :         2121  Failing Endpoints,  Worst Slack       -9.626ns,  Total Violation    -6678.911ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.626ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1762]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        14.133ns  (logic 0.210ns (1.486%)  route 13.923ns (98.514%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 7.849 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.545    17.443    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X34Y29         LUT2 (Prop_lut2_I1_O)        0.105    17.548 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1762]_i_1/O
                         net (fo=1, routed)           0.000    17.548    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[738]
    SLICE_X34Y29         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1762]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398     7.848    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y29         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1762]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.920    
                         clock uncertainty           -0.074     7.846    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.076     7.922    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1762]
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                         -17.548    
  -------------------------------------------------------------------
                         slack                                 -9.626    

Slack (VIOLATED) :        -9.612ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1763]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        14.153ns  (logic 0.230ns (1.625%)  route 13.923ns (98.375%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 7.849 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.545    17.443    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X34Y29         LUT2 (Prop_lut2_I1_O)        0.125    17.568 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1763]_i_1/O
                         net (fo=1, routed)           0.000    17.568    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[737]
    SLICE_X34Y29         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1763]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398     7.848    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y29         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1763]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.920    
                         clock uncertainty           -0.074     7.846    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.110     7.956    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1763]
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 -9.612    

Slack (VIOLATED) :        -9.578ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1802]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        14.054ns  (logic 0.210ns (1.494%)  route 13.844ns (98.506%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.466    17.364    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.105    17.469 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1802]_i_1/O
                         net (fo=1, routed)           0.000    17.469    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[698]
    SLICE_X37Y45         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1802]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X37Y45         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1802]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.034     7.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1802]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                         -17.469    
  -------------------------------------------------------------------
                         slack                                 -9.578    

Slack (VIOLATED) :        -9.553ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1803]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        14.068ns  (logic 0.224ns (1.592%)  route 13.844ns (98.408%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.466    17.364    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.119    17.483 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1803]_i_1/O
                         net (fo=1, routed)           0.000    17.483    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[697]
    SLICE_X37Y45         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1803]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X37Y45         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1803]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.073     7.929    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1803]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                 -9.553    

Slack (VIOLATED) :        -9.338ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1766]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        13.813ns  (logic 0.210ns (1.520%)  route 13.603ns (98.480%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.225    17.123    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.105    17.228 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1766]_i_1/O
                         net (fo=1, routed)           0.000    17.228    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[734]
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1766]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1766]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.034     7.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1766]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                 -9.338    

Slack (VIOLATED) :        -9.319ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1794]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        13.840ns  (logic 0.210ns (1.517%)  route 13.630ns (98.483%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.251    17.149    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.105    17.254 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1794]_i_1/O
                         net (fo=1, routed)           0.000    17.254    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[706]
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1794]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.407     7.858    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1794]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.929    
                         clock uncertainty           -0.074     7.855    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.080     7.935    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1794]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                         -17.254    
  -------------------------------------------------------------------
                         slack                                 -9.319    

Slack (VIOLATED) :        -9.310ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1795]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        13.861ns  (logic 0.231ns (1.667%)  route 13.630ns (98.333%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.251    17.149    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.126    17.275 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1795]_i_1/O
                         net (fo=1, routed)           0.000    17.275    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[705]
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1795]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.407     7.858    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1795]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.929    
                         clock uncertainty           -0.074     7.855    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.110     7.965    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1795]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -17.275    
  -------------------------------------------------------------------
                         slack                                 -9.310    

Slack (VIOLATED) :        -9.309ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1767]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        13.823ns  (logic 0.220ns (1.592%)  route 13.603ns (98.409%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.225    17.123    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.115    17.238 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1767]_i_1/O
                         net (fo=1, routed)           0.000    17.238    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[733]
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1767]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1767]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.073     7.929    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1767]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                         -17.238    
  -------------------------------------------------------------------
                         slack                                 -9.309    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1786]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        13.672ns  (logic 0.210ns (1.536%)  route 13.462ns (98.464%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.084    16.982    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.105    17.087 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1786]_i_1/O
                         net (fo=1, routed)           0.000    17.087    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[714]
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1786]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.036     7.892    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1786]
  -------------------------------------------------------------------
                         required time                          7.892    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.178ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1787]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 0.230ns (1.680%)  route 13.462ns (98.320%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          8.378    11.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X81Y21         LUT4 (Prop_lut4_I1_O)        0.105    11.898 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.084    16.982    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.125    17.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1787]_i_1/O
                         net (fo=1, routed)           0.000    17.107    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[713]
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1787]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1787]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.073     7.929    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1787]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                         -17.107    
  -------------------------------------------------------------------
                         slack                                 -9.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.045ns (10.860%)  route 0.369ns (89.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.369     1.668    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X67Y179        LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.713    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1_n_0
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X67Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.090ns (21.073%)  route 0.337ns (78.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.198     1.497    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/FSM_sequential_CURRENT_STATE_reg[1][0]
    SLICE_X68Y179        LUT6 (Prop_lut6_I4_O)        0.045     1.542 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=1, routed)           0.139     1.681    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]_39
    SLICE_X69Y179        LUT6 (Prop_lut6_I0_O)        0.045     1.726 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.726    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1_n_0
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X69Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.045ns (9.096%)  route 0.450ns (90.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.450     1.749    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X68Y179        LUT5 (Prop_lut5_I1_O)        0.045     1.794 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1_n_0
    SLICE_X68Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X68Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.045ns (8.355%)  route 0.494ns (91.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.494     1.793    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X67Y175        LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  msys_i/serial_adc_pwm_top_0/U0/fsm/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]_2
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.092     1.519    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.045ns (6.377%)  route 0.661ns (93.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.661     1.960    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X67Y175        LUT6 (Prop_lut6_I2_O)        0.045     2.005 r  msys_i/serial_adc_pwm_top_0/U0/fsm/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.005    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]_1
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.091     1.518    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@5.000ns)
  Data Path Delay:        0.789ns  (logic 0.154ns (19.515%)  route 0.635ns (80.485%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 6.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.445     6.744    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X75Y179        LUT4 (Prop_lut4_I1_O)        0.045     6.789 f  msys_i/serial_adc_pwm_top_0/U0/fsm/countreg[0]_i_5/O
                         net (fo=14, routed)          0.190     6.979    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_0
    SLICE_X74Y179        LUT2 (Prop_lut2_I1_O)        0.045     7.024 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[0]_i_7/O
                         net (fo=1, routed)           0.000     7.024    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[0]_i_7_n_0
    SLICE_X74Y179        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     7.088 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.088    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_i_2_n_4
    SLICE_X74Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.931     6.500    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.452    
    SLICE_X74Y179        FDCE (Hold_fdce_C_D)         0.138     6.590    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           7.088    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@5.000ns)
  Data Path Delay:        0.802ns  (logic 0.160ns (19.947%)  route 0.642ns (80.053%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.445     6.744    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X75Y179        LUT4 (Prop_lut4_I1_O)        0.045     6.789 f  msys_i/serial_adc_pwm_top_0/U0/fsm/countreg[0]_i_5/O
                         net (fo=14, routed)          0.197     6.986    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_0
    SLICE_X74Y180        LUT2 (Prop_lut2_I1_O)        0.045     7.031 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[4]_i_5/O
                         net (fo=1, routed)           0.000     7.031    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[4]_i_5_n_0
    SLICE_X74Y180        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     7.101 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.101    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[4]_i_1_n_7
    SLICE_X74Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.932     6.501    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.453    
    SLICE_X74Y180        FDCE (Hold_fdce_C_D)         0.138     6.591    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           7.101    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@5.000ns)
  Data Path Delay:        0.802ns  (logic 0.156ns (19.449%)  route 0.646ns (80.551%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.445     6.744    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X75Y179        LUT4 (Prop_lut4_I1_O)        0.045     6.789 f  msys_i/serial_adc_pwm_top_0/U0/fsm/countreg[0]_i_5/O
                         net (fo=14, routed)          0.201     6.990    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_0
    SLICE_X74Y180        LUT2 (Prop_lut2_I1_O)        0.045     7.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.035    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[4]_i_4_n_0
    SLICE_X74Y180        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     7.101 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.101    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[4]_i_1_n_6
    SLICE_X74Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.932     6.501    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.453    
    SLICE_X74Y180        FDCE (Hold_fdce_C_D)         0.138     6.591    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           7.101    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@5.000ns)
  Data Path Delay:        0.837ns  (logic 0.160ns (19.108%)  route 0.677ns (80.892%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 6.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.445     6.744    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X75Y179        LUT4 (Prop_lut4_I1_O)        0.045     6.789 f  msys_i/serial_adc_pwm_top_0/U0/fsm/countreg[0]_i_5/O
                         net (fo=14, routed)          0.232     7.021    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_0
    SLICE_X74Y179        LUT2 (Prop_lut2_I1_O)        0.045     7.066 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[0]_i_10/O
                         net (fo=1, routed)           0.000     7.066    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[0]_i_10_n_0
    SLICE_X74Y179        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     7.136 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.136    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_i_2_n_7
    SLICE_X74Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.931     6.500    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.452    
    SLICE_X74Y179        FDCE (Hold_fdce_C_D)         0.138     6.590    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           7.136    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.044ns (6.349%)  route 0.649ns (93.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.533     1.832    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X67Y178        LUT5 (Prop_lut5_I0_O)        0.044     1.876 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__3/O
                         net (fo=1, routed)           0.116     1.992    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en
    SLICE_X66Y178        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.910     1.479    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/s_axi_aclk
    SLICE_X66Y178        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.431    
    SLICE_X66Y178        FDCE (Hold_fdce_C_D)        -0.003     1.428    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  To Clock:  clk_main_100meg

Setup :         2196  Failing Endpoints,  Worst Slack      -10.558ns,  Total Violation    -8165.241ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.558ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1762]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        15.066ns  (logic 0.210ns (1.394%)  route 14.856ns (98.606%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 7.849 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.545    18.376    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X34Y29         LUT2 (Prop_lut2_I1_O)        0.105    18.481 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1762]_i_1/O
                         net (fo=1, routed)           0.000    18.481    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[738]
    SLICE_X34Y29         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1762]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398     7.848    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y29         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1762]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.920    
                         clock uncertainty           -0.074     7.846    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.076     7.922    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1762]
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                         -18.481    
  -------------------------------------------------------------------
                         slack                                -10.558    

Slack (VIOLATED) :        -10.544ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1763]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 0.230ns (1.525%)  route 14.856ns (98.475%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 7.849 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.545    18.376    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X34Y29         LUT2 (Prop_lut2_I1_O)        0.125    18.501 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1763]_i_1/O
                         net (fo=1, routed)           0.000    18.501    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[737]
    SLICE_X34Y29         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1763]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398     7.848    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y29         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1763]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.920    
                         clock uncertainty           -0.074     7.846    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.110     7.956    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1763]
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                         -18.501    
  -------------------------------------------------------------------
                         slack                                -10.544    

Slack (VIOLATED) :        -10.511ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1802]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        14.986ns  (logic 0.210ns (1.401%)  route 14.776ns (98.599%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.466    18.296    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.105    18.401 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1802]_i_1/O
                         net (fo=1, routed)           0.000    18.401    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[698]
    SLICE_X37Y45         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1802]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X37Y45         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1802]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.034     7.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1802]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                         -18.401    
  -------------------------------------------------------------------
                         slack                                -10.511    

Slack (VIOLATED) :        -10.486ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1803]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        15.000ns  (logic 0.224ns (1.493%)  route 14.776ns (98.507%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.466    18.296    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.119    18.415 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1803]_i_1/O
                         net (fo=1, routed)           0.000    18.415    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[697]
    SLICE_X37Y45         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1803]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X37Y45         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1803]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.073     7.929    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1803]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                         -18.415    
  -------------------------------------------------------------------
                         slack                                -10.486    

Slack (VIOLATED) :        -10.271ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1766]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        14.746ns  (logic 0.210ns (1.424%)  route 14.536ns (98.576%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.225    18.056    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.105    18.161 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1766]_i_1/O
                         net (fo=1, routed)           0.000    18.161    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[734]
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1766]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1766]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.034     7.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1766]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                -10.271    

Slack (VIOLATED) :        -10.252ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1794]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        14.772ns  (logic 0.210ns (1.422%)  route 14.562ns (98.578%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.251    18.082    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.105    18.187 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1794]_i_1/O
                         net (fo=1, routed)           0.000    18.187    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[706]
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1794]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.407     7.858    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1794]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.929    
                         clock uncertainty           -0.074     7.855    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.080     7.935    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1794]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                         -18.187    
  -------------------------------------------------------------------
                         slack                                -10.252    

Slack (VIOLATED) :        -10.243ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1795]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        14.793ns  (logic 0.231ns (1.562%)  route 14.562ns (98.438%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.251    18.082    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.126    18.208 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1795]_i_1/O
                         net (fo=1, routed)           0.000    18.208    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[705]
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1795]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.407     7.858    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1795]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.929    
                         clock uncertainty           -0.074     7.855    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.110     7.965    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1795]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                -10.243    

Slack (VIOLATED) :        -10.242ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1767]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        14.756ns  (logic 0.220ns (1.491%)  route 14.536ns (98.509%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.225    18.056    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.115    18.171 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1767]_i_1/O
                         net (fo=1, routed)           0.000    18.171    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[733]
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1767]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1767]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.073     7.929    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1767]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                -10.242    

Slack (VIOLATED) :        -10.128ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1786]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        14.605ns  (logic 0.210ns (1.438%)  route 14.395ns (98.562%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.084    17.915    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.105    18.020 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1786]_i_1/O
                         net (fo=1, routed)           0.000    18.020    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[714]
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1786]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.036     7.892    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1786]
  -------------------------------------------------------------------
                         required time                          7.892    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                -10.128    

Slack (VIOLATED) :        -10.111ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1787]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        14.625ns  (logic 0.230ns (1.573%)  route 14.395ns (98.427%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          9.311    12.725    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.105    12.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg[1750]_i_2/O
                         net (fo=64, routed)          5.084    17.915    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1813]_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.125    18.040 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg[1787]_i_1/O
                         net (fo=1, routed)           0.000    18.040    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in[713]
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1787]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408     7.859    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y42         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1787]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.930    
                         clock uncertainty           -0.074     7.856    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.073     7.929    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1787]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                -10.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.045ns (11.950%)  route 0.332ns (88.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.332     1.631    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X67Y179        LUT6 (Prop_lut6_I4_O)        0.045     1.676 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.676    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1_n_0
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X67Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.045ns (8.538%)  route 0.482ns (91.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.482     1.781    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X69Y179        LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1_n_0
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X69Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.045ns (6.128%)  route 0.689ns (93.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.689     1.988    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X68Y179        LUT5 (Prop_lut5_I0_O)        0.045     2.033 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.033    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1_n_0
    SLICE_X68Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X68Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.695%)  route 0.745ns (94.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.745     2.044    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X67Y175        LUT6 (Prop_lut6_I1_O)        0.045     2.089 r  msys_i/serial_adc_pwm_top_0/U0/fsm/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.089    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]_1
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.091     1.518    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.046ns (5.878%)  route 0.737ns (94.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.621     1.920    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X67Y178        LUT5 (Prop_lut5_I1_O)        0.046     1.966 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__3/O
                         net (fo=1, routed)           0.116     2.082    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en
    SLICE_X66Y178        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.910     1.479    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/s_axi_aclk
    SLICE_X66Y178        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.431    
    SLICE_X66Y178        FDCE (Hold_fdce_C_D)        -0.003     1.428    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.049ns (6.009%)  route 0.767ns (93.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.569     1.868    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X67Y178        LUT5 (Prop_lut5_I1_O)        0.049     1.917 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__4/O
                         net (fo=1, routed)           0.198     2.115    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg_0
    SLICE_X66Y177        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.909     1.478    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/s_axi_aclk
    SLICE_X66Y177        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.430    
    SLICE_X66Y177        FDCE (Hold_fdce_C_D)        -0.008     1.422    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.048ns (5.561%)  route 0.815ns (94.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.640     1.939    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X58Y178        LUT5 (Prop_lut5_I1_O)        0.048     1.987 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__2/O
                         net (fo=1, routed)           0.175     2.162    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg_0
    SLICE_X58Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.909     1.478    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X58Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.430    
    SLICE_X58Y180        FDCE (Hold_fdce_C_D)        -0.007     1.423    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@5.000ns)
  Data Path Delay:        1.078ns  (logic 0.154ns (14.289%)  route 0.924ns (85.711%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 6.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.734     7.033    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X75Y179        LUT4 (Prop_lut4_I0_O)        0.045     7.078 r  msys_i/serial_adc_pwm_top_0/U0/fsm/countreg[0]_i_5/O
                         net (fo=14, routed)          0.190     7.268    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_0
    SLICE_X74Y179        LUT2 (Prop_lut2_I1_O)        0.045     7.313 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[0]_i_7/O
                         net (fo=1, routed)           0.000     7.313    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg[0]_i_7_n_0
    SLICE_X74Y179        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     7.377 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.377    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[0]_i_2_n_4
    SLICE_X74Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.931     6.500    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.452    
    SLICE_X74Y179        FDCE (Hold_fdce_C_D)         0.138     6.590    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           7.377    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@5.000ns)
  Data Path Delay:        1.049ns  (logic 0.091ns (8.678%)  route 0.958ns (91.322%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 6.472 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.808     7.107    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X46Y175        LUT4 (Prop_lut4_I0_O)        0.045     7.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/addr_reg[10]_i_2/O
                         net (fo=80, routed)          0.150     7.302    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[21]_0
    SLICE_X46Y175        LUT3 (Prop_lut3_I2_O)        0.046     7.348 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.348    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_1_in[2]
    SLICE_X46Y175        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.903     6.472    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.424    
    SLICE_X46Y175        FDCE (Hold_fdce_C_D)         0.135     6.559    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           7.348    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@5.000ns)
  Data Path Delay:        1.048ns  (logic 0.090ns (8.591%)  route 0.958ns (91.409%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 6.472 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.808     7.107    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X46Y175        LUT4 (Prop_lut4_I0_O)        0.045     7.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/addr_reg[10]_i_2/O
                         net (fo=80, routed)          0.150     7.302    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[21]_0
    SLICE_X46Y175        LUT3 (Prop_lut3_I2_O)        0.045     7.347 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.347    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_1_in[1]
    SLICE_X46Y175        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.903     6.472    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.424    
    SLICE_X46Y175        FDCE (Hold_fdce_C_D)         0.124     6.548    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.548    
                         arrival time                           7.347    
  -------------------------------------------------------------------
                         slack                                  0.799    





---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  To Clock:  clk_main_100meg

Setup :         2105  Failing Endpoints,  Worst Slack      -13.589ns,  Total Violation    -6834.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.589ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        13.383ns  (logic 3.742ns (27.961%)  route 9.641ns (72.039%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -5.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    7.952ns = ( 12.952 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.411    12.952    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.077 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         3.321    18.397    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut_n_11
    SLICE_X29Y84         LUT1 (Prop_lut1_I0_O)        0.105    18.502 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_53/O
                         net (fo=1, routed)           0.269    18.771    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_53_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.482    19.253 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_22/O[1]
                         net (fo=313, routed)         3.194    22.448    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_22_n_6
    SLICE_X11Y82         MUXF7 (Prop_muxf7_S_O)       0.372    22.820 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_146/O
                         net (fo=1, routed)           0.000    22.820    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_146_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.079    22.899 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_70/O
                         net (fo=1, routed)           0.936    23.835    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_70_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I5_O)        0.264    24.099 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_30/O
                         net (fo=1, routed)           0.222    24.321    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_30_n_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I4_O)        0.105    24.426 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_9/O
                         net (fo=1, routed)           1.152    25.578    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_9_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I4_O)        0.105    25.683 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_2/O
                         net (fo=1, routed)           0.546    26.229    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I0_O)        0.105    26.334 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_1/O
                         net (fo=1, routed)           0.000    26.334    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[54]
    SLICE_X29Y84         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.267    12.717    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X29Y84         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/C
                         clock pessimism              0.071    12.788    
                         clock uncertainty           -0.074    12.715    
    SLICE_X29Y84         FDCE (Setup_fdce_C_D)        0.030    12.745    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -26.334    
  -------------------------------------------------------------------
                         slack                                -13.589    

Slack (VIOLATED) :        -13.531ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        13.330ns  (logic 4.022ns (30.172%)  route 9.308ns (69.828%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    7.941ns = ( 12.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.400    12.941    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.066 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         2.896    17.962    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut_n_11
    SLICE_X32Y76         LUT1 (Prop_lut1_I0_O)        0.105    18.067 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_57/O
                         net (fo=1, routed)           0.422    18.489    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_57_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.417    18.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_22/O[0]
                         net (fo=626, routed)         3.499    22.405    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_22_n_7
    SLICE_X28Y64         LUT6 (Prop_lut6_I2_O)        0.238    22.643 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_1166/O
                         net (fo=1, routed)           0.000    22.643    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_1166_n_0
    SLICE_X28Y64         MUXF7 (Prop_muxf7_I0_O)      0.178    22.821 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_661/O
                         net (fo=1, routed)           0.000    22.821    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_661_n_0
    SLICE_X28Y64         MUXF8 (Prop_muxf8_I1_O)      0.079    22.900 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_296/O
                         net (fo=1, routed)           0.818    23.718    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_296_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.264    23.982 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_115/O
                         net (fo=1, routed)           0.000    23.982    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_115_n_0
    SLICE_X30Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    24.160 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_48/O
                         net (fo=1, routed)           0.000    24.160    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_48_n_0
    SLICE_X30Y66         MUXF8 (Prop_muxf8_I1_O)      0.074    24.234 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_19/O
                         net (fo=1, routed)           1.031    25.265    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_19_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.259    25.524 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_5/O
                         net (fo=1, routed)           0.642    26.166    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_5_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I4_O)        0.105    26.271 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    26.271    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[23]
    SLICE_X31Y77         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.260    12.710    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X31Y77         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/C
                         clock pessimism              0.071    12.781    
                         clock uncertainty           -0.074    12.708    
    SLICE_X31Y77         FDCE (Setup_fdce_C_D)        0.032    12.740    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -26.271    
  -------------------------------------------------------------------
                         slack                                -13.531    

Slack (VIOLATED) :        -13.158ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        12.952ns  (logic 4.066ns (31.393%)  route 8.886ns (68.607%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    7.938ns = ( 12.938 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.398    12.938    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y27         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.063 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         3.536    18.599    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut_n_11
    SLICE_X41Y136        LUT1 (Prop_lut1_I0_O)        0.105    18.704 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_53/O
                         net (fo=1, routed)           0.375    19.080    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_53_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392    19.472 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_22/O[0]
                         net (fo=626, routed)         2.922    22.394    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_22_n_7
    SLICE_X46Y141        LUT6 (Prop_lut6_I2_O)        0.249    22.643 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_919/O
                         net (fo=1, routed)           0.000    22.643    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_919_n_0
    SLICE_X46Y141        MUXF7 (Prop_muxf7_I0_O)      0.201    22.844 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_533/O
                         net (fo=1, routed)           0.000    22.844    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_533_n_0
    SLICE_X46Y141        MUXF8 (Prop_muxf8_I0_O)      0.082    22.926 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_228/O
                         net (fo=1, routed)           0.725    23.651    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_228_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I1_O)        0.259    23.910 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_91/O
                         net (fo=1, routed)           0.000    23.910    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_91_n_0
    SLICE_X45Y141        MUXF7 (Prop_muxf7_I0_O)      0.199    24.109 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_41/O
                         net (fo=1, routed)           0.000    24.109    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_41_n_0
    SLICE_X45Y141        MUXF8 (Prop_muxf8_I0_O)      0.085    24.194 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_16/O
                         net (fo=1, routed)           0.645    24.839    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_16_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I0_O)        0.264    25.103 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_5/O
                         net (fo=1, routed)           0.682    25.785    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_5_n_0
    SLICE_X40Y137        LUT5 (Prop_lut5_I4_O)        0.105    25.890 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_1/O
                         net (fo=1, routed)           0.000    25.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[44]
    SLICE_X40Y137        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.252    12.703    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X40Y137        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[44]/C
                         clock pessimism              0.071    12.774    
                         clock uncertainty           -0.074    12.700    
    SLICE_X40Y137        FDCE (Setup_fdce_C_D)        0.032    12.732    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -25.890    
  -------------------------------------------------------------------
                         slack                                -13.158    

Slack (VIOLATED) :        -13.049ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        12.857ns  (logic 4.234ns (32.932%)  route 8.623ns (67.068%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.851 - 10.000 ) 
    Source Clock Delay      (SCD):    8.100ns = ( 13.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.560    13.100    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.225 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=691, routed)         2.459    17.684    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut_n_11
    SLICE_X54Y45         LUT1 (Prop_lut1_I0_O)        0.105    17.789 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_33/O
                         net (fo=1, routed)           0.429    18.218    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_33_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392    18.610 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_13/O[0]
                         net (fo=626, routed)         3.352    21.962    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_13_n_7
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.249    22.211 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_1201/O
                         net (fo=1, routed)           0.000    22.211    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_1201_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.182    22.393 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_611/O
                         net (fo=1, routed)           0.000    22.393    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_611_n_0
    SLICE_X37Y42         MUXF8 (Prop_muxf8_I1_O)      0.079    22.472 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_268/O
                         net (fo=1, routed)           0.791    23.264    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_268_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.264    23.528 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_103/O
                         net (fo=1, routed)           0.000    23.528    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_103_n_0
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I1_O)      0.206    23.734 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_52/O
                         net (fo=1, routed)           0.000    23.734    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_52_n_0
    SLICE_X40Y42         MUXF8 (Prop_muxf8_I0_O)      0.085    23.819 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_25/O
                         net (fo=1, routed)           1.084    24.903    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_25_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.264    25.167 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_10/O
                         net (fo=1, routed)           0.507    25.674    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_10_n_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.105    25.779 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_3/O
                         net (fo=1, routed)           0.000    25.779    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_3_n_0
    SLICE_X51Y43         MUXF7 (Prop_muxf7_I0_O)      0.178    25.957 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_1/O
                         net (fo=1, routed)           0.000    25.957    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[50]
    SLICE_X51Y43         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.400    12.850    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X51Y43         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/C
                         clock pessimism              0.071    12.922    
                         clock uncertainty           -0.074    12.848    
    SLICE_X51Y43         FDCE (Setup_fdce_C_D)        0.060    12.908    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                         -25.957    
  -------------------------------------------------------------------
                         slack                                -13.049    

Slack (VIOLATED) :        -12.648ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        12.393ns  (logic 3.371ns (27.200%)  route 9.022ns (72.800%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    8.134ns = ( 13.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.594    13.134    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.259 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         6.385    21.644    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut_n_11
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.105    21.749 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_796/O
                         net (fo=1, routed)           0.000    21.749    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_796_n_0
    SLICE_X31Y32         MUXF7 (Prop_muxf7_I1_O)      0.182    21.931 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_412/O
                         net (fo=1, routed)           0.000    21.931    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_412_n_0
    SLICE_X31Y32         MUXF8 (Prop_muxf8_I1_O)      0.079    22.010 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_172/O
                         net (fo=1, routed)           0.808    22.818    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_172_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.264    23.082 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_76/O
                         net (fo=1, routed)           0.000    23.082    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_76_n_0
    SLICE_X34Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    23.260 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_34/O
                         net (fo=1, routed)           0.000    23.260    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_34_n_0
    SLICE_X34Y32         MUXF8 (Prop_muxf8_I1_O)      0.074    23.334 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_13/O
                         net (fo=1, routed)           1.171    24.505    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_13_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.259    24.764 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_4/O
                         net (fo=1, routed)           0.658    25.422    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_4_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I2_O)        0.105    25.527 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    25.527    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[16]
    SLICE_X48Y35         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.399    12.849    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X48Y35         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[16]/C
                         clock pessimism              0.071    12.921    
                         clock uncertainty           -0.074    12.847    
    SLICE_X48Y35         FDCE (Setup_fdce_C_D)        0.032    12.879    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -25.527    
  -------------------------------------------------------------------
                         slack                                -12.648    

Slack (VIOLATED) :        -12.276ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        12.070ns  (logic 4.076ns (33.769%)  route 7.994ns (66.231%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    7.931ns = ( 12.931 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.391    12.931    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.056 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         1.705    16.761    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut_n_11
    SLICE_X55Y115        LUT1 (Prop_lut1_I0_O)        0.105    16.866 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_53/O
                         net (fo=1, routed)           0.522    17.387    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_53_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506    17.893 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_22/O[1]
                         net (fo=313, routed)         3.651    21.544    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_22_n_6
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.381    21.925 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_486/O
                         net (fo=1, routed)           0.000    21.925    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_486_n_0
    SLICE_X38Y100        MUXF8 (Prop_muxf8_I1_O)      0.074    21.999 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_204/O
                         net (fo=1, routed)           0.632    22.631    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_204_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.259    22.890 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_85/O
                         net (fo=1, routed)           0.000    22.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_85_n_0
    SLICE_X37Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    23.068 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_38/O
                         net (fo=1, routed)           0.000    23.068    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_38_n_0
    SLICE_X37Y101        MUXF8 (Prop_muxf8_I1_O)      0.079    23.147 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_14/O
                         net (fo=1, routed)           0.931    24.078    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_14_n_0
    SLICE_X48Y112        LUT6 (Prop_lut6_I3_O)        0.264    24.342 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_4/O
                         net (fo=1, routed)           0.554    24.896    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_4_n_0
    SLICE_X48Y112        LUT5 (Prop_lut5_I2_O)        0.105    25.001 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    25.001    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[31]
    SLICE_X48Y112        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.247    12.698    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X48Y112        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[31]/C
                         clock pessimism              0.071    12.769    
                         clock uncertainty           -0.074    12.695    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)        0.030    12.725    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -25.001    
  -------------------------------------------------------------------
                         slack                                -12.276    

Slack (VIOLATED) :        -12.110ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        11.967ns  (logic 3.989ns (33.332%)  route 7.978ns (66.668%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    7.963ns = ( 12.963 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.422    12.963    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.088 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         1.740    16.827    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut_n_11
    SLICE_X7Y87          LUT1 (Prop_lut1_I0_O)        0.105    16.932 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_50/O
                         net (fo=1, routed)           0.399    17.331    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_50_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.482    17.813 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_21/O[1]
                         net (fo=313, routed)         1.855    19.668    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_21_n_6
    SLICE_X1Y83          MUXF7 (Prop_muxf7_S_O)       0.372    20.040 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_167/O
                         net (fo=1, routed)           1.736    21.775    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_167_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.252    22.027 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_69/O
                         net (fo=1, routed)           0.000    22.027    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_69_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I0_O)      0.201    22.228 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_33/O
                         net (fo=1, routed)           1.094    23.322    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_33_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.242    23.564 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_12/O
                         net (fo=1, routed)           0.371    23.936    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_12_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.105    24.041 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_4/O
                         net (fo=1, routed)           0.784    24.825    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_4_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I2_O)        0.105    24.930 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    24.930    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[26]
    SLICE_X7Y87          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.342    12.792    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X7Y87          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/C
                         clock pessimism              0.071    12.863    
                         clock uncertainty           -0.074    12.790    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.030    12.820    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -24.930    
  -------------------------------------------------------------------
                         slack                                -12.110    

Slack (VIOLATED) :        -11.978ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        11.695ns  (logic 4.043ns (34.570%)  route 7.652ns (65.430%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    8.015ns = ( 13.015 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.474    13.015    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.140 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         1.175    16.314    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut_n_11
    SLICE_X67Y65         LUT1 (Prop_lut1_I0_O)        0.105    16.419 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_53/O
                         net (fo=1, routed)           0.408    16.827    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_53_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.417    17.244 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_22/O[0]
                         net (fo=626, routed)         3.593    20.836    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_22_n_7
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.238    21.074 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_866/O
                         net (fo=1, routed)           0.000    21.074    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_866_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I1_O)      0.178    21.252 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_506/O
                         net (fo=1, routed)           0.000    21.252    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_506_n_0
    SLICE_X50Y76         MUXF8 (Prop_muxf8_I1_O)      0.074    21.326 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_214/O
                         net (fo=1, routed)           0.910    22.236    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_214_n_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.259    22.495 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_87/O
                         net (fo=1, routed)           0.000    22.495    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_87_n_0
    SLICE_X50Y75         MUXF7 (Prop_muxf7_I0_O)      0.201    22.696 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_39/O
                         net (fo=1, routed)           0.000    22.696    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_39_n_0
    SLICE_X50Y75         MUXF8 (Prop_muxf8_I0_O)      0.082    22.778 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_15/O
                         net (fo=1, routed)           1.056    23.834    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_15_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.259    24.093 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_4/O
                         net (fo=1, routed)           0.512    24.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_4_n_0
    SLICE_X63Y71         LUT5 (Prop_lut5_I2_O)        0.105    24.710 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_1/O
                         net (fo=1, routed)           0.000    24.710    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[60]
    SLICE_X63Y71         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.252    12.702    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X63Y71         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[60]/C
                         clock pessimism              0.071    12.773    
                         clock uncertainty           -0.074    12.700    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)        0.032    12.732    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -24.710    
  -------------------------------------------------------------------
                         slack                                -11.978    

Slack (VIOLATED) :        -11.961ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        11.776ns  (logic 4.226ns (35.887%)  route 7.550ns (64.113%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    7.967ns = ( 12.967 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.426    12.967    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.092 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=691, routed)         1.194    16.286    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut_n_11
    SLICE_X8Y51          LUT1 (Prop_lut1_I0_O)        0.105    16.391 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_31/O
                         net (fo=1, routed)           0.253    16.644    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_31_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392    17.036 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_13/O[0]
                         net (fo=626, routed)         3.968    21.004    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_13_n_7
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.249    21.253 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1165/O
                         net (fo=1, routed)           0.000    21.253    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1165_n_0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I1_O)      0.206    21.459 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_546/O
                         net (fo=1, routed)           0.000    21.459    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_546_n_0
    SLICE_X30Y43         MUXF8 (Prop_muxf8_I0_O)      0.082    21.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_237/O
                         net (fo=1, routed)           0.663    22.204    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_237_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.259    22.463 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_89/O
                         net (fo=1, routed)           0.000    22.463    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_89_n_0
    SLICE_X25Y43         MUXF7 (Prop_muxf7_I1_O)      0.182    22.645 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    22.645    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_49_n_0
    SLICE_X25Y43         MUXF8 (Prop_muxf8_I1_O)      0.079    22.724 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_24/O
                         net (fo=1, routed)           0.671    23.396    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_24_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.264    23.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_10/O
                         net (fo=1, routed)           0.800    24.459    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_10_n_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105    24.564 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    24.564    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_3_n_0
    SLICE_X28Y51         MUXF7 (Prop_muxf7_I0_O)      0.178    24.742 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    24.742    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[14]
    SLICE_X28Y51         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.273    12.723    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X28Y51         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/C
                         clock pessimism              0.071    12.794    
                         clock uncertainty           -0.074    12.721    
    SLICE_X28Y51         FDCE (Setup_fdce_C_D)        0.060    12.781    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -24.742    
  -------------------------------------------------------------------
                         slack                                -11.961    

Slack (VIOLATED) :        -11.896ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        11.673ns  (logic 3.308ns (28.340%)  route 8.365ns (71.660%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    8.108ns = ( 13.108 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.568    13.108    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.233 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         4.312    19.545    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut_n_11
    SLICE_X12Y13         LUT6 (Prop_lut6_I4_O)        0.105    19.650 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_390/O
                         net (fo=1, routed)           0.000    19.650    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_390_n_0
    SLICE_X12Y13         MUXF7 (Prop_muxf7_I1_O)      0.178    19.828 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_157/O
                         net (fo=1, routed)           1.846    21.674    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_157_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.241    21.915 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_67/O
                         net (fo=1, routed)           0.000    21.915    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_67_n_0
    SLICE_X13Y13         MUXF7 (Prop_muxf7_I0_O)      0.199    22.114 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_32/O
                         net (fo=1, routed)           1.099    23.213    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_32_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I3_O)        0.250    23.463 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_12/O
                         net (fo=1, routed)           0.992    24.455    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_12_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I1_O)        0.105    24.560 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_4/O
                         net (fo=1, routed)           0.116    24.675    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_4_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.105    24.780 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_1/O
                         net (fo=1, routed)           0.000    24.780    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[37]
    SLICE_X15Y21         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.403    12.853    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X15Y21         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/C
                         clock pessimism              0.071    12.925    
                         clock uncertainty           -0.074    12.851    
    SLICE_X15Y21         FDCE (Setup_fdce_C_D)        0.033    12.884    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -24.780    
  -------------------------------------------------------------------
                         slack                                -11.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.045ns (11.125%)  route 0.359ns (88.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.359     1.658    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X67Y175        LUT6 (Prop_lut6_I3_O)        0.045     1.703 r  msys_i/serial_adc_pwm_top_0/U0/fsm/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.703    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]_1
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.091     1.518    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.045ns (7.744%)  route 0.536ns (92.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.536     1.835    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X67Y175        LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  msys_i/serial_adc_pwm_top_0/U0/fsm/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]_2
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.092     1.519    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.045ns (6.533%)  route 0.644ns (93.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.644     1.943    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X67Y179        LUT6 (Prop_lut6_I3_O)        0.045     1.988 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.988    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1_n_0
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X67Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.045ns (6.303%)  route 0.669ns (93.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.669     1.968    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X69Y179        LUT6 (Prop_lut6_I4_O)        0.045     2.013 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.013    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1_n_0
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X69Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.407%)  route 0.657ns (93.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.383     1.682    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X67Y175        LUT5 (Prop_lut5_I2_O)        0.045     1.727 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[3]_i_1/O
                         net (fo=1, routed)           0.274     2.001    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[3]_i_1_n_0
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.075     1.502    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.042ns (5.685%)  route 0.697ns (94.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.581     1.880    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X67Y178        LUT5 (Prop_lut5_I2_O)        0.042     1.922 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__3/O
                         net (fo=1, routed)           0.116     2.038    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en
    SLICE_X66Y178        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.910     1.479    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/s_axi_aclk
    SLICE_X66Y178        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.431    
    SLICE_X66Y178        FDCE (Hold_fdce_C_D)        -0.003     1.428    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.044ns (5.537%)  route 0.751ns (94.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.575     1.874    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X58Y178        LUT5 (Prop_lut5_I2_O)        0.044     1.918 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__2/O
                         net (fo=1, routed)           0.175     2.094    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg_0
    SLICE_X58Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.909     1.478    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X58Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.430    
    SLICE_X58Y180        FDCE (Hold_fdce_C_D)        -0.007     1.423    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.043ns (5.221%)  route 0.781ns (94.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     1.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.583     1.882    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X67Y178        LUT5 (Prop_lut5_I2_O)        0.043     1.925 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__4/O
                         net (fo=1, routed)           0.198     2.123    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg_0
    SLICE_X66Y177        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.909     1.478    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/s_axi_aclk
    SLICE_X66Y177        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.430    
    SLICE_X66Y177        FDCE (Hold_fdce_C_D)        -0.008     1.422    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        0.967ns  (logic 0.091ns (9.407%)  route 0.876ns (90.593%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 6.472 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.727     7.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X46Y175        LUT4 (Prop_lut4_I2_O)        0.045     7.071 f  msys_i/serial_adc_pwm_top_0/U0/fsm/addr_reg[10]_i_2/O
                         net (fo=80, routed)          0.150     7.220    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[21]_0
    SLICE_X46Y175        LUT3 (Prop_lut3_I2_O)        0.046     7.266 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.266    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_1_in[2]
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.903     6.472    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.424    
    SLICE_X46Y175        FDCE (Hold_fdce_C_D)         0.135     6.559    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           7.266    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns)
  Data Path Delay:        0.966ns  (logic 0.090ns (9.313%)  route 0.876ns (90.687%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 6.472 - 5.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 6.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637     6.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141     6.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.727     7.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X46Y175        LUT4 (Prop_lut4_I2_O)        0.045     7.071 f  msys_i/serial_adc_pwm_top_0/U0/fsm/addr_reg[10]_i_2/O
                         net (fo=80, routed)          0.150     7.220    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[21]_0
    SLICE_X46Y175        LUT3 (Prop_lut3_I2_O)        0.045     7.265 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.265    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_1_in[1]
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.903     6.472    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.424    
    SLICE_X46Y175        FDCE (Hold_fdce_C_D)         0.124     6.548    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.548    
                         arrival time                           7.265    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  To Clock:  clk_main_100meg

Setup :         2041  Failing Endpoints,  Worst Slack      -13.917ns,  Total Violation    -7667.383ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.917ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        13.383ns  (logic 3.742ns (27.961%)  route 9.641ns (72.039%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -5.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    8.279ns = ( 13.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.411    13.279    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.404 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         3.321    18.725    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t54_lut_n_11
    SLICE_X29Y84         LUT1 (Prop_lut1_I0_O)        0.105    18.830 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_53/O
                         net (fo=1, routed)           0.269    19.099    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_53_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.482    19.581 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_22/O[1]
                         net (fo=313, routed)         3.194    22.776    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_22_n_6
    SLICE_X11Y82         MUXF7 (Prop_muxf7_S_O)       0.372    23.148 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_146/O
                         net (fo=1, routed)           0.000    23.148    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_146_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.079    23.227 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_70/O
                         net (fo=1, routed)           0.936    24.163    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_70_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I5_O)        0.264    24.427 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_30/O
                         net (fo=1, routed)           0.222    24.649    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_30_n_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I4_O)        0.105    24.754 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_9/O
                         net (fo=1, routed)           1.152    25.906    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_9_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I4_O)        0.105    26.011 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_2/O
                         net (fo=1, routed)           0.546    26.557    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I0_O)        0.105    26.662 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_1/O
                         net (fo=1, routed)           0.000    26.662    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[54]
    SLICE_X29Y84         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.267    12.717    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X29Y84         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/C
                         clock pessimism              0.071    12.788    
                         clock uncertainty           -0.074    12.715    
    SLICE_X29Y84         FDCE (Setup_fdce_C_D)        0.030    12.745    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -26.662    
  -------------------------------------------------------------------
                         slack                                -13.917    

Slack (VIOLATED) :        -13.859ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        13.330ns  (logic 4.022ns (30.172%)  route 9.308ns (69.828%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    8.268ns = ( 13.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.400    13.268    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.393 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         2.896    18.290    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t23_lut_n_11
    SLICE_X32Y76         LUT1 (Prop_lut1_I0_O)        0.105    18.395 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_57/O
                         net (fo=1, routed)           0.422    18.817    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_57_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.417    19.234 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_22/O[0]
                         net (fo=626, routed)         3.499    22.733    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_22_n_7
    SLICE_X28Y64         LUT6 (Prop_lut6_I2_O)        0.238    22.971 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_1166/O
                         net (fo=1, routed)           0.000    22.971    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_1166_n_0
    SLICE_X28Y64         MUXF7 (Prop_muxf7_I0_O)      0.178    23.149 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_661/O
                         net (fo=1, routed)           0.000    23.149    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_661_n_0
    SLICE_X28Y64         MUXF8 (Prop_muxf8_I1_O)      0.079    23.228 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_296/O
                         net (fo=1, routed)           0.818    24.046    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_296_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.264    24.310 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_115/O
                         net (fo=1, routed)           0.000    24.310    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_115_n_0
    SLICE_X30Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    24.488 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_48/O
                         net (fo=1, routed)           0.000    24.488    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_48_n_0
    SLICE_X30Y66         MUXF8 (Prop_muxf8_I1_O)      0.074    24.562 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_19/O
                         net (fo=1, routed)           1.031    25.593    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[23]_i_19_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.259    25.852 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_5/O
                         net (fo=1, routed)           0.642    26.494    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_5_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I4_O)        0.105    26.599 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    26.599    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[23]
    SLICE_X31Y77         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.260    12.710    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X31Y77         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/C
                         clock pessimism              0.071    12.781    
                         clock uncertainty           -0.074    12.708    
    SLICE_X31Y77         FDCE (Setup_fdce_C_D)        0.032    12.740    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -26.599    
  -------------------------------------------------------------------
                         slack                                -13.859    

Slack (VIOLATED) :        -13.486ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        12.952ns  (logic 4.066ns (31.393%)  route 8.886ns (68.607%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    8.266ns = ( 13.266 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.398    13.266    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y27         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.391 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         3.536    18.927    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t44_lut_n_11
    SLICE_X41Y136        LUT1 (Prop_lut1_I0_O)        0.105    19.032 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_53/O
                         net (fo=1, routed)           0.375    19.408    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_53_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392    19.800 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_22/O[0]
                         net (fo=626, routed)         2.922    22.722    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_22_n_7
    SLICE_X46Y141        LUT6 (Prop_lut6_I2_O)        0.249    22.971 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_919/O
                         net (fo=1, routed)           0.000    22.971    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_919_n_0
    SLICE_X46Y141        MUXF7 (Prop_muxf7_I0_O)      0.201    23.172 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_533/O
                         net (fo=1, routed)           0.000    23.172    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_533_n_0
    SLICE_X46Y141        MUXF8 (Prop_muxf8_I0_O)      0.082    23.254 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_228/O
                         net (fo=1, routed)           0.725    23.979    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_228_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I1_O)        0.259    24.238 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_91/O
                         net (fo=1, routed)           0.000    24.238    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_91_n_0
    SLICE_X45Y141        MUXF7 (Prop_muxf7_I0_O)      0.199    24.437 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_41/O
                         net (fo=1, routed)           0.000    24.437    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_41_n_0
    SLICE_X45Y141        MUXF8 (Prop_muxf8_I0_O)      0.085    24.522 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_16/O
                         net (fo=1, routed)           0.645    25.167    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[44]_i_16_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I0_O)        0.264    25.431 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_5/O
                         net (fo=1, routed)           0.682    26.113    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_5_n_0
    SLICE_X40Y137        LUT5 (Prop_lut5_I4_O)        0.105    26.218 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[44]_i_1/O
                         net (fo=1, routed)           0.000    26.218    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[44]
    SLICE_X40Y137        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.252    12.703    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X40Y137        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[44]/C
                         clock pessimism              0.071    12.774    
                         clock uncertainty           -0.074    12.700    
    SLICE_X40Y137        FDCE (Setup_fdce_C_D)        0.032    12.732    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -26.218    
  -------------------------------------------------------------------
                         slack                                -13.486    

Slack (VIOLATED) :        -13.376ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        12.857ns  (logic 4.234ns (32.932%)  route 8.623ns (67.068%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -5.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.851 - 10.000 ) 
    Source Clock Delay      (SCD):    8.428ns = ( 13.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.560    13.428    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.553 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=691, routed)         2.459    18.012    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t50_lut_n_11
    SLICE_X54Y45         LUT1 (Prop_lut1_I0_O)        0.105    18.117 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_33/O
                         net (fo=1, routed)           0.429    18.546    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_33_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392    18.938 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_13/O[0]
                         net (fo=626, routed)         3.352    22.290    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_13_n_7
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.249    22.539 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_1201/O
                         net (fo=1, routed)           0.000    22.539    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_1201_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.182    22.721 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_611/O
                         net (fo=1, routed)           0.000    22.721    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_611_n_0
    SLICE_X37Y42         MUXF8 (Prop_muxf8_I1_O)      0.079    22.800 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_268/O
                         net (fo=1, routed)           0.791    23.591    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_268_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.264    23.855 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_103/O
                         net (fo=1, routed)           0.000    23.855    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_103_n_0
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I1_O)      0.206    24.061 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_52/O
                         net (fo=1, routed)           0.000    24.061    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_52_n_0
    SLICE_X40Y42         MUXF8 (Prop_muxf8_I0_O)      0.085    24.146 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_25/O
                         net (fo=1, routed)           1.084    25.231    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_25_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.264    25.495 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_10/O
                         net (fo=1, routed)           0.507    26.002    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_10_n_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.105    26.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_3/O
                         net (fo=1, routed)           0.000    26.107    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_3_n_0
    SLICE_X51Y43         MUXF7 (Prop_muxf7_I0_O)      0.178    26.285 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_1/O
                         net (fo=1, routed)           0.000    26.285    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[50]
    SLICE_X51Y43         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.400    12.850    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X51Y43         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/C
                         clock pessimism              0.071    12.922    
                         clock uncertainty           -0.074    12.848    
    SLICE_X51Y43         FDCE (Setup_fdce_C_D)        0.060    12.908    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                         -26.285    
  -------------------------------------------------------------------
                         slack                                -13.376    

Slack (VIOLATED) :        -12.976ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        12.393ns  (logic 3.371ns (27.200%)  route 9.022ns (72.800%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    8.462ns = ( 13.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.594    13.462    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.587 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         6.385    21.972    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t16_lut_n_11
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.105    22.077 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_796/O
                         net (fo=1, routed)           0.000    22.077    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_796_n_0
    SLICE_X31Y32         MUXF7 (Prop_muxf7_I1_O)      0.182    22.259 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_412/O
                         net (fo=1, routed)           0.000    22.259    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_412_n_0
    SLICE_X31Y32         MUXF8 (Prop_muxf8_I1_O)      0.079    22.338 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_172/O
                         net (fo=1, routed)           0.808    23.146    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_172_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.264    23.410 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_76/O
                         net (fo=1, routed)           0.000    23.410    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_76_n_0
    SLICE_X34Y32         MUXF7 (Prop_muxf7_I1_O)      0.178    23.588 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_34/O
                         net (fo=1, routed)           0.000    23.588    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_34_n_0
    SLICE_X34Y32         MUXF8 (Prop_muxf8_I1_O)      0.074    23.662 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_13/O
                         net (fo=1, routed)           1.171    24.833    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[16]_i_13_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.259    25.092 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_4/O
                         net (fo=1, routed)           0.658    25.750    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_4_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I2_O)        0.105    25.855 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    25.855    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[16]
    SLICE_X48Y35         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.399    12.849    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X48Y35         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[16]/C
                         clock pessimism              0.071    12.921    
                         clock uncertainty           -0.074    12.847    
    SLICE_X48Y35         FDCE (Setup_fdce_C_D)        0.032    12.879    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -25.855    
  -------------------------------------------------------------------
                         slack                                -12.976    

Slack (VIOLATED) :        -12.604ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        12.070ns  (logic 4.076ns (33.769%)  route 7.994ns (66.231%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    8.259ns = ( 13.259 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.391    13.259    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.384 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         1.705    17.089    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t31_lut_n_11
    SLICE_X55Y115        LUT1 (Prop_lut1_I0_O)        0.105    17.194 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_53/O
                         net (fo=1, routed)           0.522    17.715    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_53_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506    18.221 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_22/O[1]
                         net (fo=313, routed)         3.651    21.872    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_22_n_6
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.381    22.253 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_486/O
                         net (fo=1, routed)           0.000    22.253    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_486_n_0
    SLICE_X38Y100        MUXF8 (Prop_muxf8_I1_O)      0.074    22.327 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_204/O
                         net (fo=1, routed)           0.632    22.959    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_204_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.259    23.218 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_85/O
                         net (fo=1, routed)           0.000    23.218    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_85_n_0
    SLICE_X37Y101        MUXF7 (Prop_muxf7_I0_O)      0.178    23.396 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_38/O
                         net (fo=1, routed)           0.000    23.396    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_38_n_0
    SLICE_X37Y101        MUXF8 (Prop_muxf8_I1_O)      0.079    23.475 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_14/O
                         net (fo=1, routed)           0.931    24.406    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[31]_i_14_n_0
    SLICE_X48Y112        LUT6 (Prop_lut6_I3_O)        0.264    24.670 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_4/O
                         net (fo=1, routed)           0.554    25.224    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_4_n_0
    SLICE_X48Y112        LUT5 (Prop_lut5_I2_O)        0.105    25.329 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    25.329    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[31]
    SLICE_X48Y112        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.247    12.698    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X48Y112        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[31]/C
                         clock pessimism              0.071    12.769    
                         clock uncertainty           -0.074    12.695    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)        0.030    12.725    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -25.329    
  -------------------------------------------------------------------
                         slack                                -12.604    

Slack (VIOLATED) :        -12.438ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        11.967ns  (logic 3.989ns (33.332%)  route 7.978ns (66.668%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -5.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    8.290ns = ( 13.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.422    13.290    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.415 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         1.740    17.155    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut_n_11
    SLICE_X7Y87          LUT1 (Prop_lut1_I0_O)        0.105    17.260 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_50/O
                         net (fo=1, routed)           0.399    17.659    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_50_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.482    18.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_21/O[1]
                         net (fo=313, routed)         1.855    19.996    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_21_n_6
    SLICE_X1Y83          MUXF7 (Prop_muxf7_S_O)       0.372    20.368 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_167/O
                         net (fo=1, routed)           1.736    22.103    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_167_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.252    22.355 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_69/O
                         net (fo=1, routed)           0.000    22.355    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_69_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I0_O)      0.201    22.556 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_33/O
                         net (fo=1, routed)           1.094    23.650    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[26]_i_33_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.242    23.892 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_12/O
                         net (fo=1, routed)           0.371    24.264    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_12_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.105    24.369 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_4/O
                         net (fo=1, routed)           0.784    25.153    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_4_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I2_O)        0.105    25.258 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    25.258    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[26]
    SLICE_X7Y87          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.342    12.792    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X7Y87          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/C
                         clock pessimism              0.071    12.863    
                         clock uncertainty           -0.074    12.790    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.030    12.820    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -25.258    
  -------------------------------------------------------------------
                         slack                                -12.438    

Slack (VIOLATED) :        -12.306ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        11.695ns  (logic 4.043ns (34.570%)  route 7.652ns (65.430%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -5.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    8.342ns = ( 13.342 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.474    13.342    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.467 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         1.175    16.642    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut_n_11
    SLICE_X67Y65         LUT1 (Prop_lut1_I0_O)        0.105    16.747 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_53/O
                         net (fo=1, routed)           0.408    17.155    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_53_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.417    17.572 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_22/O[0]
                         net (fo=626, routed)         3.593    21.164    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_22_n_7
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.238    21.402 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_866/O
                         net (fo=1, routed)           0.000    21.402    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_866_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I1_O)      0.178    21.580 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_506/O
                         net (fo=1, routed)           0.000    21.580    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_506_n_0
    SLICE_X50Y76         MUXF8 (Prop_muxf8_I1_O)      0.074    21.654 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_214/O
                         net (fo=1, routed)           0.910    22.564    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_214_n_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.259    22.823 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_87/O
                         net (fo=1, routed)           0.000    22.823    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_87_n_0
    SLICE_X50Y75         MUXF7 (Prop_muxf7_I0_O)      0.201    23.024 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_39/O
                         net (fo=1, routed)           0.000    23.024    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_39_n_0
    SLICE_X50Y75         MUXF8 (Prop_muxf8_I0_O)      0.082    23.106 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_15/O
                         net (fo=1, routed)           1.056    24.162    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[60]_i_15_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.259    24.421 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_4/O
                         net (fo=1, routed)           0.512    24.933    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_4_n_0
    SLICE_X63Y71         LUT5 (Prop_lut5_I2_O)        0.105    25.038 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[60]_i_1/O
                         net (fo=1, routed)           0.000    25.038    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[60]
    SLICE_X63Y71         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.252    12.702    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X63Y71         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[60]/C
                         clock pessimism              0.071    12.773    
                         clock uncertainty           -0.074    12.700    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)        0.032    12.732    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -25.038    
  -------------------------------------------------------------------
                         slack                                -12.306    

Slack (VIOLATED) :        -12.289ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        11.776ns  (logic 4.226ns (35.887%)  route 7.550ns (64.113%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -5.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    8.294ns = ( 13.294 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.426    13.294    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.419 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=691, routed)         1.194    16.614    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut_n_11
    SLICE_X8Y51          LUT1 (Prop_lut1_I0_O)        0.105    16.719 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_31/O
                         net (fo=1, routed)           0.253    16.972    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_31_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392    17.364 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_13/O[0]
                         net (fo=626, routed)         3.968    21.332    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_13_n_7
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.249    21.581 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1165/O
                         net (fo=1, routed)           0.000    21.581    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1165_n_0
    SLICE_X30Y43         MUXF7 (Prop_muxf7_I1_O)      0.206    21.787 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_546/O
                         net (fo=1, routed)           0.000    21.787    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_546_n_0
    SLICE_X30Y43         MUXF8 (Prop_muxf8_I0_O)      0.082    21.869 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_237/O
                         net (fo=1, routed)           0.663    22.532    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_237_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.259    22.791 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_89/O
                         net (fo=1, routed)           0.000    22.791    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_89_n_0
    SLICE_X25Y43         MUXF7 (Prop_muxf7_I1_O)      0.182    22.973 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_49/O
                         net (fo=1, routed)           0.000    22.973    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_49_n_0
    SLICE_X25Y43         MUXF8 (Prop_muxf8_I1_O)      0.079    23.052 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_24/O
                         net (fo=1, routed)           0.671    23.724    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_24_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.264    23.988 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_10/O
                         net (fo=1, routed)           0.800    24.787    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_10_n_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105    24.892 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    24.892    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_3_n_0
    SLICE_X28Y51         MUXF7 (Prop_muxf7_I0_O)      0.178    25.070 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    25.070    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[14]
    SLICE_X28Y51         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.273    12.723    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X28Y51         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/C
                         clock pessimism              0.071    12.794    
                         clock uncertainty           -0.074    12.721    
    SLICE_X28Y51         FDCE (Setup_fdce_C_D)        0.060    12.781    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -25.070    
  -------------------------------------------------------------------
                         slack                                -12.289    

Slack (VIOLATED) :        -12.224ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@10.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        11.673ns  (logic 3.308ns (28.340%)  route 8.365ns (71.660%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -5.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    8.436ns = ( 13.436 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.568    13.436    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    15.561 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         4.312    19.873    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t37_lut_n_11
    SLICE_X12Y13         LUT6 (Prop_lut6_I4_O)        0.105    19.978 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_390/O
                         net (fo=1, routed)           0.000    19.978    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_390_n_0
    SLICE_X12Y13         MUXF7 (Prop_muxf7_I1_O)      0.178    20.156 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_157/O
                         net (fo=1, routed)           1.846    22.002    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_157_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.241    22.243 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_67/O
                         net (fo=1, routed)           0.000    22.243    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_67_n_0
    SLICE_X13Y13         MUXF7 (Prop_muxf7_I0_O)      0.199    22.442 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_32/O
                         net (fo=1, routed)           1.099    23.541    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[37]_i_32_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I3_O)        0.250    23.791 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_12/O
                         net (fo=1, routed)           0.992    24.783    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_12_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I1_O)        0.105    24.888 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_4/O
                         net (fo=1, routed)           0.116    25.003    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_4_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.105    25.108 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_1/O
                         net (fo=1, routed)           0.000    25.108    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[37]
    SLICE_X15Y21         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.403    12.853    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X15Y21         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]/C
                         clock pessimism              0.071    12.925    
                         clock uncertainty           -0.074    12.851    
    SLICE_X15Y21         FDCE (Setup_fdce_C_D)        0.033    12.884    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -25.108    
  -------------------------------------------------------------------
                         slack                                -12.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.099ns (18.073%)  route 0.449ns (81.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     1.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.449     1.731    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X67Y179        LUT6 (Prop_lut6_I0_O)        0.099     1.830 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1_n_0
    SLICE_X67Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X67Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.099ns (14.214%)  route 0.597ns (85.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     1.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.597     1.879    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X69Y179        LUT6 (Prop_lut6_I5_O)        0.099     1.978 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.978    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1_n_0
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X69Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.099ns (12.417%)  route 0.698ns (87.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     1.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.698     1.980    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X68Y179        LUT5 (Prop_lut5_I3_O)        0.099     2.079 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.079    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1_n_0
    SLICE_X68Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                         clock pessimism             -0.048     1.432    
    SLICE_X68Y179        FDCE (Hold_fdce_C_D)         0.091     1.523    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.099ns (11.549%)  route 0.758ns (88.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     1.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.758     2.040    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X67Y175        LUT6 (Prop_lut6_I0_O)        0.099     2.139 r  msys_i/serial_adc_pwm_top_0/U0/fsm/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.139    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]_2
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.092     1.519    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.099ns (10.267%)  route 0.865ns (89.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     1.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.865     2.147    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X67Y175        LUT6 (Prop_lut6_I0_O)        0.099     2.246 r  msys_i/serial_adc_pwm_top_0/U0/fsm/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.246    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]_1
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.091     1.518    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        1.061ns  (logic 0.145ns (13.662%)  route 0.916ns (86.338%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 6.472 - 5.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 6.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     6.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     6.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.767     7.049    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X46Y175        LUT4 (Prop_lut4_I3_O)        0.099     7.148 r  msys_i/serial_adc_pwm_top_0/U0/fsm/addr_reg[10]_i_2/O
                         net (fo=80, routed)          0.150     7.297    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[21]_0
    SLICE_X46Y175        LUT3 (Prop_lut3_I2_O)        0.046     7.343 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.343    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_1_in[2]
    SLICE_X46Y175        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.903     6.472    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.424    
    SLICE_X46Y175        FDCE (Hold_fdce_C_D)         0.135     6.559    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           7.343    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg fall@5.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns)
  Data Path Delay:        1.060ns  (logic 0.144ns (13.580%)  route 0.916ns (86.420%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 6.472 - 5.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 6.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     6.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     6.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.767     7.049    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X46Y175        LUT4 (Prop_lut4_I3_O)        0.099     7.148 r  msys_i/serial_adc_pwm_top_0/U0/fsm/addr_reg[10]_i_2/O
                         net (fo=80, routed)          0.150     7.297    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[21]_0
    SLICE_X46Y175        LUT3 (Prop_lut3_I2_O)        0.045     7.342 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.342    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_1_in[1]
    SLICE_X46Y175        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.903     6.472    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.048     6.424    
    SLICE_X46Y175        FDCE (Hold_fdce_C_D)         0.124     6.548    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.548    
                         arrival time                           7.342    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.098ns (9.404%)  route 0.944ns (90.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     1.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.828     2.110    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X67Y178        LUT5 (Prop_lut5_I3_O)        0.098     2.208 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__3/O
                         net (fo=1, routed)           0.116     2.324    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en
    SLICE_X66Y178        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.910     1.479    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/s_axi_aclk
    SLICE_X66Y178        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.431    
    SLICE_X66Y178        FDCE (Hold_fdce_C_D)        -0.003     1.428    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.099ns (8.750%)  route 1.032ns (91.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     1.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.758     2.040    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X67Y175        LUT5 (Prop_lut5_I3_O)        0.099     2.139 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[3]_i_1/O
                         net (fo=1, routed)           0.274     2.413    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[3]_i_1_n_0
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/C
                         clock pessimism             -0.048     1.427    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.075     1.502    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.098ns (8.947%)  route 0.997ns (91.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128     1.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.822     2.104    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X58Y178        LUT5 (Prop_lut5_I3_O)        0.098     2.202 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_reg_i_1__2/O
                         net (fo=1, routed)           0.175     2.377    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg_0
    SLICE_X58Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.909     1.478    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X58Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg/C
                         clock pessimism             -0.048     1.430    
    SLICE_X58Y180        FDCE (Hold_fdce_C_D)        -0.007     1.423    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.954    





---------------------------------------------------------------------------------------------------
From Clock:  clk_serial_40meg
  To Clock:  clk_main_100meg

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        4.323ns  (logic 0.800ns (18.506%)  route 3.523ns (81.494%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 32.859 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348    28.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/Q
                         net (fo=2, routed)           1.699    30.129    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[15]
    SLICE_X65Y184        LUT6 (Prop_lut6_I1_O)        0.242    30.371 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[15]_i_15/O
                         net (fo=1, routed)           0.611    30.982    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[15]_i_15_n_0
    SLICE_X55Y183        LUT5 (Prop_lut5_I4_O)        0.105    31.087 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[15]_i_4/O
                         net (fo=1, routed)           1.212    32.300    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[15]_i_4_n_0
    SLICE_X36Y187        LUT6 (Prop_lut6_I4_O)        0.105    32.405 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    32.405    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[15]
    SLICE_X36Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.409    32.859    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X36Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[15]/C
                         clock pessimism              0.000    32.859    
                         clock uncertainty           -0.205    32.655    
    SLICE_X36Y187        FDRE (Setup_fdre_C_D)        0.032    32.687    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         32.687    
                         arrival time                         -32.405    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.992ns  (logic 0.694ns (17.385%)  route 3.298ns (82.615%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 32.846 - 30.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 28.080 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558    28.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.379    28.459 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/Q
                         net (fo=2, routed)           1.623    30.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[5]
    SLICE_X69Y181        LUT6 (Prop_lut6_I1_O)        0.105    30.187 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_15/O
                         net (fo=1, routed)           0.848    31.034    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_15_n_0
    SLICE_X56Y178        LUT5 (Prop_lut5_I4_O)        0.105    31.139 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           0.827    31.967    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_4_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I4_O)        0.105    32.072 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    32.072    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[5]
    SLICE_X48Y177        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.396    32.846    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X48Y177        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[5]/C
                         clock pessimism              0.000    32.846    
                         clock uncertainty           -0.205    32.642    
    SLICE_X48Y177        FDRE (Setup_fdre_C_D)        0.030    32.672    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         32.672    
                         arrival time                         -32.072    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.987ns  (logic 0.694ns (17.406%)  route 3.293ns (82.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 32.844 - 30.000 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 28.079 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.557    28.079    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y180        FDCE (Prop_fdce_C_Q)         0.379    28.458 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/Q
                         net (fo=2, routed)           1.369    29.827    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[2]
    SLICE_X67Y180        LUT6 (Prop_lut6_I1_O)        0.105    29.932 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_15/O
                         net (fo=1, routed)           0.998    30.930    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_15_n_0
    SLICE_X53Y178        LUT5 (Prop_lut5_I4_O)        0.105    31.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_4/O
                         net (fo=1, routed)           0.926    31.961    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_4_n_0
    SLICE_X48Y176        LUT6 (Prop_lut6_I4_O)        0.105    32.066 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    32.066    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[2]
    SLICE_X48Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.394    32.844    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X48Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[2]/C
                         clock pessimism              0.000    32.844    
                         clock uncertainty           -0.205    32.640    
    SLICE_X48Y176        FDRE (Setup_fdre_C_D)        0.030    32.670    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         32.670    
                         arrival time                         -32.066    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.965ns  (logic 0.694ns (17.503%)  route 3.271ns (82.497%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 32.854 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379    28.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/Q
                         net (fo=2, routed)           1.294    29.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[3]
    SLICE_X68Y184        LUT6 (Prop_lut6_I1_O)        0.105    29.859 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_15/O
                         net (fo=1, routed)           1.366    31.225    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_15_n_0
    SLICE_X45Y181        LUT5 (Prop_lut5_I4_O)        0.105    31.330 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_4/O
                         net (fo=1, routed)           0.611    31.941    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_4_n_0
    SLICE_X44Y185        LUT6 (Prop_lut6_I4_O)        0.105    32.046 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    32.046    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[19]
    SLICE_X44Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.404    32.854    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X44Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[19]/C
                         clock pessimism              0.000    32.854    
                         clock uncertainty           -0.205    32.650    
    SLICE_X44Y185        FDRE (Setup_fdre_C_D)        0.032    32.682    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         32.682    
                         arrival time                         -32.046    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.964ns  (logic 0.694ns (17.508%)  route 3.270ns (82.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 32.859 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379    28.461 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           1.025    29.486    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X64Y186        LUT6 (Prop_lut6_I1_O)        0.105    29.591 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[11]_i_15/O
                         net (fo=1, routed)           1.032    30.624    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[11]_i_15_n_0
    SLICE_X54Y185        LUT5 (Prop_lut5_I4_O)        0.105    30.729 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[11]_i_4/O
                         net (fo=1, routed)           1.212    31.941    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[11]_i_4_n_0
    SLICE_X36Y187        LUT6 (Prop_lut6_I4_O)        0.105    32.046 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    32.046    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[11]
    SLICE_X36Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.409    32.859    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X36Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[11]/C
                         clock pessimism              0.000    32.859    
                         clock uncertainty           -0.205    32.655    
    SLICE_X36Y187        FDRE (Setup_fdre_C_D)        0.030    32.685    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         32.685    
                         arrival time                         -32.046    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.846ns  (logic 0.797ns (20.722%)  route 3.049ns (79.278%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 32.857 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.348    28.429 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/Q
                         net (fo=2, routed)           1.505    29.933    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[5]
    SLICE_X65Y185        LUT6 (Prop_lut6_I1_O)        0.239    30.172 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_15/O
                         net (fo=1, routed)           0.962    31.134    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_15_n_0
    SLICE_X45Y185        LUT5 (Prop_lut5_I4_O)        0.105    31.239 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_4/O
                         net (fo=1, routed)           0.582    31.822    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_4_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I4_O)        0.105    31.927 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    31.927    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[21]
    SLICE_X36Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.407    32.857    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X36Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[21]/C
                         clock pessimism              0.000    32.857    
                         clock uncertainty           -0.205    32.653    
    SLICE_X36Y185        FDRE (Setup_fdre_C_D)        0.032    32.685    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         32.685    
                         arrival time                         -31.927    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.845ns  (logic 0.800ns (20.808%)  route 3.045ns (79.192%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 32.858 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.348    28.429 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/Q
                         net (fo=2, routed)           1.486    29.915    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[4]
    SLICE_X68Y186        LUT6 (Prop_lut6_I1_O)        0.242    30.157 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[20]_i_15/O
                         net (fo=1, routed)           1.115    31.272    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[20]_i_15_n_0
    SLICE_X45Y186        LUT5 (Prop_lut5_I4_O)        0.105    31.377 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[20]_i_4/O
                         net (fo=1, routed)           0.443    31.820    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[20]_i_4_n_0
    SLICE_X40Y187        LUT6 (Prop_lut6_I4_O)        0.105    31.925 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    31.925    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[20]
    SLICE_X40Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.408    32.858    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X40Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[20]/C
                         clock pessimism              0.000    32.858    
                         clock uncertainty           -0.205    32.654    
    SLICE_X40Y187        FDRE (Setup_fdre_C_D)        0.030    32.684    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         32.684    
                         arrival time                         -31.925    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.809ns  (logic 0.797ns (20.923%)  route 3.012ns (79.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 32.844 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348    28.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[7]/Q
                         net (fo=2, routed)           1.324    29.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[7]
    SLICE_X65Y181        LUT6 (Prop_lut6_I1_O)        0.239    29.993 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_15/O
                         net (fo=1, routed)           1.102    31.095    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_15_n_0
    SLICE_X54Y178        LUT5 (Prop_lut5_I4_O)        0.105    31.200 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           0.586    31.786    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_4_n_0
    SLICE_X48Y176        LUT6 (Prop_lut6_I4_O)        0.105    31.891 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    31.891    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[7]
    SLICE_X48Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.394    32.844    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X48Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[7]/C
                         clock pessimism              0.000    32.844    
                         clock uncertainty           -0.205    32.640    
    SLICE_X48Y176        FDRE (Setup_fdre_C_D)        0.032    32.672    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         32.672    
                         arrival time                         -31.891    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.761ns  (logic 0.694ns (18.451%)  route 3.067ns (81.549%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 32.857 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y183        FDCE (Prop_fdce_C_Q)         0.379    28.461 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/Q
                         net (fo=2, routed)           1.131    29.592    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[10]
    SLICE_X68Y183        LUT6 (Prop_lut6_I1_O)        0.105    29.697 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_15/O
                         net (fo=1, routed)           0.891    30.588    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_15_n_0
    SLICE_X56Y183        LUT5 (Prop_lut5_I4_O)        0.105    30.693 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_4/O
                         net (fo=1, routed)           1.045    31.738    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_4_n_0
    SLICE_X37Y185        LUT6 (Prop_lut6_I4_O)        0.105    31.843 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    31.843    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[10]
    SLICE_X37Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.407    32.857    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X37Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[10]/C
                         clock pessimism              0.000    32.857    
                         clock uncertainty           -0.205    32.653    
    SLICE_X37Y185        FDRE (Setup_fdre_C_D)        0.030    32.683    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         32.683    
                         arrival time                         -31.843    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.763ns  (logic 0.694ns (18.443%)  route 3.069ns (81.557%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 32.859 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379    28.461 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/Q
                         net (fo=2, routed)           1.282    29.743    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[12]
    SLICE_X65Y184        LUT6 (Prop_lut6_I1_O)        0.105    29.848 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[12]_i_15/O
                         net (fo=1, routed)           1.034    30.882    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[12]_i_15_n_0
    SLICE_X54Y185        LUT5 (Prop_lut5_I4_O)        0.105    30.987 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[12]_i_4/O
                         net (fo=1, routed)           0.752    31.740    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[12]_i_4_n_0
    SLICE_X32Y186        LUT6 (Prop_lut6_I4_O)        0.105    31.845 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    31.845    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[12]
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.409    32.859    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[12]/C
                         clock pessimism              0.000    32.859    
                         clock uncertainty           -0.205    32.655    
    SLICE_X32Y186        FDRE (Setup_fdre_C_D)        0.030    32.685    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         32.685    
                         arrival time                         -31.845    
  -------------------------------------------------------------------
                         slack                                  0.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.791%)  route 0.709ns (79.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y181        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=14, routed)          0.709     2.031    msys_i/serial_adc_pwm_top_0/U0/fsm/counter_done
    SLICE_X67Y179        LUT6 (Prop_lut6_I2_O)        0.045     2.076 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.076    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1_n_0
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C
                         clock pessimism              0.000     1.480    
                         clock uncertainty            0.205     1.684    
    SLICE_X67Y179        FDCE (Hold_fdce_C_D)         0.091     1.775    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.915%)  route 0.748ns (80.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y181        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=14, routed)          0.748     2.070    msys_i/serial_adc_pwm_top_0/U0/fsm/counter_done
    SLICE_X69Y179        LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.115    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1_n_0
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C
                         clock pessimism              0.000     1.480    
                         clock uncertainty            0.205     1.684    
    SLICE_X69Y179        FDCE (Hold_fdce_C_D)         0.091     1.775    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.231ns (19.894%)  route 0.930ns (80.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y181        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.322 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=14, routed)          0.643     1.965    msys_i/serial_adc_pwm_top_0/U0/fsm/counter_done
    SLICE_X68Y180        LUT5 (Prop_lut5_I0_O)        0.045     2.010 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_3/O
                         net (fo=1, routed)           0.287     2.297    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_3_n_0
    SLICE_X68Y179        LUT5 (Prop_lut5_I4_O)        0.045     2.342 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.342    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1_n_0
    SLICE_X68Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                         clock pessimism              0.000     1.480    
                         clock uncertainty            0.205     1.684    
    SLICE_X68Y179        FDCE (Hold_fdce_C_D)         0.091     1.775    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.186ns (14.513%)  route 1.096ns (85.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y181        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=14, routed)          0.821     2.143    msys_i/serial_adc_pwm_top_0/U0/fsm/counter_done
    SLICE_X67Y175        LUT5 (Prop_lut5_I1_O)        0.045     2.188 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[3]_i_1/O
                         net (fo=1, routed)           0.274     2.463    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[3]_i_1_n_0
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906     1.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/C
                         clock pessimism              0.000     1.475    
                         clock uncertainty            0.205     1.679    
    SLICE_X67Y175        FDCE (Hold_fdce_C_D)         0.075     1.754    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.276ns (20.356%)  route 1.080ns (79.644%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661     1.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y183        FDCE (Prop_fdce_C_Q)         0.141     1.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/Q
                         net (fo=2, routed)           0.394     1.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[10]
    SLICE_X70Y186        LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[26]_i_15/O
                         net (fo=1, routed)           0.405     2.167    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[26]_i_15_n_0
    SLICE_X57Y186        LUT5 (Prop_lut5_I4_O)        0.045     2.212 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[26]_i_4/O
                         net (fo=1, routed)           0.280     2.493    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[26]_i_4_n_0
    SLICE_X54Y186        LUT6 (Prop_lut6_I4_O)        0.045     2.538 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     2.538    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[26]
    SLICE_X54Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[26]/C
                         clock pessimism              0.000     1.480    
                         clock uncertainty            0.205     1.684    
    SLICE_X54Y186        FDRE (Hold_fdre_C_D)         0.121     1.805    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.276ns (19.487%)  route 1.140ns (80.513%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.662     1.183    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDCE (Prop_fdce_C_Q)         0.141     1.324 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/Q
                         net (fo=2, routed)           0.593     1.917    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[13]
    SLICE_X65Y187        LUT6 (Prop_lut6_I1_O)        0.045     1.962 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[29]_i_15/O
                         net (fo=1, routed)           0.460     2.422    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[29]_i_15_n_0
    SLICE_X54Y186        LUT5 (Prop_lut5_I4_O)        0.045     2.467 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[29]_i_4/O
                         net (fo=1, routed)           0.088     2.554    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[29]_i_4_n_0
    SLICE_X54Y186        LUT6 (Prop_lut6_I4_O)        0.045     2.599 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     2.599    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[29]
    SLICE_X54Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[29]/C
                         clock pessimism              0.000     1.480    
                         clock uncertainty            0.205     1.684    
    SLICE_X54Y186        FDRE (Hold_fdre_C_D)         0.121     1.805    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.276ns (19.100%)  route 1.169ns (80.900%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           0.448     1.770    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X65Y185        LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_15/O
                         net (fo=1, routed)           0.472     2.286    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_15_n_0
    SLICE_X40Y184        LUT5 (Prop_lut5_I4_O)        0.045     2.331 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_4/O
                         net (fo=1, routed)           0.250     2.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_4_n_0
    SLICE_X37Y185        LUT6 (Prop_lut6_I4_O)        0.045     2.626 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     2.626    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[17]
    SLICE_X37Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.918     1.487    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X37Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.487    
                         clock uncertainty            0.205     1.691    
    SLICE_X37Y185        FDRE (Hold_fdre_C_D)         0.092     1.783    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.317ns (21.278%)  route 1.173ns (78.722%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661     1.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y183        FDCE (Prop_fdce_C_Q)         0.128     1.310 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/Q
                         net (fo=2, routed)           0.578     1.888    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[9]
    SLICE_X70Y186        LUT6 (Prop_lut6_I1_O)        0.099     1.987 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[25]_i_15/O
                         net (fo=1, routed)           0.297     2.284    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[25]_i_15_n_0
    SLICE_X61Y186        LUT5 (Prop_lut5_I4_O)        0.045     2.329 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[25]_i_4/O
                         net (fo=1, routed)           0.298     2.627    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[25]_i_4_n_0
    SLICE_X54Y186        LUT6 (Prop_lut6_I4_O)        0.045     2.672 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     2.672    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[25]
    SLICE_X54Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[25]/C
                         clock pessimism              0.000     1.480    
                         clock uncertainty            0.205     1.684    
    SLICE_X54Y186        FDRE (Hold_fdre_C_D)         0.120     1.804    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.276ns (18.241%)  route 1.237ns (81.759%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/Q
                         net (fo=2, routed)           0.523     1.845    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[2]
    SLICE_X68Y184        LUT6 (Prop_lut6_I1_O)        0.045     1.890 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[18]_i_15/O
                         net (fo=1, routed)           0.517     2.407    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[18]_i_15_n_0
    SLICE_X44Y184        LUT5 (Prop_lut5_I4_O)        0.045     2.452 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[18]_i_4/O
                         net (fo=1, routed)           0.197     2.649    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[18]_i_4_n_0
    SLICE_X44Y185        LUT6 (Prop_lut6_I4_O)        0.045     2.694 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     2.694    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[18]
    SLICE_X44Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.916     1.485    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X44Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[18]/C
                         clock pessimism              0.000     1.485    
                         clock uncertainty            0.205     1.689    
    SLICE_X44Y185        FDRE (Hold_fdre_C_D)         0.091     1.780    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_main_100meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.276ns (17.898%)  route 1.266ns (82.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.662     1.183    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDCE (Prop_fdce_C_Q)         0.141     1.324 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/Q
                         net (fo=2, routed)           0.492     1.816    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[14]
    SLICE_X69Y187        LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_15/O
                         net (fo=1, routed)           0.463     2.325    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_15_n_0
    SLICE_X59Y186        LUT5 (Prop_lut5_I4_O)        0.045     2.370 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_4/O
                         net (fo=1, routed)           0.310     2.680    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_4_n_0
    SLICE_X56Y186        LUT6 (Prop_lut6_I4_O)        0.045     2.725 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     2.725    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[30]
    SLICE_X56Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.912     1.481    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X56Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[30]/C
                         clock pessimism              0.000     1.481    
                         clock uncertainty            0.205     1.685    
    SLICE_X56Y186        FDRE (Hold_fdre_C_D)         0.121     1.806    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.919    





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_100meg
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]

Setup :          157  Failing Endpoints,  Worst Slack       -1.644ns,  Total Violation      -67.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.467ns  (logic 0.402ns (3.841%)  route 10.065ns (96.159%))
  Logic Levels:           0  
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.471ns = ( 17.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)         10.065    18.496    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y28         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.370    17.471    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y28         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.543    
                         clock uncertainty           -0.074    17.469    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.852    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.852    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.614ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.430ns  (logic 0.437ns (4.190%)  route 9.993ns (95.810%))
  Logic Levels:           0  
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.389ns = ( 17.389 - 10.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 8.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.559     8.081    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.437     8.518 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/Q
                         net (fo=64, routed)          9.993    18.511    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.288    17.389    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.461    
                         clock uncertainty           -0.074    17.387    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    16.897    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                         -18.511    
  -------------------------------------------------------------------
                         slack                                 -1.614    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.488ns  (logic 0.402ns (3.833%)  route 10.086ns (96.167%))
  Logic Levels:           0  
  Clock Path Skew:        4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns = ( 17.535 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)         10.086    18.518    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.434    17.535    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.606    
                         clock uncertainty           -0.074    17.533    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.916    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                         -18.518    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.452ns  (logic 0.437ns (4.181%)  route 10.015ns (95.819%))
  Logic Levels:           0  
  Clock Path Skew:        4.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.482ns = ( 17.482 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns = ( 8.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.556     8.078    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y170        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDCE (Prop_fdce_C_Q)         0.437     8.515 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/Q
                         net (fo=64, routed)         10.015    18.530    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.380    17.482    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.553    
                         clock uncertainty           -0.074    17.480    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    16.990    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.990    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                 -1.540    

Slack (VIOLATED) :        -1.354ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.174ns  (logic 0.402ns (3.951%)  route 9.772ns (96.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 17.468 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          9.772    18.203    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y27         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.367    17.468    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.540    
                         clock uncertainty           -0.074    17.466    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.849    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.849    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 -1.354    

Slack (VIOLATED) :        -1.341ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.174ns  (logic 0.402ns (3.951%)  route 9.772ns (96.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.482ns = ( 17.482 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          9.772    18.203    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.380    17.482    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.553    
                         clock uncertainty           -0.074    17.480    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.863    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.863    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 -1.341    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.137ns  (logic 0.437ns (4.311%)  route 9.700ns (95.689%))
  Logic Levels:           0  
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 17.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 8.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.559     8.081    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.437     8.518 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/Q
                         net (fo=64, routed)          9.700    18.218    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.285    17.386    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.458    
                         clock uncertainty           -0.074    17.384    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    16.894    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.894    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.306ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.195ns  (logic 0.402ns (3.943%)  route 9.793ns (96.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 17.538 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          9.793    18.225    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y7          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.437    17.538    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.609    
                         clock uncertainty           -0.074    17.536    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.919    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.919    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                 -1.306    

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.088ns  (logic 0.437ns (4.332%)  route 9.651ns (95.668%))
  Logic Levels:           0  
  Clock Path Skew:        4.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.389ns = ( 17.389 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns = ( 8.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.556     8.078    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y170        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y170        FDCE (Prop_fdce_C_Q)         0.437     8.515 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/Q
                         net (fo=64, routed)          9.651    18.166    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.288    17.389    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.461    
                         clock uncertainty           -0.074    17.387    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    16.897    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                 -1.269    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        9.949ns  (logic 0.437ns (4.392%)  route 9.512ns (95.608%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.389ns = ( 17.389 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.437     8.467 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/Q
                         net (fo=64, routed)          9.512    17.979    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    15.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    15.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.288    17.389    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.461    
                         clock uncertainty           -0.074    17.387    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    16.897    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                 -1.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.190ns (5.207%)  route 3.459ns (94.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.722     2.017    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.049     2.066 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          2.737     4.803    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.945     4.516    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.468    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.116     4.584    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           4.803    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.189ns (5.208%)  route 3.440ns (94.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.846     4.783    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.901     4.472    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.048     4.424    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     4.545    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.545    
                         arrival time                           4.783    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.189ns (5.136%)  route 3.491ns (94.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.523ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.897     4.834    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.952     4.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.475    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     4.596    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.596    
                         arrival time                           4.834    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.189ns (5.189%)  route 3.453ns (94.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.859     4.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.903     4.474    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.048     4.426    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     4.547    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.547    
                         arrival time                           4.796    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.189ns (5.232%)  route 3.423ns (94.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.829     4.766    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.873     4.444    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.048     4.396    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     4.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.517    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.189ns (5.206%)  route 3.441ns (94.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.847     4.784    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y14         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.867     4.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.390    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     4.511    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.511    
                         arrival time                           4.784    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.189ns (5.135%)  route 3.492ns (94.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.898     4.835    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.910     4.481    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.433    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     4.554    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.554    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.186ns (4.916%)  route 3.598ns (95.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.722     2.017    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.045     2.062 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          2.876     4.938    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.945     4.516    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.468    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     4.651    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.651    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.189ns (5.042%)  route 3.559ns (94.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.965     4.902    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.967     4.538    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.048     4.490    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     4.611    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.611    
                         arrival time                           4.902    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.189ns (5.168%)  route 3.468ns (94.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.874     4.811    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.875     4.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.398    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     4.519    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           4.811    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
From Clock:  clk_serial_40meg
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]

Setup :           67  Failing Endpoints,  Worst Slack       -1.106ns,  Total Violation      -17.333ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation       -0.725ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.106ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.798ns  (logic 0.786ns (8.022%)  route 9.012ns (91.978%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 37.543 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379    28.461 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.984    29.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.119    29.564 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.877    36.441    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.288    36.729 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.150    37.880    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.442    37.543    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.543    
                         clock uncertainty           -0.205    37.339    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    36.774    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                         -37.880    
  -------------------------------------------------------------------
                         slack                                 -1.106    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.694ns  (logic 0.765ns (7.891%)  route 8.929ns (92.109%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.485ns = ( 37.485 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379    28.461 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.984    29.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.119    29.564 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.378    36.942    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X81Y53         LUT4 (Prop_lut4_I2_O)        0.267    37.209 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           0.567    37.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    37.485    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.485    
                         clock uncertainty           -0.205    37.281    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    36.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                         -37.776    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.533ns  (logic 0.484ns (5.077%)  route 9.049ns (94.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.555ns = ( 37.555 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379    28.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203    29.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105    29.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.846    37.614    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.454    37.555    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.555    
                         clock uncertainty           -0.205    37.351    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    36.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -37.614    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.342ns  (logic 0.588ns (6.294%)  route 8.754ns (93.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.473ns = ( 37.473 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348    28.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006    29.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240    29.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    37.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.371    37.473    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    37.473    
                         clock uncertainty           -0.205    37.269    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    36.779    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                         -37.424    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.342ns  (logic 0.588ns (6.294%)  route 8.754ns (93.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.477ns = ( 37.477 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348    28.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006    29.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240    29.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    37.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.375    37.477    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    37.477    
                         clock uncertainty           -0.205    37.273    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    36.783    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -37.424    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.171ns  (logic 0.611ns (6.662%)  route 8.560ns (93.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.485ns = ( 37.485 - 30.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 28.080 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558    28.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.348    28.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.372    29.800    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I2_O)        0.263    30.063 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          7.188    37.251    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    37.485    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.485    
                         clock uncertainty           -0.205    37.281    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.660    36.621    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.621    
                         arrival time                         -37.251    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.048ns  (logic 0.611ns (6.753%)  route 8.437ns (93.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 37.403 - 30.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 28.080 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558    28.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.348    28.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.372    29.800    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I2_O)        0.263    30.063 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          7.065    37.128    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    37.403    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    37.403    
                         clock uncertainty           -0.205    37.199    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.660    36.539    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -37.128    
  -------------------------------------------------------------------
                         slack                                 -0.589    

Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.172ns  (logic 0.484ns (5.277%)  route 8.688ns (94.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 37.403 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379    28.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203    29.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105    29.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.485    37.252    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    37.403    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    37.403    
                         clock uncertainty           -0.205    37.199    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.490    36.709    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                         -37.252    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.294ns  (logic 0.484ns (5.208%)  route 8.810ns (94.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.551ns = ( 37.551 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379    28.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203    29.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105    29.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.607    37.375    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.450    37.551    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.551    
                         clock uncertainty           -0.205    37.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    36.857    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                         -37.375    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (VIOLATED) :        -0.507ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.134ns  (logic 0.588ns (6.437%)  route 8.546ns (93.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 37.403 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348    28.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006    29.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240    29.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.540    37.216    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.369    35.521    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.084    35.605 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.025    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.102 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    37.403    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    37.403    
                         clock uncertainty           -0.205    37.199    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    36.709    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                         -37.216    
  -------------------------------------------------------------------
                         slack                                 -0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 0.388ns (6.704%)  route 5.399ns (93.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.304ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444     2.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304     3.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767     3.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084     4.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.632     8.682    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.835     6.249    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.105     6.354 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467     6.821    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.902 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.402     8.304    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     8.304    
                         clock uncertainty            0.205     8.509    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.330     8.839    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -8.839    
                         arrival time                           8.682    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.388ns (6.438%)  route 5.639ns (93.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.494ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444     2.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304     3.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767     3.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084     4.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.872     8.921    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.835     6.249    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.105     6.354 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467     6.821    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.902 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.592     8.494    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     8.494    
                         clock uncertainty            0.205     8.698    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.330     9.028    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.028    
                         arrival time                           8.921    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.223ns (6.355%)  route 3.286ns (93.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128     1.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.410     1.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[7]
    SLICE_X73Y181        LUT3 (Prop_lut3_I0_O)        0.095     1.814 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          2.876     4.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.876     4.447    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.447    
                         clock uncertainty            0.205     4.652    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116     4.768    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           4.690    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.224ns (6.255%)  route 3.357ns (93.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128     1.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.620     1.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.096     2.025 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          2.737     4.762    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.945     4.516    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.516    
                         clock uncertainty            0.205     4.721    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.116     4.837    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           4.762    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.186ns (5.137%)  route 3.435ns (94.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539     1.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.896     4.802    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y12         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.905     4.476    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.476    
                         clock uncertainty            0.205     4.681    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     4.864    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.864    
                         arrival time                           4.802    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.185ns (5.205%)  route 3.370ns (94.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661     1.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.141     1.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.426     1.749    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.044     1.793 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          2.943     4.737    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.882     4.453    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.453    
                         clock uncertainty            0.205     4.658    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.121     4.779    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.779    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.186ns (5.142%)  route 3.431ns (94.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661     1.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y183        FDCE (Prop_fdce_C_Q)         0.141     1.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/Q
                         net (fo=2, routed)           0.744     2.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[12]
    SLICE_X70Y183        LUT3 (Prop_lut3_I0_O)        0.045     2.112 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_4/O
                         net (fo=31, routed)          2.687     4.799    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.882     4.453    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.453    
                         clock uncertainty            0.205     4.658    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     4.841    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.841    
                         arrival time                           4.799    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.186ns (5.150%)  route 3.425ns (94.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539     1.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.886     4.792    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.875     4.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     4.446    
                         clock uncertainty            0.205     4.651    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     4.834    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.834    
                         arrival time                           4.792    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.388ns (6.493%)  route 5.588ns (93.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.374ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444     2.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304     3.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767     3.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084     4.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.821     8.870    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          2.835     6.249    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.105     6.354 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467     6.821    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.902 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.472     8.374    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     8.374    
                         clock uncertainty            0.205     8.579    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.330     8.909    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -8.909    
                         arrival time                           8.870    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.223ns (6.238%)  route 3.352ns (93.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128     1.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.410     1.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[7]
    SLICE_X73Y181        LUT3 (Prop_lut3_I0_O)        0.095     1.814 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          2.942     4.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.613     3.267    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.056     3.323 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.542    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.571 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.901     4.472    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.472    
                         clock uncertainty            0.205     4.677    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116     4.793    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.793    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                 -0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_100meg
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]

Setup :          149  Failing Endpoints,  Worst Slack       -1.633ns,  Total Violation      -65.942ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.633ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.467ns  (logic 0.402ns (3.841%)  route 10.065ns (96.159%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.483ns = ( 17.483 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)         10.065    18.496    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y28         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.370    17.483    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y28         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.554    
                         clock uncertainty           -0.074    17.480    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.863    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t24_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.863    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                 -1.633    

Slack (VIOLATED) :        -1.603ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.430ns  (logic 0.437ns (4.190%)  route 9.993ns (95.810%))
  Logic Levels:           0  
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 17.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 8.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.559     8.081    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.437     8.518 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/Q
                         net (fo=64, routed)          9.993    18.511    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.288    17.401    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.472    
                         clock uncertainty           -0.074    17.398    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    16.908    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.908    
                         arrival time                         -18.511    
  -------------------------------------------------------------------
                         slack                                 -1.603    

Slack (VIOLATED) :        -1.590ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.488ns  (logic 0.402ns (3.833%)  route 10.086ns (96.167%))
  Logic Levels:           0  
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.547ns = ( 17.547 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)         10.086    18.518    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.434    17.547    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.618    
                         clock uncertainty           -0.074    17.544    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.927    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t57_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                         -18.518    
  -------------------------------------------------------------------
                         slack                                 -1.590    

Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.452ns  (logic 0.437ns (4.181%)  route 10.015ns (95.819%))
  Logic Levels:           0  
  Clock Path Skew:        4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.493ns = ( 17.493 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns = ( 8.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.556     8.078    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y170        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDCE (Prop_fdce_C_Q)         0.437     8.515 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/Q
                         net (fo=64, routed)         10.015    18.530    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.380    17.493    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.565    
                         clock uncertainty           -0.074    17.491    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    17.001    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                 -1.529    

Slack (VIOLATED) :        -1.343ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.174ns  (logic 0.402ns (3.951%)  route 9.772ns (96.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.480ns = ( 17.480 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          9.772    18.203    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y27         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.367    17.480    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.551    
                         clock uncertainty           -0.074    17.477    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.860    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 -1.343    

Slack (VIOLATED) :        -1.329ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.174ns  (logic 0.402ns (3.951%)  route 9.772ns (96.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.493ns = ( 17.493 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          9.772    18.203    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.380    17.493    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.565    
                         clock uncertainty           -0.074    17.491    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.874    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t15_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.874    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 -1.329    

Slack (VIOLATED) :        -1.313ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.137ns  (logic 0.437ns (4.311%)  route 9.700ns (95.689%))
  Logic Levels:           0  
  Clock Path Skew:        4.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.398ns = ( 17.398 - 10.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 8.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.559     8.081    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.437     8.518 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[7]/Q
                         net (fo=64, routed)          9.700    18.218    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.285    17.398    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.469    
                         clock uncertainty           -0.074    17.395    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    16.905    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                 -1.313    

Slack (VIOLATED) :        -1.294ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.195ns  (logic 0.402ns (3.943%)  route 9.793ns (96.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.550ns = ( 17.550 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.402     8.432 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          9.793    18.225    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y7          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.437    17.550    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.621    
                         clock uncertainty           -0.074    17.547    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.617    16.930    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t59_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.930    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                 -1.294    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        10.088ns  (logic 0.437ns (4.332%)  route 9.651ns (95.668%))
  Logic Levels:           0  
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 17.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns = ( 8.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.556     8.078    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y170        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y170        FDCE (Prop_fdce_C_Q)         0.437     8.515 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/Q
                         net (fo=64, routed)          9.651    18.166    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.288    17.401    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.472    
                         clock uncertainty           -0.074    17.398    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    16.908    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.908    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.071ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@10.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        9.949ns  (logic 0.437ns (4.392%)  route 9.512ns (95.608%))
  Logic Levels:           0  
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 17.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 8.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.508     8.030    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.437     8.467 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[1]/Q
                         net (fo=64, routed)          9.512    17.979    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    12.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    13.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    15.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    15.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    16.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.288    17.401    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    17.472    
                         clock uncertainty           -0.074    17.398    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    16.908    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t36_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.908    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                 -1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.190ns (5.207%)  route 3.459ns (94.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.722     2.017    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.049     2.066 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          2.737     4.803    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.945     4.554    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.507    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.116     4.623    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.803    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.189ns (5.208%)  route 3.440ns (94.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.846     4.783    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.901     4.510    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.048     4.463    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     4.584    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           4.783    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.189ns (5.136%)  route 3.491ns (94.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.561ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.897     4.834    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.952     4.561    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.514    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     4.635    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.834    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.189ns (5.189%)  route 3.453ns (94.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.512ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.859     4.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.903     4.512    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.048     4.465    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     4.586    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           4.796    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.189ns (5.232%)  route 3.423ns (94.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.482ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.829     4.766    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.873     4.482    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.048     4.435    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     4.556    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.556    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.189ns (5.206%)  route 3.441ns (94.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.847     4.784    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y14         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.867     4.476    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.429    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     4.550    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.550    
                         arrival time                           4.784    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.189ns (5.135%)  route 3.492ns (94.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.519ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.898     4.835    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.910     4.519    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.472    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     4.593    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.593    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.186ns (4.916%)  route 3.598ns (95.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.722     2.017    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.045     2.062 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          2.876     4.938    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.945     4.554    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.507    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     4.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.690    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.189ns (5.042%)  route 3.559ns (94.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.576ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.965     4.902    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.967     4.576    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.048     4.529    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     4.650    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.650    
                         arrival time                           4.902    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.189ns (5.168%)  route 3.468ns (94.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.484ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633     1.154    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.141     1.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          0.594     1.889    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y181        LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          2.874     4.811    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.875     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     4.437    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     4.558    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           4.811    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
From Clock:  clk_serial_40meg
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]

Setup :           65  Failing Endpoints,  Worst Slack       -1.095ns,  Total Violation      -16.585ns
Hold  :           23  Failing Endpoints,  Worst Slack       -0.162ns,  Total Violation       -1.340ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.798ns  (logic 0.786ns (8.022%)  route 9.012ns (91.978%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.555ns = ( 37.555 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379    28.461 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.984    29.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.119    29.564 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.877    36.441    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.288    36.729 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.150    37.880    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.442    37.555    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.555    
                         clock uncertainty           -0.205    37.350    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    36.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -37.880    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -0.871ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.694ns  (logic 0.765ns (7.891%)  route 8.929ns (92.109%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 37.496 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379    28.461 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.984    29.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.119    29.564 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.378    36.942    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X81Y53         LUT4 (Prop_lut4_I2_O)        0.267    37.209 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           0.567    37.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    37.496    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.496    
                         clock uncertainty           -0.205    37.292    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    36.905    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.905    
                         arrival time                         -37.776    
  -------------------------------------------------------------------
                         slack                                 -0.871    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.533ns  (logic 0.484ns (5.077%)  route 9.049ns (94.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.567ns = ( 37.567 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379    28.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203    29.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105    29.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.846    37.614    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.454    37.567    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.567    
                         clock uncertainty           -0.205    37.362    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    36.872    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                         -37.614    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.342ns  (logic 0.588ns (6.294%)  route 8.754ns (93.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.484ns = ( 37.484 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348    28.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006    29.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240    29.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    37.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.371    37.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    37.484    
                         clock uncertainty           -0.205    37.280    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    36.790    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.790    
                         arrival time                         -37.424    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.342ns  (logic 0.588ns (6.294%)  route 8.754ns (93.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.488ns = ( 37.488 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348    28.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006    29.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240    29.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    37.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.375    37.488    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    37.488    
                         clock uncertainty           -0.205    37.284    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    36.794    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -37.424    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.171ns  (logic 0.611ns (6.662%)  route 8.560ns (93.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 37.496 - 30.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 28.080 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558    28.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.348    28.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.372    29.800    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I2_O)        0.263    30.063 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          7.188    37.251    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    37.496    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.496    
                         clock uncertainty           -0.205    37.292    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.660    36.632    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -37.251    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.048ns  (logic 0.611ns (6.753%)  route 8.437ns (93.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.415ns = ( 37.415 - 30.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 28.080 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558    28.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.348    28.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.372    29.800    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I2_O)        0.263    30.063 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          7.065    37.128    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    37.415    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    37.415    
                         clock uncertainty           -0.205    37.210    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.660    36.550    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                         -37.128    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.172ns  (logic 0.484ns (5.277%)  route 8.688ns (94.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.415ns = ( 37.415 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379    28.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203    29.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105    29.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.485    37.252    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    37.415    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    37.415    
                         clock uncertainty           -0.205    37.210    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.490    36.720    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -37.252    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.507ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.294ns  (logic 0.484ns (5.208%)  route 8.810ns (94.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.563ns = ( 37.563 - 30.000 ) 
    Source Clock Delay      (SCD):    3.081ns = ( 28.081 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559    28.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379    28.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203    29.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105    29.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.607    37.375    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.450    37.563    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    37.563    
                         clock uncertainty           -0.205    37.358    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    36.868    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -37.375    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@30.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        9.134ns  (logic 0.588ns (6.437%)  route 8.546ns (93.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.415ns = ( 37.415 - 30.000 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 28.082 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560    28.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348    28.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006    29.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240    29.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.540    37.216    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     30.000    30.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    30.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    31.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    31.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.398    32.848    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.304    33.152 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.380    35.532    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.084    35.616 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    36.036    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    36.113 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    37.415    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    37.415    
                         clock uncertainty           -0.205    37.210    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    36.720    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -37.216    
  -------------------------------------------------------------------
                         slack                                 -0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.162ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 0.388ns (6.704%)  route 5.399ns (93.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.309ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444     2.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304     3.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767     3.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084     4.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.632     8.682    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.840     6.255    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.105     6.360 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467     6.826    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.907 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.402     8.309    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     8.309    
                         clock uncertainty            0.205     8.514    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.330     8.844    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -8.844    
                         arrival time                           8.682    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.223ns (6.355%)  route 3.286ns (93.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128     1.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.410     1.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[7]
    SLICE_X73Y181        LUT3 (Prop_lut3_I0_O)        0.095     1.814 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          2.876     4.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.876     4.485    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.485    
                         clock uncertainty            0.205     4.690    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116     4.806    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.806    
                         arrival time                           4.690    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.224ns (6.255%)  route 3.357ns (93.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128     1.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.620     1.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.096     2.025 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          2.737     4.762    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.945     4.554    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.554    
                         clock uncertainty            0.205     4.759    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.116     4.875    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.875    
                         arrival time                           4.762    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.388ns (6.438%)  route 5.639ns (93.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.499ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444     2.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304     3.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767     3.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084     4.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.872     8.921    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379     3.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          2.840     6.255    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.105     6.360 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467     6.826    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.907 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.592     8.499    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty            0.205     8.703    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.330     9.033    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.033    
                         arrival time                           8.921    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.100ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.186ns (5.137%)  route 3.435ns (94.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539     1.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.896     4.802    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y12         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.905     4.514    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.514    
                         clock uncertainty            0.205     4.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     4.902    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           4.802    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.080ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.185ns (5.205%)  route 3.370ns (94.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661     1.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.141     1.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.426     1.749    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.044     1.793 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          2.943     4.737    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.882     4.491    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.491    
                         clock uncertainty            0.205     4.696    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.121     4.817    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.817    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.186ns (5.142%)  route 3.431ns (94.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661     1.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y183        FDCE (Prop_fdce_C_Q)         0.141     1.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/Q
                         net (fo=2, routed)           0.744     2.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[12]
    SLICE_X70Y183        LUT3 (Prop_lut3_I0_O)        0.045     2.112 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_4/O
                         net (fo=31, routed)          2.687     4.799    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.882     4.491    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.491    
                         clock uncertainty            0.205     4.696    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     4.879    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.879    
                         arrival time                           4.799    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.186ns (5.150%)  route 3.425ns (94.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.484ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539     1.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.886     4.792    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.875     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     4.484    
                         clock uncertainty            0.205     4.689    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     4.872    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.872    
                         arrival time                           4.792    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.223ns (6.238%)  route 3.352ns (93.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128     1.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.410     1.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[7]
    SLICE_X73Y181        LUT3 (Prop_lut3_I0_O)        0.095     1.814 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          2.942     4.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.901     4.510    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty            0.205     4.715    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116     4.831    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -4.831    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@0.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.186ns (5.089%)  route 3.469ns (94.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.512ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141     1.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539     1.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.930     4.836    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     1.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.175     1.655 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.651     3.306    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I3_O)        0.056     3.362 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     3.580    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.609 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.903     4.512    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     4.512    
                         clock uncertainty            0.205     4.717    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     4.900    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -4.900    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                 -0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_100meg
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]

Setup :          107  Failing Endpoints,  Worst Slack       -1.764ns,  Total Violation      -35.714ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.018ns,  Total Violation       -0.030ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.764ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        10.393ns  (logic 0.791ns (7.611%)  route 9.602ns (92.389%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 12.225 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.877    11.984    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.288    12.272 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.150    13.422    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.442    12.225    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.297    
                         clock uncertainty           -0.074    12.223    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    11.658    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                 -1.764    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 0.770ns (7.483%)  route 9.520ns (92.517%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.167ns = ( 12.167 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.378    12.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X81Y53         LUT4 (Prop_lut4_I2_O)        0.267    12.751 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           0.567    13.319    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    12.167    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.238    
                         clock uncertainty           -0.074    12.165    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.778    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -0.957ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 0.484ns (5.046%)  route 9.107ns (94.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.155ns = ( 12.155 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.359     4.767    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y183        LUT3 (Prop_lut3_I1_O)        0.105     4.872 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    12.620    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.371    12.155    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.071    12.226    
                         clock uncertainty           -0.074    12.153    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -0.957    

Slack (VIOLATED) :        -0.953ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 0.484ns (5.046%)  route 9.107ns (94.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.159ns = ( 12.159 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.359     4.767    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y183        LUT3 (Prop_lut3_I1_O)        0.105     4.872 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    12.620    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.375    12.159    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.071    12.230    
                         clock uncertainty           -0.074    12.157    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.667    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -0.953    

Slack (VIOLATED) :        -0.945ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 0.770ns (7.892%)  route 8.986ns (92.108%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.229ns = ( 12.229 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.877    11.984    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.267    12.251 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.534    12.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.446    12.229    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.301    
                         clock uncertainty           -0.074    12.227    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.840    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.840    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                 -0.945    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 0.770ns (7.923%)  route 8.948ns (92.077%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 12.233 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.691    11.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[14]
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.267    12.064 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.683    12.747    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.450    12.233    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.305    
                         clock uncertainty           -0.074    12.231    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.844    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 0.778ns (8.168%)  route 8.747ns (91.832%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.099ns = ( 12.099 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.816     5.224    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X70Y183        LUT3 (Prop_lut3_I1_O)        0.116     5.340 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_1/O
                         net (fo=31, routed)          6.092    11.432    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.283    11.715 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.839    12.554    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.315    12.099    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.170    
                         clock uncertainty           -0.074    12.097    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.710    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 0.484ns (5.158%)  route 8.899ns (94.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 12.085 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.359     4.767    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y183        LUT3 (Prop_lut3_I1_O)        0.105     4.872 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.540    12.412    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    12.085    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.071    12.157    
                         clock uncertainty           -0.074    12.083    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.593    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -0.819    

Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 0.503ns (5.364%)  route 8.874ns (94.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.268ns = ( 12.268 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.299    12.406    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.485    12.268    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.071    12.340    
                         clock uncertainty           -0.074    12.266    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.652    11.614    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 0.484ns (5.101%)  route 9.004ns (94.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 12.233 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.474     4.882    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y179        LUT3 (Prop_lut3_I1_O)        0.105     4.987 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          7.530    12.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.450    12.233    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.305    
                         clock uncertainty           -0.074    12.231    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490    11.741    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                 -0.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.257ns  (logic 0.323ns (6.144%)  route 4.934ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        5.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 13.012 - 5.000 ) 
    Source Clock Delay      (SCD):    2.893ns = ( 7.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.443     7.893    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.323     8.216 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/Q
                         net (fo=64, routed)          4.934    13.151    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.472    13.012    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    12.941    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.228    13.169    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.169    
                         arrival time                          13.151    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        3.222ns  (logic 0.167ns (5.183%)  route 3.055ns (94.817%))
  Logic Levels:           0  
  Clock Path Skew:        3.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 6.182 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.661     6.182    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.167     6.349 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/Q
                         net (fo=64, routed)          3.055     9.404    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     6.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175     6.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372     8.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056     8.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     8.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.951     9.281    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     9.233    
    RAMB36_X1Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     9.416    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.416    
                         arrival time                           9.404    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.426ns  (logic 0.323ns (5.953%)  route 5.103ns (94.047%))
  Logic Levels:           0  
  Clock Path Skew:        5.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.100ns = ( 13.100 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.393     7.843    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.323     8.166 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          5.103    13.270    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y32         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.560    13.100    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.029    
    RAMB36_X1Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.228    13.257    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.257    
                         arrival time                          13.270    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.474ns  (logic 0.323ns (5.901%)  route 5.151ns (94.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 13.117 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.393     7.843    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.323     8.166 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          5.151    13.317    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y30         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513     8.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379     8.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    10.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    10.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.577    13.117    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.046    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.228    13.274    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.274    
                         arrival time                          13.317    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        3.228ns  (logic 0.151ns (4.679%)  route 3.077ns (95.321%))
  Logic Levels:           0  
  Clock Path Skew:        3.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 6.182 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.661     6.182    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.151     6.333 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/Q
                         net (fo=64, routed)          3.077     9.410    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     6.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175     6.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372     8.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056     8.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     8.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.951     9.281    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     9.233    
    RAMB36_X1Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129     9.362    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.362    
                         arrival time                           9.410    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        3.294ns  (logic 0.167ns (5.069%)  route 3.127ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        3.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    1.179ns = ( 6.179 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.658     6.179    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y170        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y170        FDCE (Prop_fdce_C_Q)         0.167     6.346 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/Q
                         net (fo=64, routed)          3.127     9.473    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     6.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175     6.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372     8.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056     8.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     8.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.951     9.281    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     9.233    
    RAMB36_X1Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     9.416    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.416    
                         arrival time                           9.473    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        3.246ns  (logic 0.151ns (4.651%)  route 3.095ns (95.349%))
  Logic Levels:           0  
  Clock Path Skew:        3.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    1.179ns = ( 6.179 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.658     6.179    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y170        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDCE (Prop_fdce_C_Q)         0.151     6.330 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/Q
                         net (fo=64, routed)          3.095     9.425    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     6.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175     6.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372     8.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056     8.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     8.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.951     9.281    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     9.233    
    RAMB36_X1Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     9.363    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.363    
                         arrival time                           9.425    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        3.328ns  (logic 0.167ns (5.018%)  route 3.161ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        3.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 9.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 6.182 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.661     6.182    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.167     6.349 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/Q
                         net (fo=64, routed)          3.161     9.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y32         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     6.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175     6.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372     8.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056     8.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     8.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.955     9.285    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     9.237    
    RAMB36_X1Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     9.420    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.420    
                         arrival time                           9.510    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        3.279ns  (logic 0.167ns (5.094%)  route 3.112ns (94.906%))
  Logic Levels:           0  
  Clock Path Skew:        2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 9.203 - 5.000 ) 
    Source Clock Delay      (SCD):    1.161ns = ( 6.161 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.640     6.161    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y163        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y163        FDCE (Prop_fdce_C_Q)         0.167     6.328 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[0]/Q
                         net (fo=64, routed)          3.112     9.440    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     6.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175     6.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372     8.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056     8.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     8.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.873     9.203    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     9.156    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     9.339    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.339    
                         arrival time                           9.440    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        3.249ns  (logic 0.151ns (4.648%)  route 3.098ns (95.352%))
  Logic Levels:           0  
  Clock Path Skew:        2.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 9.204 - 5.000 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 6.182 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     5.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.521 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.661     6.182    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.151     6.333 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/Q
                         net (fo=64, routed)          3.098     9.431    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     5.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911     6.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175     6.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372     8.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056     8.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219     8.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.874     9.204    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     9.156    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     9.286    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.286    
                         arrival time                           9.431    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_serial_40meg
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]

Setup :          147  Failing Endpoints,  Worst Slack       -1.424ns,  Total Violation      -49.844ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.424ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 0.786ns (8.022%)  route 9.012ns (91.978%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 12.225 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379     3.461 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.984     4.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.119     4.564 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.877    11.441    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.288    11.729 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.150    12.880    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.442    12.225    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.225    
                         clock uncertainty           -0.205    12.021    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    11.456    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                 -1.424    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.694ns  (logic 0.765ns (7.891%)  route 8.929ns (92.109%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.167ns = ( 12.167 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379     3.461 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.984     4.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.119     4.564 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.378    11.942    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X81Y53         LUT4 (Prop_lut4_I2_O)        0.267    12.209 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           0.567    12.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    12.167    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.167    
                         clock uncertainty           -0.205    11.963    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.576    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.071ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.484ns (5.077%)  route 9.049ns (94.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.237ns = ( 12.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559     3.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379     3.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     4.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105     4.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.846    12.614    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.454    12.237    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.237    
                         clock uncertainty           -0.205    12.033    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    11.543    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                 -1.071    

Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.588ns (6.294%)  route 8.754ns (93.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.155ns = ( 12.155 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348     3.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006     4.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240     4.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    12.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.371    12.155    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    12.155    
                         clock uncertainty           -0.205    11.951    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.461    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.588ns (6.294%)  route 8.754ns (93.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.159ns = ( 12.159 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348     3.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006     4.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240     4.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    12.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.375    12.159    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    12.159    
                         clock uncertainty           -0.205    11.955    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.465    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.465    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.948ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 0.611ns (6.662%)  route 8.560ns (93.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.167ns = ( 12.167 - 5.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558     3.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.348     3.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.372     4.800    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I2_O)        0.263     5.063 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          7.188    12.251    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    12.167    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.167    
                         clock uncertainty           -0.205    11.963    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.660    11.303    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 -0.948    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.611ns (6.753%)  route 8.437ns (93.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 12.085 - 5.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558     3.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.348     3.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.372     4.800    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I2_O)        0.263     5.063 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          7.065    12.128    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    12.085    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    12.085    
                         clock uncertainty           -0.205    11.881    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.660    11.221    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.484ns (5.277%)  route 8.688ns (94.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 12.085 - 5.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559     3.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379     3.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     4.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105     4.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.485    12.252    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    12.085    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    12.085    
                         clock uncertainty           -0.205    11.881    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.490    11.391    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.836ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 0.484ns (5.208%)  route 8.810ns (94.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 12.233 - 5.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559     3.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379     3.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     4.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105     4.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.607    12.375    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.450    12.233    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.233    
                         clock uncertainty           -0.205    12.029    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    11.539    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                 -0.836    

Slack (VIOLATED) :        -0.825ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 0.588ns (6.437%)  route 8.546ns (93.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 12.085 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348     3.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006     4.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240     4.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.540    12.216    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.395     7.845    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.304     8.149 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.054    10.203    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.084    10.287 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.707    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.784 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    12.085    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    12.085    
                         clock uncertainty           -0.205    11.881    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.391    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                 -0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.509ns  (logic 0.223ns (6.355%)  route 3.286ns (93.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 29.206 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128    26.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.410    26.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[7]
    SLICE_X73Y181        LUT3 (Prop_lut3_I0_O)        0.095    26.814 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          2.876    29.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.876    29.206    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.206    
                         clock uncertainty            0.205    29.411    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116    29.527    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.527    
                         arrival time                          29.690    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.581ns  (logic 0.224ns (6.255%)  route 3.357ns (93.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 29.275 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128    26.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.620    26.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.096    27.025 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          2.737    29.762    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.945    29.275    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    29.275    
                         clock uncertainty            0.205    29.480    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.116    29.596    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -29.596    
                         arrival time                          29.762    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.621ns  (logic 0.186ns (5.137%)  route 3.435ns (94.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 29.235 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141    26.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539    26.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045    26.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.896    29.802    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y12         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.905    29.235    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.235    
                         clock uncertainty            0.205    29.440    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    29.623    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.623    
                         arrival time                          29.802    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.555ns  (logic 0.185ns (5.205%)  route 3.370ns (94.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 29.212 - 25.000 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 26.182 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661    26.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.141    26.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.426    26.749    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.044    26.793 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          2.943    29.737    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.882    29.212    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.212    
                         clock uncertainty            0.205    29.417    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.121    29.538    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.538    
                         arrival time                          29.737    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.617ns  (logic 0.186ns (5.142%)  route 3.431ns (94.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 29.212 - 25.000 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 26.182 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661    26.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y183        FDCE (Prop_fdce_C_Q)         0.141    26.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/Q
                         net (fo=2, routed)           0.744    27.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[12]
    SLICE_X70Y183        LUT3 (Prop_lut3_I0_O)        0.045    27.112 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_4/O
                         net (fo=31, routed)          2.687    29.799    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.882    29.212    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.212    
                         clock uncertainty            0.205    29.417    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    29.600    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.600    
                         arrival time                          29.799    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.611ns  (logic 0.186ns (5.150%)  route 3.425ns (94.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 29.205 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141    26.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539    26.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045    26.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.886    29.792    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.875    29.205    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    29.205    
                         clock uncertainty            0.205    29.410    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    29.593    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -29.593    
                         arrival time                          29.792    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.575ns  (logic 0.223ns (6.238%)  route 3.352ns (93.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 29.231 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128    26.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.410    26.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[7]
    SLICE_X73Y181        LUT3 (Prop_lut3_I0_O)        0.095    26.814 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          2.942    29.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.901    29.231    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.231    
                         clock uncertainty            0.205    29.436    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116    29.552    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.552    
                         arrival time                          29.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        5.787ns  (logic 0.388ns (6.704%)  route 5.399ns (93.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 32.942 - 25.000 ) 
    Source Clock Delay      (SCD):    2.894ns = ( 27.894 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304    28.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767    28.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084    29.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.632    33.682    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    28.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    28.414 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          2.474    30.888    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.105    30.993 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    31.459    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    31.540 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.402    32.942    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    32.942    
                         clock uncertainty            0.205    33.147    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.330    33.477    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -33.477    
                         arrival time                          33.682    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.655ns  (logic 0.186ns (5.089%)  route 3.469ns (94.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 29.233 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141    26.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539    26.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045    26.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.930    29.836    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.903    29.233    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    29.233    
                         clock uncertainty            0.205    29.438    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    29.621    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -29.621    
                         arrival time                          29.836    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.647ns  (logic 0.186ns (5.100%)  route 3.461ns (94.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 29.213 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141    26.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539    26.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045    26.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.922    29.828    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.911    26.480    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.175    26.655 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.372    28.026    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X51Y95         LUT4 (Prop_lut4_I1_O)        0.056    28.082 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.301    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.330 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.883    29.213    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    29.213    
                         clock uncertainty            0.205    29.418    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    29.601    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -29.601    
                         arrival time                          29.828    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_100meg
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]

Setup :           53  Failing Endpoints,  Worst Slack       -1.496ns,  Total Violation      -15.540ns
Hold  :           24  Failing Endpoints,  Worst Slack       -0.346ns,  Total Violation       -2.595ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.496ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        10.393ns  (logic 0.791ns (7.611%)  route 9.602ns (92.389%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.493ns = ( 12.493 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.877    11.984    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.288    12.272 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.150    13.422    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.442    12.493    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.564    
                         clock uncertainty           -0.074    12.491    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    11.926    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                 -1.496    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 0.770ns (7.483%)  route 9.520ns (92.517%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 12.435 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.378    12.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X81Y53         LUT4 (Prop_lut4_I2_O)        0.267    12.751 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           0.567    13.319    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    12.435    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.506    
                         clock uncertainty           -0.074    12.433    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    12.046    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.046    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 0.484ns (5.046%)  route 9.107ns (94.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.423ns = ( 12.423 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.359     4.767    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y183        LUT3 (Prop_lut3_I1_O)        0.105     4.872 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    12.620    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.371    12.423    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.071    12.494    
                         clock uncertainty           -0.074    12.421    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.931    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 0.484ns (5.046%)  route 9.107ns (94.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.427ns = ( 12.427 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.359     4.767    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y183        LUT3 (Prop_lut3_I1_O)        0.105     4.872 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    12.620    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.375    12.427    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.071    12.498    
                         clock uncertainty           -0.074    12.425    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.935    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 0.770ns (7.892%)  route 8.986ns (92.108%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns = ( 12.497 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.877    11.984    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.267    12.251 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.534    12.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.446    12.497    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.568    
                         clock uncertainty           -0.074    12.495    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    12.108    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                 -0.677    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 0.770ns (7.923%)  route 8.948ns (92.077%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.501ns = ( 12.501 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.691    11.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[14]
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.267    12.064 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.683    12.747    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.450    12.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.572    
                         clock uncertainty           -0.074    12.499    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    12.112    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 0.778ns (8.168%)  route 8.747ns (91.832%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.367ns = ( 12.367 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.816     5.224    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X70Y183        LUT3 (Prop_lut3_I1_O)        0.116     5.340 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_1/O
                         net (fo=31, routed)          6.092    11.432    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.283    11.715 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.839    12.554    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.315    12.367    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.438    
                         clock uncertainty           -0.074    12.365    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.978    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.551ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 0.484ns (5.158%)  route 8.899ns (94.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.353ns = ( 12.353 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.359     4.767    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X71Y183        LUT3 (Prop_lut3_I1_O)        0.105     4.872 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.540    12.412    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    12.353    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.071    12.425    
                         clock uncertainty           -0.074    12.351    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -0.551    

Slack (VIOLATED) :        -0.524ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 0.503ns (5.364%)  route 8.874ns (94.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.536ns = ( 12.536 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.575     4.983    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.124     5.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.299    12.406    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.485    12.536    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.071    12.607    
                         clock uncertainty           -0.074    12.534    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.652    11.882    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                 -0.524    

Slack (VIOLATED) :        -0.508ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 0.484ns (5.101%)  route 9.004ns (94.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.501ns = ( 12.501 - 5.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X67Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.379     3.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=19, routed)          1.474     4.882    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X72Y179        LUT3 (Prop_lut3_I1_O)        0.105     4.987 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          7.530    12.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.450    12.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071    12.572    
                         clock uncertainty           -0.074    12.499    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490    12.009    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                 -0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.346ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.257ns  (logic 0.323ns (6.144%)  route 4.934ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        5.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.340ns = ( 13.340 - 5.000 ) 
    Source Clock Delay      (SCD):    2.893ns = ( 7.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.443     7.893    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.323     8.216 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/Q
                         net (fo=64, routed)          4.934    13.151    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.472    13.340    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.269    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.228    13.497    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t41_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.497    
                         arrival time                          13.151    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.315ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.426ns  (logic 0.323ns (5.953%)  route 5.103ns (94.047%))
  Logic Levels:           0  
  Clock Path Skew:        5.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.428ns = ( 13.428 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.393     7.843    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.323     8.166 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          5.103    13.270    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y32         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.560    13.428    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.357    
    RAMB36_X1Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.228    13.585    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.585    
                         arrival time                          13.270    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.290ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.497ns  (logic 0.351ns (6.386%)  route 5.146ns (93.614%))
  Logic Levels:           0  
  Clock Path Skew:        5.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 13.422 - 5.000 ) 
    Source Clock Delay      (SCD):    2.893ns = ( 7.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.443     7.893    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.351     8.244 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]/Q
                         net (fo=64, routed)          5.146    13.390    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.554    13.422    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.351    
    RAMB36_X1Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.330    13.681    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.681    
                         arrival time                          13.390    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.284ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.474ns  (logic 0.323ns (5.901%)  route 5.151ns (94.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.445ns = ( 13.445 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.393     7.843    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y175        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.323     8.166 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[2]/Q
                         net (fo=64, routed)          5.151    13.317    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y30         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.577    13.445    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.374    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.228    13.602    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t13_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.602    
                         arrival time                          13.317    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.526ns  (logic 0.351ns (6.351%)  route 5.175ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 13.422 - 5.000 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 7.890 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.440     7.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y170        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y170        FDCE (Prop_fdce_C_Q)         0.351     8.241 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[10]/Q
                         net (fo=64, routed)          5.175    13.417    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.554    13.422    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.351    
    RAMB36_X1Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.330    13.681    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.681    
                         arrival time                          13.417    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.158ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.530ns  (logic 0.323ns (5.841%)  route 5.207ns (94.159%))
  Logic Levels:           0  
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 13.422 - 5.000 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 7.890 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.440     7.890    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X74Y170        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDCE (Prop_fdce_C_Q)         0.323     8.213 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/Q
                         net (fo=64, routed)          5.207    13.421    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.554    13.422    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.351    
    RAMB36_X1Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.228    13.579    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.579    
                         arrival time                          13.421    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.532ns  (logic 0.323ns (5.839%)  route 5.209ns (94.161%))
  Logic Levels:           0  
  Clock Path Skew:        5.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 13.422 - 5.000 ) 
    Source Clock Delay      (SCD):    2.893ns = ( 7.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.443     7.893    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.323     8.216 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/Q
                         net (fo=64, routed)          5.209    13.425    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.554    13.422    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.351    
    RAMB36_X1Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.226    13.577    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t35_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.577    
                         arrival time                          13.425    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.108ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.425ns  (logic 0.323ns (5.954%)  route 5.102ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        5.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 13.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.893ns = ( 7.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.443     7.893    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.323     8.216 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/Q
                         net (fo=64, routed)          5.102    13.318    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.402    13.270    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.199    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.228    13.427    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t62_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.427    
                         arrival time                          13.318    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.104ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t20_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.498ns  (logic 0.323ns (5.875%)  route 5.175ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        5.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 13.339 - 5.000 ) 
    Source Clock Delay      (SCD):    2.893ns = ( 7.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.443     7.893    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X76Y167        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDCE (Prop_fdce_C_Q)         0.323     8.216 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]/Q
                         net (fo=64, routed)          5.175    13.392    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t20_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y28         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t20_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.471    13.339    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t20_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t20_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.268    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.228    13.496    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t20_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.496    
                         arrival time                          13.392    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_main_100meg fall@5.000ns)
  Data Path Delay:        5.596ns  (logic 0.351ns (6.273%)  route 5.245ns (93.727%))
  Logic Levels:           0  
  Clock Path Skew:        5.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.283ns = ( 13.283 - 5.000 ) 
    Source Clock Delay      (SCD):    2.854ns = ( 7.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.404     7.854    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y163        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y163        FDCE (Prop_fdce_C_Q)         0.351     8.205 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[0]/Q
                         net (fo=64, routed)          5.245    13.450    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     6.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     8.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348     8.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    11.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    11.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    11.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.415    13.283    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071    13.212    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.330    13.542    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t29_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.542    
                         arrival time                          13.450    
  -------------------------------------------------------------------
                         slack                                 -0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_serial_40meg
  To Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]

Setup :           79  Failing Endpoints,  Worst Slack       -1.156ns,  Total Violation      -20.860ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.123ns,  Total Violation       -0.213ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.156ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 0.786ns (8.022%)  route 9.012ns (91.978%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.493ns = ( 12.493 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379     3.461 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.984     4.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.119     4.564 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.877    11.441    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.288    11.729 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.150    12.880    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.442    12.493    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.493    
                         clock uncertainty           -0.205    12.289    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    11.724    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                 -1.156    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.694ns  (logic 0.765ns (7.891%)  route 8.929ns (92.109%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 12.435 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.379     3.461 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.984     4.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.119     4.564 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.378    11.942    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X81Y53         LUT4 (Prop_lut4_I2_O)        0.267    12.209 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           0.567    12.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    12.435    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.435    
                         clock uncertainty           -0.205    12.231    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.844    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.484ns (5.077%)  route 9.049ns (94.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.505ns = ( 12.505 - 5.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559     3.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379     3.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     4.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105     4.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.846    12.614    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.454    12.505    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.505    
                         clock uncertainty           -0.205    12.301    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    11.811    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.811    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.588ns (6.294%)  route 8.754ns (93.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.423ns = ( 12.423 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348     3.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006     4.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240     4.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    12.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.371    12.423    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    12.423    
                         clock uncertainty           -0.205    12.219    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.729    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.588ns (6.294%)  route 8.754ns (93.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.427ns = ( 12.427 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348     3.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006     4.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240     4.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.748    12.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.375    12.427    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    12.427    
                         clock uncertainty           -0.205    12.223    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.733    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 0.611ns (6.662%)  route 8.560ns (93.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 12.435 - 5.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558     3.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.348     3.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.372     4.800    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I2_O)        0.263     5.063 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          7.188    12.251    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.383    12.435    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.435    
                         clock uncertainty           -0.205    12.231    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.660    11.571    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.611ns (6.753%)  route 8.437ns (93.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.353ns = ( 12.353 - 5.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558     3.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDCE (Prop_fdce_C_Q)         0.348     3.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.372     4.800    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I2_O)        0.263     5.063 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          7.065    12.128    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    12.353    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    12.353    
                         clock uncertainty           -0.205    12.149    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.660    11.489    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.484ns (5.277%)  route 8.688ns (94.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.353ns = ( 12.353 - 5.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559     3.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379     3.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     4.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105     4.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.485    12.252    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    12.353    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    12.353    
                         clock uncertainty           -0.205    12.149    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.490    11.659    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.568ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 0.484ns (5.208%)  route 8.810ns (94.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.501ns = ( 12.501 - 5.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.559     3.081    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.379     3.460 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     4.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[1]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.105     4.768 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          7.607    12.375    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.450    12.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.501    
                         clock uncertainty           -0.205    12.297    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    11.807    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                 -0.568    

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@5.000ns - clk_serial_40meg rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 0.588ns (6.437%)  route 8.546ns (93.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.353ns = ( 12.353 - 5.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.560     3.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.348     3.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.006     4.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[8]
    SLICE_X71Y183        LUT3 (Prop_lut3_I2_O)        0.240     4.676 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          7.540    12.216    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                      5.000     5.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.390     7.840    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.279     8.119 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.242    10.361    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.194    10.555 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.420    10.975    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.302    12.353    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    12.353    
                         clock uncertainty           -0.205    12.149    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    11.659    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                 -0.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        5.787ns  (logic 0.388ns (6.704%)  route 5.399ns (93.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 33.270 - 25.000 ) 
    Source Clock Delay      (SCD):    2.894ns = ( 27.894 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304    28.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767    28.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084    29.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.632    33.682    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    28.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    28.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    31.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    31.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    31.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    31.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.402    33.270    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    33.270    
                         clock uncertainty            0.205    33.475    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.330    33.805    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -33.805    
                         arrival time                          33.682    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        6.027ns  (logic 0.388ns (6.438%)  route 5.639ns (93.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns = ( 33.460 - 25.000 ) 
    Source Clock Delay      (SCD):    2.894ns = ( 27.894 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304    28.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767    28.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084    29.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.872    33.921    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    28.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    28.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    31.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    31.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    31.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    31.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.592    33.460    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    33.460    
                         clock uncertainty            0.205    33.664    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.330    33.994    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -33.994    
                         arrival time                          33.921    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.509ns  (logic 0.223ns (6.355%)  route 3.286ns (93.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 29.377 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128    26.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.410    26.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[7]
    SLICE_X73Y181        LUT3 (Prop_lut3_I0_O)        0.095    26.814 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          2.876    29.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906    26.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.160    26.635 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.495    28.129    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124    28.253 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.472    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.501 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.876    29.377    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.377    
                         clock uncertainty            0.205    29.582    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116    29.698    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.698    
                         arrival time                          29.690    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.581ns  (logic 0.224ns (6.255%)  route 3.357ns (93.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 29.446 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128    26.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.620    26.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[6]
    SLICE_X71Y181        LUT3 (Prop_lut3_I0_O)        0.096    27.025 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          2.737    29.762    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906    26.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.160    26.635 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.495    28.129    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124    28.253 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.472    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.501 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.945    29.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    29.446    
                         clock uncertainty            0.205    29.651    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.116    29.767    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -29.767    
                         arrival time                          29.762    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        5.976ns  (logic 0.388ns (6.493%)  route 5.588ns (93.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.340ns = ( 33.340 - 25.000 ) 
    Source Clock Delay      (SCD):    2.894ns = ( 27.894 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.304    28.198 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.767    28.966    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[11]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.084    29.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          4.821    33.870    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    26.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    26.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    28.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    28.377 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          2.702    31.078    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.242    31.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.467    31.787    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    31.868 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         1.472    33.340    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    33.340    
                         clock uncertainty            0.205    33.545    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.330    33.875    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -33.875    
                         arrival time                          33.870    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.621ns  (logic 0.186ns (5.137%)  route 3.435ns (94.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 29.406 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141    26.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539    26.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045    26.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.896    29.802    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y12         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906    26.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.160    26.635 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.495    28.129    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124    28.253 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.472    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.501 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.905    29.406    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.406    
                         clock uncertainty            0.205    29.611    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    29.794    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.794    
                         arrival time                          29.802    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.555ns  (logic 0.185ns (5.205%)  route 3.370ns (94.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 29.383 - 25.000 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 26.182 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661    26.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_fdce_C_Q)         0.141    26.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.426    26.749    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_rx_data[14]
    SLICE_X72Y184        LUT3 (Prop_lut3_I2_O)        0.044    26.793 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          2.943    29.737    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906    26.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.160    26.635 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.495    28.129    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124    28.253 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.472    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.501 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.882    29.383    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.383    
                         clock uncertainty            0.205    29.588    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.121    29.709    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.709    
                         arrival time                          29.737    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.617ns  (logic 0.186ns (5.142%)  route 3.431ns (94.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 29.383 - 25.000 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 26.182 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.661    26.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y183        FDCE (Prop_fdce_C_Q)         0.141    26.323 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/Q
                         net (fo=2, routed)           0.744    27.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[12]
    SLICE_X70Y183        LUT3 (Prop_lut3_I0_O)        0.045    27.112 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_4/O
                         net (fo=31, routed)          2.687    29.799    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906    26.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.160    26.635 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.495    28.129    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124    28.253 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.472    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.501 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.882    29.383    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.383    
                         clock uncertainty            0.205    29.588    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    29.771    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.771    
                         arrival time                          29.799    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.611ns  (logic 0.186ns (5.150%)  route 3.425ns (94.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 29.376 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.141    26.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.539    26.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[0]
    SLICE_X72Y179        LUT3 (Prop_lut3_I0_O)        0.045    26.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          2.886    29.792    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906    26.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.160    26.635 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.495    28.129    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124    28.253 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.472    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.501 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.875    29.376    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    29.376    
                         clock uncertainty            0.205    29.581    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    29.764    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -29.764    
                         arrival time                          29.792    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns - clk_serial_40meg rise@25.000ns)
  Data Path Delay:        3.575ns  (logic 0.223ns (6.238%)  route 3.352ns (93.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 29.402 - 25.000 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 26.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.660    26.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_fdce_C_Q)         0.128    26.309 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.410    26.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_rx_data[7]
    SLICE_X73Y181        LUT3 (Prop_lut3_I0_O)        0.095    26.814 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          2.942    29.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.906    26.475    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.160    26.635 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.495    28.129    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124    28.253 r  msys_i/serial_adc_pwm_top_0/U0/fsm/t1_lut_i_1/O
                         net (fo=1, routed)           0.219    28.472    msys_i/serial_adc_pwm_top_0/U0/fsm/clka
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    28.501 r  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst/O
                         net (fo=192, routed)         0.901    29.402    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    29.402    
                         clock uncertainty            0.205    29.607    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.116    29.723    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -29.723    
                         arrival time                          29.756    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_100meg
  To Clock:  clk_serial_40meg

Setup :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        3.042ns  (logic 0.659ns (21.661%)  route 2.383ns (78.339%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 23.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.516    23.038    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.433    23.471 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           1.292    24.763    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X72Y179        LUT3 (Prop_lut3_I2_O)        0.105    24.868 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.690    25.558    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X72Y180        LUT4 (Prop_lut4_I0_O)        0.121    25.679 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.401    26.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[0]
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X78Y180        FDCE (Setup_fdce_C_D)       -0.178    27.510    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.510    
                         arrival time                         -26.080    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.887ns  (logic 0.643ns (22.273%)  route 2.244ns (77.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 23.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.516    23.038    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.433    23.471 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           1.412    24.883    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X72Y181        LUT6 (Prop_lut6_I0_O)        0.105    24.988 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[13]_i_2/O
                         net (fo=1, routed)           0.832    25.820    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[13]
    SLICE_X72Y181        LUT5 (Prop_lut5_I4_O)        0.105    25.925 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    25.925    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.032    27.720    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.720    
                         arrival time                         -25.925    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.768ns  (logic 0.643ns (23.233%)  route 2.125ns (76.767%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 23.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.516    23.038    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.433    23.471 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           1.292    24.763    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X72Y179        LUT3 (Prop_lut3_I2_O)        0.105    24.868 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.832    25.700    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.105    25.805 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.805    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.805    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.784ns  (logic 0.659ns (23.675%)  route 2.125ns (76.325%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 23.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.516    23.038    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.433    23.471 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           1.292    24.763    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X72Y179        LUT3 (Prop_lut3_I2_O)        0.105    24.868 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.832    25.700    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.121    25.821 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    25.821    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -25.821    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.758ns  (logic 0.599ns (21.718%)  route 2.159ns (78.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 23.039 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.517    23.039    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X69Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y182        FDRE (Prop_fdre_C_Q)         0.379    23.418 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=9, routed)           1.443    24.860    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[8]
    SLICE_X72Y180        LUT6 (Prop_lut6_I4_O)        0.105    24.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.716    25.682    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[9]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.115    25.797 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    25.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -25.797    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.719ns  (logic 0.589ns (21.666%)  route 2.130ns (78.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 23.039 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.517    23.039    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X69Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y182        FDRE (Prop_fdre_C_Q)         0.379    23.418 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=9, routed)           1.281    24.698    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[8]
    SLICE_X72Y181        LUT6 (Prop_lut6_I0_O)        0.105    24.803 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[12]_i_2/O
                         net (fo=1, routed)           0.849    25.652    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[12]
    SLICE_X72Y181        LUT5 (Prop_lut5_I3_O)        0.105    25.757 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    25.757    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.030    27.718    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.718    
                         arrival time                         -25.757    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.709ns  (logic 0.769ns (28.385%)  route 1.940ns (71.615%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 23.039 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.517    23.039    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X69Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y182        FDRE (Prop_fdre_C_Q)         0.379    23.418 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=9, routed)           1.325    24.743    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[4]
    SLICE_X72Y181        LUT4 (Prop_lut4_I0_O)        0.115    24.858 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2/O
                         net (fo=1, routed)           0.615    25.473    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I0_O)        0.275    25.748 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    25.748    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.748    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.647ns  (logic 0.643ns (24.295%)  route 2.004ns (75.705%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 23.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.516    23.038    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.433    23.471 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           1.292    24.763    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X72Y179        LUT3 (Prop_lut3_I2_O)        0.105    24.868 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.711    25.579    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X73Y180        LUT4 (Prop_lut4_I3_O)        0.105    25.684 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    25.684    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.684    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.616ns  (logic 0.643ns (24.577%)  route 1.973ns (75.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 23.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.516    23.038    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.433    23.471 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           1.292    24.763    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X72Y179        LUT3 (Prop_lut3_I2_O)        0.105    24.868 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.681    25.549    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/slv_reg65_reg[4]
    SLICE_X72Y180        LUT6 (Prop_lut6_I0_O)        0.105    25.654 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.654    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.030    27.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.717    
                         arrival time                         -25.654    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.467ns  (logic 0.643ns (26.060%)  route 1.824ns (73.940%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 23.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.516    23.038    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.433    23.471 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           1.292    24.763    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X72Y179        LUT3 (Prop_lut3_I2_O)        0.105    24.868 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.532    25.400    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/slv_reg65_reg[4]
    SLICE_X73Y180        LUT6 (Prop_lut6_I0_O)        0.105    25.505 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.505    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.030    27.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.717    
                         arrival time                         -25.505    
  -------------------------------------------------------------------
                         slack                                  2.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.548%)  route 0.523ns (71.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.639     1.160    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.164     1.324 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/Q
                         net (fo=3, routed)           0.523     1.847    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[7]
    SLICE_X73Y180        LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.205     1.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.091     1.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.960%)  route 0.596ns (74.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.639     1.160    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X70Y181        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.164     1.324 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           0.596     1.920    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[3]
    SLICE_X72Y180        LUT6 (Prop_lut6_I4_O)        0.045     1.965 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.965    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.205     1.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.092     1.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.419%)  route 0.644ns (77.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.640     1.161    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X69Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y182        FDRE (Prop_fdre_C_Q)         0.141     1.302 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=9, routed)           0.644     1.946    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[8]
    SLICE_X72Y180        LUT6 (Prop_lut6_I4_O)        0.045     1.991 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.991    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.205     1.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.091     1.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.108%)  route 0.655ns (77.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.640     1.161    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X69Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y182        FDRE (Prop_fdre_C_Q)         0.141     1.302 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=9, routed)           0.655     1.957    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[4]
    SLICE_X72Y181        LUT5 (Prop_lut5_I3_O)        0.045     2.002 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.002    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.205     1.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.092     1.798    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.231ns (24.434%)  route 0.714ns (75.566%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.638     1.159    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141     1.300 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/Q
                         net (fo=5, routed)           0.422     1.722    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[3]
    SLICE_X72Y179        LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.292     2.059    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X73Y180        LUT5 (Prop_lut5_I0_O)        0.045     2.104 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.205     1.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107     1.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.231ns (24.434%)  route 0.714ns (75.566%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.638     1.159    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141     1.300 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/Q
                         net (fo=5, routed)           0.422     1.722    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[3]
    SLICE_X72Y179        LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.292     2.059    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X73Y180        LUT4 (Prop_lut4_I3_O)        0.045     2.104 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.205     1.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092     1.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.085%)  route 0.789ns (80.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.638     1.159    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141     1.300 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/Q
                         net (fo=5, routed)           0.789     2.089    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[1]
    SLICE_X72Y181        LUT5 (Prop_lut5_I2_O)        0.045     2.134 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.134    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.205     1.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.091     1.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.230ns (22.387%)  route 0.797ns (77.613%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.638     1.159    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141     1.300 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/Q
                         net (fo=5, routed)           0.422     1.722    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[3]
    SLICE_X72Y179        LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.375     2.142    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.044     2.186 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.186    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.205     1.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107     1.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.231ns (22.463%)  route 0.797ns (77.537%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.638     1.159    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141     1.300 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/Q
                         net (fo=5, routed)           0.422     1.722    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[3]
    SLICE_X72Y179        LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.375     2.142    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.045     2.187 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.205     1.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092     1.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.230ns (19.962%)  route 0.922ns (80.038%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.638     1.159    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141     1.300 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/Q
                         net (fo=5, routed)           0.422     1.722    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[3]
    SLICE_X72Y179        LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=7, routed)           0.308     2.075    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[8]
    SLICE_X72Y180        LUT4 (Prop_lut4_I0_O)        0.044     2.119 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.192     2.311    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[0]
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.205     1.706    
    SLICE_X78Y180        FDCE (Hold_fdce_C_D)        -0.006     1.700    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]
  To Clock:  clk_serial_40meg

Setup :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        3.373ns  (logic 0.506ns (15.003%)  route 2.867ns (84.997%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.105    24.902 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.870    25.772    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y181        LUT4 (Prop_lut4_I1_O)        0.126    25.898 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2/O
                         net (fo=1, routed)           0.615    26.512    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I0_O)        0.275    26.787 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    26.787    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -26.787    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        3.226ns  (logic 0.494ns (15.312%)  route 2.732ns (84.688%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.121    24.918 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.502    25.419    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[0]
    SLICE_X72Y181        LUT6 (Prop_lut6_I2_O)        0.268    25.687 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[12]_i_2/O
                         net (fo=1, routed)           0.849    26.536    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[12]
    SLICE_X72Y181        LUT5 (Prop_lut5_I3_O)        0.105    26.641 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    26.641    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.030    27.718    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.718    
                         arrival time                         -26.641    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        3.214ns  (logic 0.494ns (15.371%)  route 2.720ns (84.629%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.121    24.918 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.506    25.424    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[0]
    SLICE_X72Y181        LUT6 (Prop_lut6_I3_O)        0.268    25.692 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[13]_i_2/O
                         net (fo=1, routed)           0.832    26.524    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[13]
    SLICE_X72Y181        LUT5 (Prop_lut5_I4_O)        0.105    26.629 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    26.629    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.032    27.720    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.720    
                         arrival time                         -26.629    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        2.951ns  (logic 0.402ns (13.622%)  route 2.549ns (86.378%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.121    24.918 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.766    25.684    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X72Y180        LUT4 (Prop_lut4_I2_O)        0.281    25.965 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.401    26.366    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[0]
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X78Y180        FDCE (Setup_fdce_C_D)       -0.178    27.510    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.510    
                         arrival time                         -26.366    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        3.115ns  (logic 0.325ns (10.433%)  route 2.790ns (89.567%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.105    24.902 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.692    25.594    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[2]
    SLICE_X72Y180        LUT6 (Prop_lut6_I3_O)        0.105    25.699 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.716    26.415    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[9]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.115    26.530 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.530    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -26.530    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        2.561ns  (logic 0.210ns (8.199%)  route 2.351ns (91.801%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.105    24.902 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.970    25.871    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[2]
    SLICE_X72Y180        LUT6 (Prop_lut6_I1_O)        0.105    25.976 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.976    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.030    27.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.717    
                         arrival time                         -25.976    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        2.554ns  (logic 0.210ns (8.224%)  route 2.344ns (91.776%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.105    24.902 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.962    25.863    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT4 (Prop_lut4_I0_O)        0.105    25.968 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    25.968    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.968    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        2.476ns  (logic 0.389ns (15.711%)  route 2.087ns (84.289%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.121    24.918 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.705    25.623    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[0]
    SLICE_X73Y180        LUT6 (Prop_lut6_I3_O)        0.268    25.891 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.030    27.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.717    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        2.389ns  (logic 0.389ns (16.282%)  route 2.000ns (83.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.121    24.918 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.618    25.536    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X73Y180        LUT5 (Prop_lut5_I3_O)        0.268    25.804 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.804    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.804    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise@20.000ns)
  Data Path Delay:        2.411ns  (logic 0.411ns (17.046%)  route 2.000ns (82.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          1.382    24.797    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.121    24.918 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.618    25.536    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X73Y180        LUT5 (Prop_lut5_I2_O)        0.290    25.826 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    25.826    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -25.826    
  -------------------------------------------------------------------
                         slack                                  1.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        0.842ns  (logic 0.045ns (5.345%)  route 0.797ns (94.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 26.503 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.797    27.096    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X78Y181        LUT6 (Prop_lut6_I2_O)        0.045    27.141 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sda_reg_clr_buff_i_1/O
                         net (fo=1, routed)           0.000    27.141    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_1
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934    26.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                         clock pessimism              0.000    26.503    
                         clock uncertainty            0.205    26.707    
    SLICE_X78Y181        FDCE (Hold_fdce_C_D)         0.121    26.828    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg
  -------------------------------------------------------------------
                         required time                        -26.828    
                         arrival time                          27.141    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        0.913ns  (logic 0.155ns (16.969%)  route 0.758ns (83.031%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.515    26.814    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.043    26.857 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.243    27.100    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X72Y181        LUT5 (Prop_lut5_I0_O)        0.112    27.212 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    27.212    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.092    26.798    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        -26.798    
                         arrival time                          27.212    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        0.928ns  (logic 0.155ns (16.705%)  route 0.773ns (83.295%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.515    26.814    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.043    26.857 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.258    27.115    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y180        LUT6 (Prop_lut6_I2_O)        0.112    27.227 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    27.227    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.091    26.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -26.796    
                         arrival time                          27.227    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        0.938ns  (logic 0.155ns (16.529%)  route 0.783ns (83.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.515    26.814    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.043    26.857 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.268    27.125    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X72Y181        LUT5 (Prop_lut5_I0_O)        0.112    27.237 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    27.237    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.091    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.237    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        0.964ns  (logic 0.159ns (16.497%)  route 0.805ns (83.503%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.515    26.814    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.043    26.857 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.290    27.147    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT5 (Prop_lut5_I2_O)        0.116    27.263 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    27.263    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107    26.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -26.812    
                         arrival time                          27.263    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        0.960ns  (logic 0.155ns (16.149%)  route 0.805ns (83.851%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.515    26.814    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.043    26.857 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.290    27.147    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT4 (Prop_lut4_I2_O)        0.112    27.259 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    27.259    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.259    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        0.959ns  (logic 0.155ns (16.166%)  route 0.804ns (83.834%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.515    26.814    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.043    26.857 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.289    27.146    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X73Y180        LUT6 (Prop_lut6_I2_O)        0.112    27.258 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    27.258    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y180        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.091    26.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -26.796    
                         arrival time                          27.258    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        1.073ns  (logic 0.135ns (12.578%)  route 0.938ns (87.422%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.515    26.814    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.045    26.859 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_buffer_reg_i_2/O
                         net (fo=1, routed)           0.233    27.092    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/adc_en
    SLICE_X80Y181        LUT5 (Prop_lut5_I0_O)        0.045    27.137 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_LUT5/O
                         net (fo=1, routed)           0.191    27.327    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_net
    SLICE_X80Y180        LUT5 (Prop_lut5_I4_O)        0.045    27.372 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_LUT5_1/O
                         net (fo=1, routed)           0.000    27.372    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_0
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X80Y180        FDCE (Hold_fdce_C_D)         0.121    26.827    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg
  -------------------------------------------------------------------
                         required time                        -26.827    
                         arrival time                          27.372    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        1.045ns  (logic 0.135ns (12.922%)  route 0.910ns (87.078%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.665    26.964    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.045    27.009 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.189    27.198    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y180        LUT3 (Prop_lut3_I0_O)        0.045    27.243 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_4/O
                         net (fo=1, routed)           0.056    27.299    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_4_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I5_O)        0.045    27.344 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    27.344    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.344    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall@25.000ns)
  Data Path Delay:        1.063ns  (logic 0.153ns (14.400%)  route 0.910ns (85.600%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=62, routed)          0.515    26.814    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.043    26.857 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.395    27.252    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT5 (Prop_lut5_I1_O)        0.110    27.362 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    27.362    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107    26.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        -26.812    
                         arrival time                          27.362    
  -------------------------------------------------------------------
                         slack                                  0.549    





---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
  To Clock:  clk_serial_40meg

Setup :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        3.098ns  (logic 0.506ns (16.331%)  route 2.592ns (83.669%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.105    24.627 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.870    25.497    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y181        LUT4 (Prop_lut4_I1_O)        0.126    25.623 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2/O
                         net (fo=1, routed)           0.615    26.238    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I0_O)        0.275    26.513 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    26.513    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -26.513    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.958ns  (logic 0.500ns (16.903%)  route 2.458ns (83.097%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.127    24.649 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.502    25.151    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[0]
    SLICE_X72Y181        LUT6 (Prop_lut6_I2_O)        0.268    25.419 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[12]_i_2/O
                         net (fo=1, routed)           0.849    26.268    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[12]
    SLICE_X72Y181        LUT5 (Prop_lut5_I3_O)        0.105    26.373 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    26.373    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.030    27.718    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.718    
                         arrival time                         -26.373    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.946ns  (logic 0.500ns (16.975%)  route 2.446ns (83.025%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.127    24.649 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.506    25.156    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[0]
    SLICE_X72Y181        LUT6 (Prop_lut6_I3_O)        0.268    25.424 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[13]_i_2/O
                         net (fo=1, routed)           0.832    26.255    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[13]
    SLICE_X72Y181        LUT5 (Prop_lut5_I4_O)        0.105    26.360 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    26.360    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.032    27.720    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.720    
                         arrival time                         -26.360    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.683ns  (logic 0.408ns (15.207%)  route 2.275ns (84.793%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.127    24.649 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.766    25.416    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X72Y180        LUT4 (Prop_lut4_I2_O)        0.281    25.697 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.401    26.098    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[0]
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X78Y180        FDCE (Setup_fdce_C_D)       -0.178    27.510    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.510    
                         arrival time                         -26.098    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.841ns  (logic 0.325ns (11.440%)  route 2.516ns (88.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.105    24.627 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.692    25.319    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[2]
    SLICE_X72Y180        LUT6 (Prop_lut6_I3_O)        0.105    25.424 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.716    26.141    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[9]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.115    26.256 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.256    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -26.256    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.287ns  (logic 0.210ns (9.181%)  route 2.077ns (90.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.105    24.627 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.970    25.597    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[2]
    SLICE_X72Y180        LUT6 (Prop_lut6_I1_O)        0.105    25.702 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.702    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.030    27.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.717    
                         arrival time                         -25.702    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.279ns  (logic 0.210ns (9.213%)  route 2.069ns (90.787%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.105    24.627 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.962    25.589    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT4 (Prop_lut4_I0_O)        0.105    25.694 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    25.694    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.694    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.208ns  (logic 0.395ns (17.892%)  route 1.813ns (82.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.127    24.649 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.705    25.355    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[0]
    SLICE_X73Y180        LUT6 (Prop_lut6_I3_O)        0.268    25.623 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.623    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.030    27.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.717    
                         arrival time                         -25.623    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.169ns  (logic 0.315ns (14.520%)  route 1.854ns (85.480%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.885    24.300    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.105    24.405 f  msys_i/serial_adc_pwm_top_0/U0/fsm/en_buffer_reg_i_2/O
                         net (fo=1, routed)           0.504    24.908    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/adc_en
    SLICE_X80Y181        LUT5 (Prop_lut5_I0_O)        0.105    25.013 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_LUT5/O
                         net (fo=1, routed)           0.466    25.479    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_net
    SLICE_X80Y180        LUT5 (Prop_lut5_I4_O)        0.105    25.584 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_LUT5_1/O
                         net (fo=1, routed)           0.000    25.584    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_0
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X80Y180        FDCE (Setup_fdce_C_D)        0.076    27.764    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg
  -------------------------------------------------------------------
                         required time                         27.764    
                         arrival time                         -25.584    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise@20.000ns)
  Data Path Delay:        2.121ns  (logic 0.395ns (18.624%)  route 1.726ns (81.376%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 23.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514    23.036    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.379    23.415 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          1.108    24.522    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.127    24.649 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.618    25.268    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X73Y180        LUT5 (Prop_lut5_I3_O)        0.268    25.536 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.536    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.536    
  -------------------------------------------------------------------
                         slack                                  2.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.835ns  (logic 0.090ns (10.783%)  route 0.745ns (89.217%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.559    26.858    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.045    26.903 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.186    27.089    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y181        LUT5 (Prop_lut5_I1_O)        0.045    27.134 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    27.134    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.091    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.134    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.886ns  (logic 0.045ns (5.079%)  route 0.841ns (94.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 26.503 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.841    27.140    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X78Y181        LUT6 (Prop_lut6_I3_O)        0.045    27.185 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sda_reg_clr_buff_i_1/O
                         net (fo=1, routed)           0.000    27.185    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_1
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934    26.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                         clock pessimism              0.000    26.503    
                         clock uncertainty            0.205    26.707    
    SLICE_X78Y181        FDCE (Hold_fdce_C_D)         0.121    26.828    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg
  -------------------------------------------------------------------
                         required time                        -26.828    
                         arrival time                          27.185    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.872ns  (logic 0.161ns (18.453%)  route 0.711ns (81.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.468    26.767    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.049    26.816 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.243    27.059    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X72Y181        LUT5 (Prop_lut5_I0_O)        0.112    27.171 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    27.171    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.092    26.798    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        -26.798    
                         arrival time                          27.171    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.887ns  (logic 0.161ns (18.153%)  route 0.726ns (81.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.468    26.767    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.049    26.816 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.258    27.074    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y180        LUT6 (Prop_lut6_I2_O)        0.112    27.186 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    27.186    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.091    26.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -26.796    
                         arrival time                          27.186    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.923ns  (logic 0.165ns (17.879%)  route 0.758ns (82.121%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.468    26.767    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.049    26.816 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.290    27.106    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT5 (Prop_lut5_I2_O)        0.116    27.222 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    27.222    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107    26.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -26.812    
                         arrival time                          27.222    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.919ns  (logic 0.161ns (17.521%)  route 0.758ns (82.479%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.468    26.767    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.049    26.816 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.290    27.106    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT4 (Prop_lut4_I2_O)        0.112    27.218 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    27.218    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.218    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.918ns  (logic 0.161ns (17.540%)  route 0.757ns (82.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.468    26.767    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.049    26.816 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.289    27.105    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X73Y180        LUT6 (Prop_lut6_I2_O)        0.112    27.217 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    27.217    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.091    26.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -26.796    
                         arrival time                          27.217    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.939ns  (logic 0.135ns (14.384%)  route 0.804ns (85.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.559    26.858    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.045    26.903 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.189    27.092    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y180        LUT3 (Prop_lut3_I0_O)        0.045    27.137 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_4/O
                         net (fo=1, routed)           0.056    27.193    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_4_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I5_O)        0.045    27.238 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    27.238    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.238    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.976ns  (logic 0.096ns (9.832%)  route 0.880ns (90.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.559    26.858    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.045    26.903 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.322    27.224    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT5 (Prop_lut5_I3_O)        0.051    27.275 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    27.275    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107    26.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        -26.812    
                         arrival time                          27.275    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall@25.000ns)
  Data Path Delay:        0.970ns  (logic 0.090ns (9.275%)  route 0.880ns (90.725%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=60, routed)          0.559    26.858    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.045    26.903 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.322    27.224    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT5 (Prop_lut5_I1_O)        0.045    27.269 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    27.269    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.269    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]
  To Clock:  clk_serial_40meg

Setup :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        3.040ns  (logic 0.506ns (16.647%)  route 2.534ns (83.353%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.049    24.463    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.105    24.568 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.870    25.437    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y181        LUT4 (Prop_lut4_I1_O)        0.126    25.563 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2/O
                         net (fo=1, routed)           0.615    26.178    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I0_O)        0.275    26.453 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    26.453    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -26.453    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.987ns  (logic 0.515ns (17.239%)  route 2.472ns (82.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.120    24.534    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.125    24.659 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.636    25.295    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y180        LUT6 (Prop_lut6_I1_O)        0.275    25.570 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.716    26.286    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[9]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.115    26.401 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.401    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -26.401    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.918ns  (logic 0.505ns (17.308%)  route 2.413ns (82.692%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.120    24.534    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.125    24.659 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.444    25.103    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y181        LUT6 (Prop_lut6_I1_O)        0.275    25.378 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[12]_i_2/O
                         net (fo=1, routed)           0.849    26.227    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[12]
    SLICE_X72Y181        LUT5 (Prop_lut5_I3_O)        0.105    26.332 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    26.332    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.030    27.718    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.718    
                         arrival time                         -26.332    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.897ns  (logic 0.505ns (17.433%)  route 2.392ns (82.567%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.120    24.534    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.125    24.659 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.440    25.099    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y181        LUT6 (Prop_lut6_I2_O)        0.275    25.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[13]_i_2/O
                         net (fo=1, routed)           0.832    26.206    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[13]
    SLICE_X72Y181        LUT5 (Prop_lut5_I4_O)        0.105    26.311 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    26.311    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.032    27.720    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.720    
                         arrival time                         -26.311    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.607ns  (logic 0.391ns (14.997%)  route 2.216ns (85.003%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.049    24.463    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.110    24.573 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.766    25.339    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X72Y180        LUT4 (Prop_lut4_I2_O)        0.281    25.620 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.401    26.021    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[0]
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X78Y180        FDCE (Setup_fdce_C_D)       -0.178    27.510    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.510    
                         arrival time                         -26.021    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.405ns  (logic 0.315ns (13.099%)  route 2.090ns (86.901%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.120    24.534    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.105    24.639 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_buffer_reg_i_2/O
                         net (fo=1, routed)           0.504    25.143    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/adc_en
    SLICE_X80Y181        LUT5 (Prop_lut5_I0_O)        0.105    25.248 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_LUT5/O
                         net (fo=1, routed)           0.466    25.714    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_net
    SLICE_X80Y180        LUT5 (Prop_lut5_I4_O)        0.105    25.819 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_LUT5_1/O
                         net (fo=1, routed)           0.000    25.819    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_0
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X80Y180        FDCE (Setup_fdce_C_D)        0.076    27.764    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg
  -------------------------------------------------------------------
                         required time                         27.764    
                         arrival time                         -25.819    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.352ns  (logic 0.400ns (17.007%)  route 1.952ns (82.993%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.120    24.534    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.125    24.659 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.832    25.491    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT5 (Prop_lut5_I2_O)        0.275    25.766 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.766    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.766    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.365ns  (logic 0.413ns (17.463%)  route 1.952ns (82.537%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.120    24.534    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.125    24.659 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.832    25.491    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT5 (Prop_lut5_I1_O)        0.288    25.779 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    25.779    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -25.779    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.228ns  (logic 0.210ns (9.424%)  route 2.018ns (90.576%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.049    24.463    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.105    24.568 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.970    25.537    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[2]
    SLICE_X72Y180        LUT6 (Prop_lut6_I1_O)        0.105    25.642 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.642    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.030    27.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.717    
                         arrival time                         -25.642    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise@20.000ns)
  Data Path Delay:        2.221ns  (logic 0.210ns (9.457%)  route 2.011ns (90.543%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 23.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.513    23.035    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.379    23.414 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.049    24.463    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.105    24.568 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.962    25.529    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT4 (Prop_lut4_I0_O)        0.105    25.634 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    25.634    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.634    
  -------------------------------------------------------------------
                         slack                                  2.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.847ns  (logic 0.090ns (10.628%)  route 0.757ns (89.372%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.571    26.870    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.045    26.915 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.186    27.101    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y181        LUT5 (Prop_lut5_I1_O)        0.045    27.146 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    27.146    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.091    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.146    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.916ns  (logic 0.161ns (17.567%)  route 0.755ns (82.433%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.571    26.870    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.051    26.921 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.185    27.105    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X72Y181        LUT5 (Prop_lut5_I1_O)        0.110    27.215 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    27.215    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.092    26.798    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        -26.798    
                         arrival time                          27.215    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.951ns  (logic 0.135ns (14.200%)  route 0.816ns (85.800%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.571    26.870    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.045    26.915 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.189    27.104    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y180        LUT3 (Prop_lut3_I0_O)        0.045    27.149 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_4/O
                         net (fo=1, routed)           0.056    27.205    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_4_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I5_O)        0.045    27.250 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    27.250    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.250    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.966ns  (logic 0.159ns (16.451%)  route 0.807ns (83.549%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.571    26.870    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.051    26.921 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.237    27.157    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X73Y180        LUT5 (Prop_lut5_I3_O)        0.108    27.265 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    27.265    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107    26.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -26.812    
                         arrival time                          27.265    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.952ns  (logic 0.090ns (9.458%)  route 0.862ns (90.542%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.571    26.870    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.045    26.915 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.291    27.206    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[2]
    SLICE_X73Y180        LUT6 (Prop_lut6_I1_O)        0.045    27.251 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    27.251    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.091    26.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -26.796    
                         arrival time                          27.251    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.968ns  (logic 0.161ns (16.624%)  route 0.807ns (83.376%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.571    26.870    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I0_O)        0.051    26.921 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.237    27.157    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X73Y180        LUT4 (Prop_lut4_I1_O)        0.110    27.267 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    27.267    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.267    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.989ns  (logic 0.096ns (9.711%)  route 0.893ns (90.289%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.571    26.870    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.045    26.915 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.322    27.237    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT5 (Prop_lut5_I3_O)        0.051    27.288 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    27.288    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107    26.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        -26.812    
                         arrival time                          27.288    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.983ns  (logic 0.090ns (9.160%)  route 0.893ns (90.840%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.571    26.870    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.045    26.915 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.322    27.237    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT5 (Prop_lut5_I1_O)        0.045    27.282 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    27.282    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.282    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        0.994ns  (logic 0.155ns (15.589%)  route 0.839ns (84.411%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          0.581    26.880    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X73Y181        LUT4 (Prop_lut4_I1_O)        0.043    26.923 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.258    27.181    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y180        LUT6 (Prop_lut6_I2_O)        0.112    27.293 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    27.293    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.091    26.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -26.796    
                         arrival time                          27.293    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall@25.000ns)
  Data Path Delay:        1.137ns  (logic 0.045ns (3.957%)  route 1.092ns (96.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 26.503 - 25.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 26.299 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.637    26.158    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y179        FDCE (Prop_fdce_C_Q)         0.141    26.299 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=61, routed)          1.092    27.391    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1]
    SLICE_X78Y181        LUT6 (Prop_lut6_I1_O)        0.045    27.436 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sda_reg_clr_buff_i_1/O
                         net (fo=1, routed)           0.000    27.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_1
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934    26.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                         clock pessimism              0.000    26.503    
                         clock uncertainty            0.205    26.707    
    SLICE_X78Y181        FDCE (Hold_fdce_C_D)         0.121    26.828    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg
  -------------------------------------------------------------------
                         required time                        -26.828    
                         arrival time                          27.436    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
From Clock:  msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
  To Clock:  clk_serial_40meg

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.643ns (19.529%)  route 2.650ns (80.471%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.165    24.541    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.242    24.783 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.870    25.653    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y181        LUT4 (Prop_lut4_I1_O)        0.126    25.779 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2/O
                         net (fo=1, routed)           0.615    26.394    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_2_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I0_O)        0.275    26.669 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    26.669    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -26.669    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        3.310ns  (logic 0.646ns (19.514%)  route 2.664ns (80.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.312    24.689    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.256    24.945 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.636    25.581    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y180        LUT6 (Prop_lut6_I1_O)        0.275    25.856 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.716    26.572    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[9]
    SLICE_X73Y180        LUT5 (Prop_lut5_I4_O)        0.115    26.687 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.687    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -26.687    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        3.241ns  (logic 0.636ns (19.624%)  route 2.605ns (80.376%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.312    24.689    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.256    24.945 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.444    25.389    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y181        LUT6 (Prop_lut6_I1_O)        0.275    25.664 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[12]_i_2/O
                         net (fo=1, routed)           0.849    26.513    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[12]
    SLICE_X72Y181        LUT5 (Prop_lut5_I3_O)        0.105    26.618 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    26.618    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.030    27.718    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.718    
                         arrival time                         -26.618    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        3.220ns  (logic 0.636ns (19.752%)  route 2.584ns (80.248%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.312    24.689    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.256    24.945 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.440    25.385    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y181        LUT6 (Prop_lut6_I2_O)        0.275    25.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[13]_i_2/O
                         net (fo=1, routed)           0.832    26.492    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[13]
    SLICE_X72Y181        LUT5 (Prop_lut5_I4_O)        0.105    26.597 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    26.597    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X72Y181        FDCE (Setup_fdce_C_D)        0.032    27.720    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.720    
                         arrival time                         -26.597    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        2.906ns  (logic 0.554ns (19.062%)  route 2.352ns (80.938%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.312    24.689    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.256    24.945 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.639    25.584    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X72Y180        LUT4 (Prop_lut4_I3_O)        0.298    25.882 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.401    26.283    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[0]
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X78Y180        FDCE (Setup_fdce_C_D)       -0.178    27.510    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.510    
                         arrival time                         -26.283    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        2.734ns  (logic 0.452ns (16.534%)  route 2.282ns (83.466%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.312    24.689    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.242    24.931 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_buffer_reg_i_2/O
                         net (fo=1, routed)           0.504    25.435    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/adc_en
    SLICE_X80Y181        LUT5 (Prop_lut5_I0_O)        0.105    25.540 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_LUT5/O
                         net (fo=1, routed)           0.466    26.006    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_net
    SLICE_X80Y180        LUT5 (Prop_lut5_I4_O)        0.105    26.111 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/msys_serial_adc5_LUT5_1/O
                         net (fo=1, routed)           0.000    26.111    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_0
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X80Y180        FDCE (Setup_fdce_C_D)        0.076    27.764    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg
  -------------------------------------------------------------------
                         required time                         27.764    
                         arrival time                         -26.111    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        2.675ns  (logic 0.531ns (19.850%)  route 2.144ns (80.150%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.312    24.689    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.256    24.945 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.832    25.777    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT5 (Prop_lut5_I2_O)        0.275    26.052 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    26.052    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -26.052    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        2.688ns  (logic 0.544ns (20.238%)  route 2.144ns (79.762%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.312    24.689    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.256    24.945 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.832    25.777    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[1]
    SLICE_X73Y180        LUT5 (Prop_lut5_I1_O)        0.288    26.065 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    26.065    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.069    27.756    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -26.065    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        2.481ns  (logic 0.347ns (13.984%)  route 2.134ns (86.016%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.165    24.541    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.242    24.783 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.970    25.753    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[2]
    SLICE_X72Y180        LUT6 (Prop_lut6_I1_O)        0.105    25.858 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.858    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X72Y180        FDCE (Setup_fdce_C_D)        0.030    27.717    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.717    
                         arrival time                         -25.858    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise@20.000ns)
  Data Path Delay:        2.473ns  (logic 0.347ns (14.029%)  route 2.126ns (85.971%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 27.891 - 25.000 ) 
    Source Clock Delay      (SCD):    3.377ns = ( 23.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.348    23.377 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.165    24.541    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.242    24.783 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.962    25.745    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT4 (Prop_lut4_I0_O)        0.105    25.850 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    25.850    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.441    27.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    27.891    
                         clock uncertainty           -0.205    27.687    
    SLICE_X73Y180        FDCE (Setup_fdce_C_D)        0.032    27.719    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.719    
                         arrival time                         -25.850    
  -------------------------------------------------------------------
                         slack                                  1.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        0.897ns  (logic 0.144ns (16.058%)  route 0.753ns (83.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.567    26.849    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.099    26.948 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.186    27.134    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y181        LUT5 (Prop_lut5_I1_O)        0.045    27.179 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    27.179    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.091    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.179    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        0.958ns  (logic 0.207ns (21.598%)  route 0.751ns (78.402%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 26.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.567    26.849    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.097    26.946 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.185    27.130    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X72Y181        LUT5 (Prop_lut5_I1_O)        0.110    27.240 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    27.240    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933    26.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000    26.502    
                         clock uncertainty            0.205    26.706    
    SLICE_X72Y181        FDCE (Hold_fdce_C_D)         0.092    26.798    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        -26.798    
                         arrival time                          27.240    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        1.008ns  (logic 0.205ns (20.329%)  route 0.803ns (79.671%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.567    26.849    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.097    26.946 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.237    27.182    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X73Y180        LUT5 (Prop_lut5_I3_O)        0.108    27.290 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    27.290    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107    26.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -26.812    
                         arrival time                          27.290    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        1.001ns  (logic 0.189ns (18.888%)  route 0.812ns (81.112%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.567    26.849    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.099    26.948 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.189    27.137    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X72Y180        LUT3 (Prop_lut3_I0_O)        0.045    27.182 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_4/O
                         net (fo=1, routed)           0.056    27.238    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_4_n_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I5_O)        0.045    27.283 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    27.283    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.283    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        1.001ns  (logic 0.144ns (14.378%)  route 0.857ns (85.621%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.567    26.849    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.099    26.948 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.291    27.238    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[2]
    SLICE_X73Y180        LUT6 (Prop_lut6_I1_O)        0.045    27.283 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    27.283    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.091    26.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -26.796    
                         arrival time                          27.283    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        1.010ns  (logic 0.207ns (20.486%)  route 0.803ns (79.513%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.567    26.849    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I3_O)        0.097    26.946 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=15, routed)          0.237    27.182    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[0]
    SLICE_X73Y180        LUT4 (Prop_lut4_I1_O)        0.110    27.292 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    27.292    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y180        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.292    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        1.038ns  (logic 0.150ns (14.444%)  route 0.888ns (85.556%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.567    26.849    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.099    26.948 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.322    27.269    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT5 (Prop_lut5_I3_O)        0.051    27.320 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    27.320    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.107    26.812    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        -26.812    
                         arrival time                          27.320    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        1.032ns  (logic 0.144ns (13.947%)  route 0.888ns (86.053%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.567    26.849    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.099    26.948 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_2/O
                         net (fo=15, routed)          0.322    27.269    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_sel[2]
    SLICE_X73Y180        LUT5 (Prop_lut5_I1_O)        0.045    27.314 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    27.314    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X73Y180        FDCE (Hold_fdce_C_D)         0.092    26.797    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -26.797    
                         arrival time                          27.314    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        1.094ns  (logic 0.211ns (19.280%)  route 0.883ns (80.720%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 26.501 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          0.625    26.907    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X73Y181        LUT4 (Prop_lut4_I2_O)        0.099    27.006 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_4/O
                         net (fo=15, routed)          0.258    27.264    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[1]
    SLICE_X72Y180        LUT6 (Prop_lut6_I2_O)        0.112    27.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    27.376    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932    26.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000    26.501    
                         clock uncertainty            0.205    26.705    
    SLICE_X72Y180        FDCE (Hold_fdce_C_D)         0.091    26.796    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -26.796    
                         arrival time                          27.376    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                            (clock source 'msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_serial_40meg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@25.000ns - msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall@25.000ns)
  Data Path Delay:        1.166ns  (logic 0.099ns (8.488%)  route 1.067ns (91.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 26.503 - 25.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 26.282 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] fall edge)
                                                     25.000    25.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    25.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.633    26.154    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDCE (Prop_fdce_C_Q)         0.128    26.282 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=60, routed)          1.067    27.349    msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]
    SLICE_X78Y181        LUT6 (Prop_lut6_I0_O)        0.099    27.448 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sda_reg_clr_buff_i_1/O
                         net (fo=1, routed)           0.000    27.448    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_1
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    25.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    25.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934    26.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                         clock pessimism              0.000    26.503    
                         clock uncertainty            0.205    26.707    
    SLICE_X78Y181        FDCE (Hold_fdce_C_D)         0.121    26.828    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg
  -------------------------------------------------------------------
                         required time                        -26.828    
                         arrival time                          27.448    
  -------------------------------------------------------------------
                         slack                                  0.620    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_main_100meg
  To Clock:  clk_main_100meg

Setup :          134  Failing Endpoints,  Worst Slack       -2.727ns,  Total Violation      -60.209ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.727ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        12.157ns  (logic 0.484ns (3.981%)  route 11.673ns (96.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.664     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X73Y167        LUT2 (Prop_lut2_I0_O)        0.105     6.177 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2/O
                         net (fo=64, routed)          9.009    15.186    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2_n_0
    SLICE_X7Y87          FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.342    12.792    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X7Y87          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/C
                         clock pessimism              0.071    12.863    
                         clock uncertainty           -0.074    12.790    
    SLICE_X7Y87          FDCE (Recov_fdce_C_CLR)     -0.331    12.459    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                         -15.186    
  -------------------------------------------------------------------
                         slack                                 -2.727    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[49]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 0.484ns (4.019%)  route 11.560ns (95.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.664     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X73Y167        LUT2 (Prop_lut2_I0_O)        0.105     6.177 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2/O
                         net (fo=64, routed)          8.896    15.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2_n_0
    SLICE_X36Y64         FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.266    12.716    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y64         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[49]/C
                         clock pessimism              0.071    12.787    
                         clock uncertainty           -0.074    12.714    
    SLICE_X36Y64         FDCE (Recov_fdce_C_CLR)     -0.331    12.383    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -15.072    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.615ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        11.963ns  (logic 0.484ns (4.046%)  route 11.479ns (95.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.664     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X73Y167        LUT2 (Prop_lut2_I0_O)        0.105     6.177 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2/O
                         net (fo=64, routed)          8.815    14.992    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2_n_0
    SLICE_X31Y77         FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.260    12.710    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X31Y77         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/C
                         clock pessimism              0.071    12.781    
                         clock uncertainty           -0.074    12.708    
    SLICE_X31Y77         FDCE (Recov_fdce_C_CLR)     -0.331    12.377    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                 -2.615    

Slack (VIOLATED) :        -2.613ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        11.969ns  (logic 0.484ns (4.044%)  route 11.485ns (95.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.664     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X73Y167        LUT2 (Prop_lut2_I0_O)        0.105     6.177 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2/O
                         net (fo=64, routed)          8.821    14.997    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2_n_0
    SLICE_X29Y84         FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.267    12.717    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X29Y84         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/C
                         clock pessimism              0.071    12.788    
                         clock uncertainty           -0.074    12.715    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.331    12.384    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 -2.613    

Slack (VIOLATED) :        -2.031ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[27]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        11.456ns  (logic 0.484ns (4.225%)  route 10.972ns (95.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.664     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X73Y167        LUT2 (Prop_lut2_I0_O)        0.105     6.177 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2/O
                         net (fo=64, routed)          8.308    14.485    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2_n_0
    SLICE_X14Y73         FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.264    12.714    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X14Y73         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[27]/C
                         clock pessimism              0.071    12.785    
                         clock uncertainty           -0.074    12.712    
    SLICE_X14Y73         FDCE (Recov_fdce_C_CLR)     -0.258    12.454    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 -2.031    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        11.038ns  (logic 0.484ns (4.385%)  route 10.554ns (95.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.664     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X73Y167        LUT2 (Prop_lut2_I0_O)        0.105     6.177 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2/O
                         net (fo=64, routed)          7.890    14.066    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2_n_0
    SLICE_X28Y51         FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.273    12.723    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X28Y51         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/C
                         clock pessimism              0.071    12.794    
                         clock uncertainty           -0.074    12.721    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.331    12.390    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                 -1.676    

Slack (VIOLATED) :        -1.458ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        10.892ns  (logic 0.484ns (4.444%)  route 10.408ns (95.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.664     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X73Y167        LUT2 (Prop_lut2_I0_O)        0.105     6.177 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2/O
                         net (fo=64, routed)          7.744    13.920    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2_n_0
    SLICE_X8Y65          FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.272    12.722    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X8Y65          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[29]/C
                         clock pessimism              0.071    12.793    
                         clock uncertainty           -0.074    12.720    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.258    12.462    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                 -1.458    

Slack (VIOLATED) :        -1.287ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[45]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_main_100meg rise@10.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        10.653ns  (logic 0.484ns (4.543%)  route 10.169ns (95.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507     3.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.664     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X73Y167        LUT2 (Prop_lut2_I0_O)        0.105     6.177 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2/O
                         net (fo=64, routed)          7.505    13.682    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_2_n_0
    SLICE_X9Y54          FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.450 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.278    12.728    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X9Y54          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[45]/C
                         clock pessimism              0.071    12.799    
                         clock uncertainty           -0.074    12.726    
    SLICE_X9Y54          FDCE (Recov_fdce_C_CLR)     -0.331    12.395    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                 -1.287    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[718]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 0.433ns (7.801%)  route 5.118ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 7.710 - 5.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.356     2.878    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X8Y123         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.433     3.311 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_14/Q
                         net (fo=222, routed)         5.118     8.429    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_14_alias
    SLICE_X28Y100        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[718]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.259     7.710    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X28Y100        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[718]/C  (IS_INVERTED)
                         clock pessimism              0.137     7.847    
                         clock uncertainty           -0.074     7.773    
    SLICE_X28Y100        FDCE (Recov_fdce_C_CLR)     -0.327     7.446    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[718]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[719]/CLR
                            (recovery check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_main_100meg fall@5.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 0.433ns (7.801%)  route 5.118ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 7.710 - 5.000 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.356     2.878    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X8Y123         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.433     3.311 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_14/Q
                         net (fo=222, routed)         5.118     8.429    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/peripheral_reset[0]_repN_14_alias
    SLICE_X28Y100        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[719]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     5.000 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     6.373    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.451 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.259     7.710    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X28Y100        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[719]/C  (IS_INVERTED)
                         clock pessimism              0.137     7.847    
                         clock uncertainty           -0.074     7.773    
    SLICE_X28Y100        FDCE (Recov_fdce_C_CLR)     -0.327     7.446    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[719]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 -0.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.874%)  route 0.140ns (46.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.639     1.160    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X8Y44          FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_4/Q
                         net (fo=174, routed)         0.140     1.465    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/peripheral_reset[0]_repN_4_alias
    SLICE_X9Y44          FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.914     1.482    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X9Y44          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[14]/C
                         clock pessimism             -0.309     1.173    
    SLICE_X9Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.081    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.236%)  route 0.201ns (58.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.634     1.155    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.141     1.296 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         0.201     1.497    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/peripheral_reset[0]_repN_15_alias
    SLICE_X56Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.908     1.477    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X56Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[10]/C
                         clock pessimism             -0.306     1.171    
    SLICE_X56Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.104    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.236%)  route 0.201ns (58.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.634     1.155    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.141     1.296 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         0.201     1.497    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/peripheral_reset[0]_repN_15_alias
    SLICE_X56Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.908     1.477    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X56Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[11]/C
                         clock pessimism             -0.306     1.171    
    SLICE_X56Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.104    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.236%)  route 0.201ns (58.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.634     1.155    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.141     1.296 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         0.201     1.497    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/peripheral_reset[0]_repN_15_alias
    SLICE_X56Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.908     1.477    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X56Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[8]/C
                         clock pessimism             -0.306     1.171    
    SLICE_X56Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.104    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.952%)  route 0.203ns (59.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.634     1.155    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.141     1.296 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         0.203     1.499    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/peripheral_reset[0]_repN_15_alias
    SLICE_X59Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.908     1.477    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X59Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[0]/C
                         clock pessimism             -0.286     1.191    
    SLICE_X59Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.099    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.952%)  route 0.203ns (59.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.634     1.155    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.141     1.296 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         0.203     1.499    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/peripheral_reset[0]_repN_15_alias
    SLICE_X59Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.908     1.477    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X59Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[3]/C
                         clock pessimism             -0.286     1.191    
    SLICE_X59Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.099    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.124%)  route 0.202ns (58.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.634     1.155    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.141     1.296 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         0.202     1.498    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/peripheral_reset[0]_repN_15_alias
    SLICE_X55Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.905     1.474    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X55Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[7]/C
                         clock pessimism             -0.286     1.188    
    SLICE_X55Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.096    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/comp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.124%)  route 0.202ns (58.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.634     1.155    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.141     1.296 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         0.202     1.498    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/peripheral_reset[0]_repN_15_alias
    SLICE_X55Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.905     1.474    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X55Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[5]/C
                         clock pessimism             -0.286     1.188    
    SLICE_X55Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.096    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.205%)  route 0.185ns (56.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.635     1.156    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X48Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y179        FDRE (Prop_fdre_C_Q)         0.141     1.297 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=153, routed)         0.185     1.482    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/rst
    SLICE_X49Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.908     1.477    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/s_axi_aclk
    SLICE_X49Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[0]/C
                         clock pessimism             -0.308     1.169    
    SLICE_X49Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.077    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_100meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.205%)  route 0.185ns (56.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.635     1.156    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X48Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y179        FDRE (Prop_fdre_C_Q)         0.141     1.297 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=153, routed)         0.185     1.482    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/rst
    SLICE_X49Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.908     1.477    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/s_axi_aclk
    SLICE_X49Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[5]/C
                         clock pessimism             -0.308     1.169    
    SLICE_X49Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.077    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_main_100meg
  To Clock:  clk_serial_40meg

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_serial_40meg fall@12.500ns - clk_main_100meg rise@10.000ns)
  Data Path Delay:        1.499ns  (logic 0.379ns (25.281%)  route 1.120ns (74.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 15.394 - 12.500 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 13.083 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    11.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    11.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.561    13.083    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.379    13.462 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          1.120    14.582    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_3_alias
    SLICE_X79Y182        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    13.873    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    13.950 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    15.394    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.394    
                         clock uncertainty           -0.205    15.190    
    SLICE_X79Y182        FDCE (Recov_fdce_C_CLR)     -0.327    14.863    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -14.582    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/PRE
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_serial_40meg fall@12.500ns - clk_main_100meg rise@10.000ns)
  Data Path Delay:        1.380ns  (logic 0.379ns (27.472%)  route 1.001ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 15.393 - 12.500 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 13.083 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    10.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    11.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    11.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.561    13.083    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.379    13.462 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          1.001    14.462    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_3_alias
    SLICE_X80Y181        FDPE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    13.873    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    13.950 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.443    15.393    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y181        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.393    
                         clock uncertainty           -0.205    15.189    
    SLICE_X80Y181        FDPE (Recov_fdpe_C_PRE)     -0.288    14.901    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        3.003ns  (logic 0.379ns (12.620%)  route 2.624ns (87.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 23.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379    23.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.624    26.032    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X78Y180        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X78Y180        FDCE (Recov_fdce_C_CLR)     -0.258    27.430    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.430    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.894ns  (logic 0.379ns (13.095%)  route 2.515ns (86.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 27.893 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 23.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379    23.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.515    25.923    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X78Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.443    27.893    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                         clock pessimism              0.000    27.893    
                         clock uncertainty           -0.205    27.689    
    SLICE_X78Y181        FDCE (Recov_fdce_C_CLR)     -0.258    27.431    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg
  -------------------------------------------------------------------
                         required time                         27.431    
                         arrival time                         -25.923    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.886ns  (logic 0.379ns (13.133%)  route 2.507ns (86.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 23.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379    23.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.507    25.915    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X74Y184        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X74Y184        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/C
                         clock pessimism              0.000    27.894    
                         clock uncertainty           -0.205    27.690    
    SLICE_X74Y184        FDCE (Recov_fdce_C_CLR)     -0.258    27.432    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.915    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.778ns  (logic 0.379ns (13.645%)  route 2.399ns (86.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 27.894 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 23.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379    23.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.399    25.806    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_15_alias
    SLICE_X75Y183        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.444    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y183        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
                         clock pessimism              0.000    27.894    
                         clock uncertainty           -0.205    27.690    
    SLICE_X75Y183        FDCE (Recov_fdce_C_CLR)     -0.331    27.359    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         27.359    
                         arrival time                         -25.806    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.751ns  (logic 0.379ns (13.775%)  route 2.372ns (86.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 23.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379    23.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.372    25.780    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/peripheral_reset[0]_repN_15_alias
    SLICE_X77Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X77Y181        FDCE (Recov_fdce_C_CLR)     -0.331    27.357    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         27.357    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.751ns  (logic 0.379ns (13.775%)  route 2.372ns (86.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 23.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379    23.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.372    25.780    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/peripheral_reset[0]_repN_15_alias
    SLICE_X77Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[1]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X77Y181        FDCE (Recov_fdce_C_CLR)     -0.331    27.357    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.357    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.751ns  (logic 0.379ns (13.775%)  route 2.372ns (86.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 23.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379    23.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.372    25.780    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/peripheral_reset[0]_repN_15_alias
    SLICE_X77Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[2]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X77Y181        FDCE (Recov_fdce_C_CLR)     -0.331    27.357    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.357    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_serial_40meg rise@25.000ns - clk_main_100meg rise@20.000ns)
  Data Path Delay:        2.751ns  (logic 0.379ns (13.775%)  route 2.372ns (86.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 27.892 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 23.029 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                     20.000    20.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    20.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    21.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.507    23.029    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X57Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y179        FDRE (Prop_fdre_C_Q)         0.379    23.408 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_15/Q
                         net (fo=220, routed)         2.372    25.780    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/peripheral_reset[0]_repN_15_alias
    SLICE_X77Y181        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                     25.000    25.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    25.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    26.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    26.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442    27.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[3]/C
                         clock pessimism              0.000    27.892    
                         clock uncertainty           -0.205    27.688    
    SLICE_X77Y181        FDCE (Recov_fdce_C_CLR)     -0.331    27.357    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         27.357    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                  1.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[5]/CLR
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.398%)  route 0.586ns (80.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.586     1.910    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/peripheral_reset[0]_repN_3_alias
    SLICE_X80Y180        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[5]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.205     1.706    
    SLICE_X80Y180        FDCE (Remov_fdce_C_CLR)     -0.067     1.639    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/CLR
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.398%)  route 0.586ns (80.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.586     1.910    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_3_alias
    SLICE_X80Y180        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y180        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.205     1.706    
    SLICE_X80Y180        FDCE (Remov_fdce_C_CLR)     -0.067     1.639    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/PRE
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.398%)  route 0.586ns (80.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.586     1.910    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_3_alias
    SLICE_X80Y180        FDPE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y180        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.205     1.706    
    SLICE_X80Y180        FDPE (Remov_fdpe_C_PRE)     -0.071     1.635    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/PRE
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.073%)  route 0.639ns (81.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.639     1.963    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_3_alias
    SLICE_X79Y181        FDPE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934     1.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y181        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                         clock pessimism              0.000     1.503    
                         clock uncertainty            0.205     1.707    
    SLICE_X79Y181        FDPE (Remov_fdpe_C_PRE)     -0.095     1.612    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/CLR
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.593%)  route 0.709ns (83.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.709     2.033    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/peripheral_reset[0]_repN_3_alias
    SLICE_X78Y179        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.932     1.501    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.205     1.705    
    SLICE_X78Y179        FDCE (Remov_fdce_C_CLR)     -0.067     1.638    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[0]/CLR
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.519%)  route 0.830ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.830     2.154    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/peripheral_reset[0]_repN_3_alias
    SLICE_X78Y182        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.935     1.504    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[0]/C
                         clock pessimism              0.000     1.504    
                         clock uncertainty            0.205     1.708    
    SLICE_X78Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[1]/CLR
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.519%)  route 0.830ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.830     2.154    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/peripheral_reset[0]_repN_3_alias
    SLICE_X78Y182        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.935     1.504    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[1]/C
                         clock pessimism              0.000     1.504    
                         clock uncertainty            0.205     1.708    
    SLICE_X78Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[2]/CLR
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.519%)  route 0.830ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.830     2.154    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/peripheral_reset[0]_repN_3_alias
    SLICE_X78Y182        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.935     1.504    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[2]/C
                         clock pessimism              0.000     1.504    
                         clock uncertainty            0.205     1.708    
    SLICE_X78Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/CLR
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.519%)  route 0.830ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.830     2.154    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/peripheral_reset[0]_repN_3_alias
    SLICE_X78Y182        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.935     1.504    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/C
                         clock pessimism              0.000     1.504    
                         clock uncertainty            0.205     1.708    
    SLICE_X78Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[4]/CLR
                            (removal check against rising-edge clock clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial_40meg rise@0.000ns - clk_main_100meg rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.519%)  route 0.830ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.662     1.183    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_fdre_C_Q)         0.141     1.324 f  msys_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER_replica_3/Q
                         net (fo=90, routed)          0.830     2.154    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/peripheral_reset[0]_repN_3_alias
    SLICE_X78Y182        FDCE                                         f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.935     1.504    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X78Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[4]/C
                         clock pessimism              0.000     1.504    
                         clock uncertainty            0.205     1.708    
    SLICE_X78Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.513    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_main_100meg

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_rst_esp
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 1.525ns (26.262%)  route 4.282ns (73.738%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  ext_rst_esp (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_esp
    D5                   IBUF (Prop_ibuf_I_O)         1.420     1.420 f  ext_rst_esp_IBUF_inst/O
                         net (fo=1, routed)           3.870     5.290    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X15Y175        LUT1 (Prop_lut1_I0_O)        0.105     5.395 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.413     5.808    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X10Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.410     2.860    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X10Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.616ns  (logic 1.560ns (27.781%)  route 4.056ns (72.219%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.506     4.961    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X5Y177         LUT2 (Prop_lut2_I0_O)        0.105     5.066 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.550     5.616    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X8Y179         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.409     2.859    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X8Y179         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.414ns (33.738%)  route 2.776ns (66.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    L18                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.776     4.190    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X22Y163        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.414     2.864    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y163        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.250ns (15.168%)  route 1.400ns (84.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    L18                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.400     1.650    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X22Y163        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.923     1.492    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y163        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.375ns  (logic 0.337ns (14.169%)  route 2.039ns (85.831%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.753     2.044    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X5Y177         LUT2 (Prop_lut2_I0_O)        0.045     2.089 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.286     2.375    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X8Y179         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.917     1.486    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X8Y179         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ext_rst_esp
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.459ns  (logic 0.302ns (12.276%)  route 2.157ns (87.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  ext_rst_esp (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_esp
    D5                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  ext_rst_esp_IBUF_inst/O
                         net (fo=1, routed)           1.963     2.220    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X15Y175        LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.195     2.459    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X10Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.917     1.486    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X10Y179        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_main_100meg
  To Clock:  clk_main_100meg

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.517ns  (logic 0.379ns (24.987%)  route 1.138ns (75.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.606     3.128    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X5Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.379     3.507 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          1.138     4.645    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X0Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.488     2.938    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X0Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.433ns (34.405%)  route 0.826ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.514     3.036    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X46Y179        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDRE (Prop_fdre_C_Q)         0.433     3.469 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.826     4.294    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X60Y179        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.392     2.842    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X60Y179        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.590ns (53.749%)  route 0.508ns (46.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.595     3.117    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X7Y181         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.348     3.465 r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.240     3.705    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X7Y179         LUT2 (Prop_lut2_I0_O)        0.242     3.947 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.268     4.214    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X6Y179         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.477     2.927    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X6Y179         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.046ns  (logic 0.379ns (36.248%)  route 0.667ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.599     3.121    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y165         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y165         FDRE (Prop_fdre_C_Q)         0.379     3.500 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.667     4.166    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y171         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.476     2.926    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y171         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.971ns  (logic 0.379ns (39.035%)  route 0.592ns (60.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.604     3.126    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_clk
    SLICE_X5Y190         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDRE (Prop_fdre_C_Q)         0.379     3.505 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.592     4.097    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/src_in
    SLICE_X10Y190        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X10Y190        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.379ns (47.402%)  route 0.421ns (52.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.606     3.128    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y156         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.379     3.507 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.421     3.927    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X0Y160         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.486     2.936    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X0Y160         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.859ns  (logic 0.433ns (50.379%)  route 0.426ns (49.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.509     3.031    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X60Y179        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y179        FDRE (Prop_fdre_C_Q)         0.433     3.464 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.426     3.890    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X54Y177        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.387     2.837    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X54Y177        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.117%)  route 0.377ns (49.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.604     3.126    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X0Y160         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.379     3.505 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.377     3.882    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X2Y157         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.488     2.938    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X2Y157         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.754%)  route 0.368ns (49.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.607     3.129    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y198         FDRE (Prop_fdre_C_Q)         0.379     3.508 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.368     3.876    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X5Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.487     2.937    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X5Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.789ns  (logic 0.379ns (48.018%)  route 0.410ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.518     3.040    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X44Y167        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y167        FDRE (Prop_fdre_C_Q)         0.379     3.419 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.410     3.829    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X44Y165        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.403     2.853    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X44Y165        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.148ns (68.831%)  route 0.067ns (31.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.652     1.173    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_clk
    SLICE_X10Y191        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.148     1.321 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.067     1.388    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/src_in
    SLICE_X10Y191        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.927     1.496    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X10Y191        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.205%)  route 0.129ns (47.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.642     1.163    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X44Y165        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.129     1.433    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X44Y167        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.913     1.482    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X44Y167        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.291%)  route 0.114ns (44.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.672     1.193    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y171         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.114     1.448    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X1Y171         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.947     1.516    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X1Y171         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.949%)  route 0.187ns (57.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.640     1.161    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X44Y167        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y167        FDRE (Prop_fdre_C_Q)         0.141     1.302 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.187     1.489    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X44Y165        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.915     1.484    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X44Y165        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.745%)  route 0.167ns (54.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.680     1.201    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X0Y160         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.141     1.342 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.167     1.509    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X2Y157         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.958     1.527    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X2Y157         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.522%)  route 0.169ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.683     1.204    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y198         FDRE (Prop_fdre_C_Q)         0.141     1.345 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.169     1.514    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X5Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.959     1.528    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X5Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.324%)  route 0.223ns (57.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.635     1.156    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X60Y179        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y179        FDRE (Prop_fdre_C_Q)         0.164     1.320 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.223     1.543    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X54Y177        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.903     1.472    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X54Y177        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.223%)  route 0.210ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.682     1.203    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y156         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.141     1.344 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.210     1.554    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X0Y160         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.957     1.526    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X0Y160         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.226ns (50.033%)  route 0.226ns (49.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.674     1.195    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X7Y181         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.128     1.323 r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.113     1.436    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X7Y179         LUT2 (Prop_lut2_I0_O)        0.098     1.534 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.113     1.647    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X6Y179         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.947     1.516    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X6Y179         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.133%)  route 0.327ns (69.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.680     1.201    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_clk
    SLICE_X5Y190         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDRE (Prop_fdre_C_Q)         0.141     1.342 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.327     1.669    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/src_in
    SLICE_X10Y190        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.927     1.496    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X10Y190        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_main_100meg

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 2.793ns (59.347%)  route 1.913ns (40.653%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.530     3.205    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X8Y165         SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.537 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.630     5.167    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y165         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.871 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.871    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.969 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.214 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.575     6.789    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y175        LUT6 (Prop_lut6_I2_O)        0.309     7.098 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.709     7.806    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X8Y175         LUT2 (Prop_lut2_I1_O)        0.105     7.911 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.911    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X8Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.404     2.854    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X8Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 2.688ns (62.016%)  route 1.646ns (37.984%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.530     3.205    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X8Y165         SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.537 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.630     5.167    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y165         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.871 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.871    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.969 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.214 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.575     6.789    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y175        LUT6 (Prop_lut6_I2_O)        0.309     7.098 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.442     7.540    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X10Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X10Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 2.688ns (62.634%)  route 1.604ns (37.366%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.530     3.205    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X8Y165         SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.537 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.630     5.167    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y165         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.871 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.871    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.969 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.214 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.575     6.789    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y175        LUT6 (Prop_lut6_I2_O)        0.309     7.098 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.399     7.497    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X8Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X8Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.009ns  (logic 2.379ns (79.073%)  route 0.630ns (20.927%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.530     3.205    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X8Y165         SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.537 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.630     5.167    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X9Y165         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.871 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.871    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.969 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.214 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.214    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X9Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.412     2.862    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.503ns  (logic 0.494ns (19.736%)  route 2.009ns (80.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.533     3.208    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y163        FDRE (Prop_fdre_C_Q)         0.379     3.587 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           1.249     4.837    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y174         LUT5 (Prop_lut5_I1_O)        0.115     4.952 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.760     5.711    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Y[0]
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.415     2.865    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Clk
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.500ns  (logic 0.494ns (19.763%)  route 2.006ns (80.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.527     3.202    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.379     3.581 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.280     4.861    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y174         LUT5 (Prop_lut5_I1_O)        0.115     4.976 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.726     5.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.415     2.865    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.406ns  (logic 0.494ns (20.529%)  route 1.912ns (79.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.528     3.203    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.379     3.582 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.056     4.638    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X10Y174        LUT5 (Prop_lut5_I1_O)        0.115     4.753 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.857     5.610    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.415     2.865    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.359ns  (logic 0.484ns (20.519%)  route 1.875ns (79.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.194    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_fdre_C_Q)         0.379     3.573 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.945     4.518    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y164        LUT6 (Prop_lut6_I3_O)        0.105     4.623 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.930     5.553    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X34Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X34Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.171ns  (logic 0.494ns (22.751%)  route 1.677ns (77.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.533     3.208    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.379     3.587 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           0.809     4.396    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X15Y163        LUT5 (Prop_lut5_I1_O)        0.115     4.511 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.869     5.380    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Y[0]
    SLICE_X34Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Clk
    SLICE_X34Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 0.484ns (23.160%)  route 1.606ns (76.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.527     3.202    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y169        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDRE (Prop_fdre_C_Q)         0.379     3.581 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.685     4.266    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y167        LUT6 (Prop_lut6_I3_O)        0.105     4.371 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.921     5.292    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Y[0]
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.407     2.857    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Clk
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.669     1.408    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDRE (Prop_fdre_C_Q)         0.128     1.536 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.114     1.650    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X7Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.942     1.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.584%)  route 0.138ns (49.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.379    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.141     1.520 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.138     1.658    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.913     1.482    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X11Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.677%)  route 0.243ns (63.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.381    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X22Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.141     1.522 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.243     1.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X22Y178        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.916     1.485    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y178        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.568%)  route 0.296ns (61.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.388    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.141     1.529 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.189     1.718    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y163        LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.108     1.870    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X10Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.923     1.492    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X10Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.220%)  route 0.342ns (64.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.388    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.141     1.529 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.189     1.718    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y164        LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.154     1.916    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Y[0]
    SLICE_X12Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.923     1.492    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Clk
    SLICE_X12Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.697%)  route 0.366ns (66.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.387    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.141     1.528 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.250     1.778    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X16Y164        LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.116     1.939    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.923     1.492    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.952%)  route 0.378ns (67.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.388    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        FDRE (Prop_fdre_C_Q)         0.141     1.529 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.210     1.739    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y163        LUT6 (Prop_lut6_I3_O)        0.045     1.784 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.168     1.953    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X10Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.923     1.492    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X10Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.185ns (31.562%)  route 0.401ns (68.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.387    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y164        FDRE (Prop_fdre_C_Q)         0.141     1.528 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           0.285     1.813    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X15Y164        LUT5 (Prop_lut5_I1_O)        0.044     1.857 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.116     1.973    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X14Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.924     1.493    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X14Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.258%)  route 0.409ns (68.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.387    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y164        FDRE (Prop_fdre_C_Q)         0.141     1.528 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.302     1.830    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y163        LUT6 (Prop_lut6_I3_O)        0.045     1.875 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.107     1.982    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Y[0]
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.923     1.492    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Clk
    SLICE_X14Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.999%)  route 0.414ns (69.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.388    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.141     1.529 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.248     1.777    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y163        LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.166     1.988    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X10Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.923     1.492    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X10Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_main_100meg

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.484ns (28.469%)  route 1.216ns (71.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.590     3.122    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.379     3.501 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.666     4.167    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X5Y177         LUT2 (Prop_lut2_I1_O)        0.105     4.272 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.550     4.822    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X8Y179         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.409     2.859    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X8Y179         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.473ns  (logic 1.616ns (46.524%)  route 1.857ns (53.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.379     3.432 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.574     4.006    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.486 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.486    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.584 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.584    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.829 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.575     5.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y175        LUT6 (Prop_lut6_I2_O)        0.309     5.713 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.709     6.422    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X8Y175         LUT2 (Prop_lut2_I1_O)        0.105     6.527 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.527    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X8Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.404     2.854    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X8Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.102ns  (logic 1.511ns (48.716%)  route 1.591ns (51.284%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.379     3.432 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.574     4.006    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.486 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.486    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.584 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.584    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.829 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.575     5.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y175        LUT6 (Prop_lut6_I2_O)        0.309     5.713 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.442     6.155    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X10Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X10Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.059ns  (logic 1.511ns (49.397%)  route 1.548ns (50.603%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.379     3.432 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.574     4.006    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.486 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.486    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.584 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.584    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.829 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.575     5.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y175        LUT6 (Prop_lut6_I2_O)        0.309     5.713 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.399     6.112    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X8Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X8Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.694ns (32.386%)  route 1.449ns (67.614%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.520     3.052    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y173        FDRE (Prop_fdre_C_Q)         0.379     3.431 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.328     3.759    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X17Y171        LUT6 (Prop_lut6_I0_O)        0.105     3.864 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.569     4.434    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X16Y171        LUT5 (Prop_lut5_I1_O)        0.105     4.539 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.552     5.090    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X18Y176        LUT3 (Prop_lut3_I2_O)        0.105     5.195 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     5.195    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X18Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X18Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.776ns  (logic 1.202ns (67.685%)  route 0.574ns (32.315%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.379     3.432 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.574     4.006    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.486 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.486    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.584 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.584    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.829 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     4.829    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X9Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.412     2.862    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.484ns (27.357%)  route 1.285ns (72.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.379     3.432 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.827     4.259    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X8Y175         LUT5 (Prop_lut5_I2_O)        0.105     4.364 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.458     4.823    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X10Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X10Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.514ns  (logic 0.485ns (32.030%)  route 1.029ns (67.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.379     3.432 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.625     4.057    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X8Y175         LUT4 (Prop_lut4_I2_O)        0.106     4.163 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.404     4.568    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X8Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.404     2.854    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X8Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.495ns  (logic 0.484ns (32.371%)  route 1.011ns (67.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.379     3.432 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.625     4.057    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X8Y175         LUT5 (Prop_lut5_I2_O)        0.105     4.162 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82/O
                         net (fo=1, routed)           0.386     4.549    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0
    SLICE_X8Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.405     2.855    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X8Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.077ns  (logic 0.484ns (44.943%)  route 0.593ns (55.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451     1.451    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.532 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.593     3.125    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y179         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_fdre_C_Q)         0.379     3.504 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.325     3.829    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X7Y179         LUT2 (Prop_lut2_I1_O)        0.105     3.934 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.268     4.202    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X6Y179         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.477     2.927    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X6Y179         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.931%)  route 0.560ns (75.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671     1.345    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y177         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.141     1.486 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.274     1.760    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X5Y177         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.286     2.091    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X8Y179         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.917     1.486    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X8Y179         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.864%)  route 0.110ns (40.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.641     1.315    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDCE (Prop_fdce_C_Q)         0.164     1.479 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.110     1.589    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X9Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.913     1.482    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X9Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.462%)  route 0.169ns (54.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.641     1.315    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y176        FDCE (Prop_fdce_C_Q)         0.141     1.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.169     1.626    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.913     1.482    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X11Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.283%)  route 0.145ns (50.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.669     1.343    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.145     1.630    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X4Y174         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.942     1.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X4Y174         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.394%)  route 0.192ns (57.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.317    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.192     1.650    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X9Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.913     1.482    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X9Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.781%)  route 0.174ns (55.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.669     1.343    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     1.658    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X5Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.942     1.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X5Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.456%)  route 0.183ns (56.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.668     1.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y174         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.183     1.667    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X5Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.942     1.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X5Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.669     1.343    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X7Y173         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.217     1.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X7Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.942     1.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X7Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.468%)  route 0.223ns (54.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.317    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.223     1.681    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X6Y176         LUT4 (Prop_lut4_I0_O)        0.045     1.726 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.726    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X6Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.943     1.512    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X6Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.899%)  route 0.258ns (58.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672     1.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y179         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.145     1.632    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X7Y179         LUT2 (Prop_lut2_I1_O)        0.045     1.677 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.113     1.790    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X6Y179         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.947     1.516    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X6Y179         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.786ns  (logic 0.210ns (3.095%)  route 6.576ns (96.905%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.812     5.812    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y176         LUT6 (Prop_lut6_I4_O)        0.105     5.917 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.763     6.681    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X0Y178         LUT6 (Prop_lut6_I4_O)        0.105     6.786 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     6.786    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476     2.910    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.557ns  (logic 0.210ns (3.203%)  route 6.347ns (96.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.812     5.812    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y176         LUT6 (Prop_lut6_I4_O)        0.105     5.917 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.534     6.452    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X0Y178         LUT6 (Prop_lut6_I4_O)        0.105     6.557 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     6.557    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476     2.910    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.210ns  (logic 0.105ns (1.691%)  route 6.105ns (98.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.849     5.849    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X1Y181         LUT4 (Prop_lut4_I3_O)        0.105     5.954 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[3]_i_1/O
                         net (fo=1, routed)           0.256     6.210    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[2]
    SLICE_X2Y181         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.480     2.914    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y181         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 0.118ns (1.970%)  route 5.873ns (98.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.610     5.610    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X2Y181         LUT5 (Prop_lut5_I4_O)        0.118     5.728 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.262     5.991    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X3Y181         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.480     2.914    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y181         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 0.126ns (2.113%)  route 5.838ns (97.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.439     5.439    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X2Y180         LUT3 (Prop_lut3_I1_O)        0.126     5.565 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.399     5.964    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 0.126ns (2.113%)  route 5.838ns (97.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.439     5.439    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X2Y180         LUT3 (Prop_lut3_I1_O)        0.126     5.565 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.399     5.964    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 0.126ns (2.113%)  route 5.838ns (97.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.439     5.439    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X2Y180         LUT3 (Prop_lut3_I1_O)        0.126     5.565 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.399     5.964    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 0.126ns (2.113%)  route 5.838ns (97.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.439     5.439    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X2Y180         LUT3 (Prop_lut3_I1_O)        0.126     5.565 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.399     5.964    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 0.126ns (2.113%)  route 5.838ns (97.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.439     5.439    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X2Y180         LUT3 (Prop_lut3_I1_O)        0.126     5.565 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.399     5.964    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 0.126ns (2.113%)  route 5.838ns (97.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.439     5.439    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X2Y180         LUT3 (Prop_lut3_I1_O)        0.126     5.565 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.399     5.964    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.045ns (2.755%)  route 1.588ns (97.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.588     1.588    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I4_O)        0.045     1.633 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     1.633    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X5Y179         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.947     1.812    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y179         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.000ns (0.000%)  route 1.653ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.653     1.653    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X25Y169        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.917     1.782    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X25Y169        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.045ns (2.701%)  route 1.621ns (97.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.505     1.505    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I5_O)        0.045     1.550 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.116     1.666    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X5Y179         FDPE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.947     1.812    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y179         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.045ns (2.667%)  route 1.642ns (97.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.533     1.533    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.578 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110     1.687    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.045ns (2.667%)  route 1.642ns (97.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.533     1.533    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.578 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110     1.687    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.045ns (2.667%)  route 1.642ns (97.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.533     1.533    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.578 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110     1.687    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.045ns (2.667%)  route 1.642ns (97.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.533     1.533    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.578 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110     1.687    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.045ns (2.667%)  route 1.642ns (97.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.533     1.533    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.578 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110     1.687    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.045ns (2.667%)  route 1.642ns (97.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.533     1.533    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.578 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110     1.687    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.045ns (2.667%)  route 1.642ns (97.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.533     1.533    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X6Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.578 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110     1.687    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_main_100meg
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 1.361ns (49.754%)  route 1.374ns (50.246%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.528     3.050    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X15Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y167        FDRE (Prop_fdre_C_Q)         0.348     3.398 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.374     4.772    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[4]
    SLICE_X11Y169        LUT6 (Prop_lut6_I3_O)        0.242     5.014 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     5.014    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.471 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.471    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.569 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.569    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.785 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     5.785    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X11Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.408     2.842    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.247ns  (logic 0.484ns (21.541%)  route 1.763ns (78.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.520     3.042    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X9Y173         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_fdre_C_Q)         0.379     3.421 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=21, routed)          1.156     4.576    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid
    SLICE_X17Y175        LUT5 (Prop_lut5_I2_O)        0.105     4.681 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/msys_microblaze18_LUT5_4/O
                         net (fo=3, routed)           0.607     5.289    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X15Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.841    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.284ns  (logic 0.379ns (29.508%)  route 0.905ns (70.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.527     3.049    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y167        FDRE (Prop_fdre_C_Q)         0.379     3.428 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.905     4.333    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[24]
    SLICE_X7Y169         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.478     2.912    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y169         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.246ns  (logic 0.379ns (30.415%)  route 0.867ns (69.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.526     3.048    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X21Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y168        FDRE (Prop_fdre_C_Q)         0.379     3.427 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.867     4.294    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[21]
    SLICE_X7Y169         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.478     2.912    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y169         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.147ns  (logic 0.379ns (33.051%)  route 0.768ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.526     3.048    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X21Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y168        FDRE (Prop_fdre_C_Q)         0.379     3.427 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.768     4.194    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[31]
    SLICE_X25Y169        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.408     2.842    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X25Y169        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.128ns  (logic 0.379ns (33.586%)  route 0.749ns (66.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.529     3.051    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y166        FDRE (Prop_fdre_C_Q)         0.379     3.430 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.749     4.179    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X5Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.113ns  (logic 0.379ns (34.037%)  route 0.734ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.529     3.051    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y166        FDRE (Prop_fdre_C_Q)         0.379     3.430 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.734     4.164    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[26]
    SLICE_X5Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.433ns (40.619%)  route 0.633ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.525     3.047    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X8Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_fdre_C_Q)         0.433     3.480 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.633     4.113    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]
    SLICE_X11Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.408     2.842    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.071ns  (logic 0.379ns (35.375%)  route 0.692ns (64.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.519     3.041    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y175        FDRE (Prop_fdre_C_Q)         0.379     3.420 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/Q
                         net (fo=2, routed)           0.692     4.112    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X8Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.841    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.379ns (36.252%)  route 0.666ns (63.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.519     3.041    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X17Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.379     3.420 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.666     4.086    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X16Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.841    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.391%)  route 0.100ns (41.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.642     1.163    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.100     1.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[5]
    SLICE_X21Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.917     1.782    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X21Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.223%)  route 0.101ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.642     1.163    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.101     1.405    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X21Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.917     1.782    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X21Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.642     1.163    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y171        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.116     1.420    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X17Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.916     1.781    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X17Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.954%)  route 0.125ns (47.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.638     1.159    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X24Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_fdre_C_Q)         0.141     1.300 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.125     1.425    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr
    SLICE_X20Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.777    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.972%)  route 0.125ns (47.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.640     1.161    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDRE (Prop_fdre_C_Q)         0.141     1.302 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=2, routed)           0.125     1.427    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X9Y177         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.780    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X9Y177         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.141%)  route 0.129ns (47.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.640     1.161    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X18Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y176        FDRE (Prop_fdre_C_Q)         0.141     1.302 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=2, routed)           0.129     1.431    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X18Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.780    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X18Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.113%)  route 0.150ns (53.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.639     1.160    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X16Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y175        FDRE (Prop_fdre_C_Q)         0.128     1.288 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           0.150     1.438    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.777    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.674     1.195    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.110     1.446    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X7Y169         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y169         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.120%)  route 0.146ns (50.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.642     1.163    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y178        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDCE (Prop_fdce_C_Q)         0.141     1.304 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.146     1.450    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X22Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.780    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X22Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.983%)  route 0.159ns (53.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.642     1.163    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.159     1.463    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X21Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.917     1.782    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X21Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.151ns  (logic 1.356ns (22.043%)  route 4.795ns (77.957%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.119    22.664 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.679    23.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X7Y177         LUT5 (Prop_lut5_I4_O)        0.275    23.617 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.463    24.080    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X5Y176         LUT6 (Prop_lut6_I0_O)        0.105    24.185 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.816    25.002    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X1Y178         LUT2 (Prop_lut2_I0_O)        0.105    25.107 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.730    25.836    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X0Y178         LUT6 (Prop_lut6_I0_O)        0.105    25.941 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    25.941    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476     2.910    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 1.356ns (23.292%)  route 4.466ns (76.708%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.119    22.664 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.679    23.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X7Y177         LUT5 (Prop_lut5_I4_O)        0.275    23.617 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.463    24.080    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X5Y176         LUT6 (Prop_lut6_I0_O)        0.105    24.185 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.816    25.002    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X1Y178         LUT2 (Prop_lut2_I0_O)        0.105    25.107 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.400    25.507    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X0Y178         LUT6 (Prop_lut6_I0_O)        0.105    25.612 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.612    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476     2.910    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.251ns (22.990%)  route 4.190ns (77.010%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT4 (Prop_lut4_I2_O)        0.105    21.825 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720    22.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.119    22.664 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.679    23.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X7Y177         LUT5 (Prop_lut5_I4_O)        0.275    23.617 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.463    24.080    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X5Y176         LUT6 (Prop_lut6_I0_O)        0.105    24.185 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.941    25.126    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X2Y180         LUT6 (Prop_lut6_I0_O)        0.105    25.231 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.231    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X2Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     2.913    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 0.931ns (21.317%)  route 3.436ns (78.683%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.121    21.841 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.684    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X3Y177         LUT6 (Prop_lut6_I5_O)        0.268    22.792 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.365    24.157    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc
    SLICE_X10Y163        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.416     2.850    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X10Y163        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 0.931ns (21.457%)  route 3.408ns (78.543%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.121    21.841 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.684    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X3Y177         LUT6 (Prop_lut6_I5_O)        0.268    22.792 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.336    24.129    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc
    SLICE_X8Y163         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.415     2.849    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X8Y163         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 0.931ns (22.045%)  route 3.292ns (77.955%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.121    21.841 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.684    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X3Y177         LUT6 (Prop_lut6_I5_O)        0.268    22.792 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.221    24.013    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc
    SLICE_X8Y166         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.413     2.847    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X8Y166         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 0.931ns (22.634%)  route 3.182ns (77.366%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.121    21.841 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.684    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X3Y177         LUT6 (Prop_lut6_I5_O)        0.268    22.792 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.111    23.903    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc
    SLICE_X8Y165         SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.413     2.847    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X8Y165         SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 0.931ns (22.634%)  route 3.182ns (77.366%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.121    21.841 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.684    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X3Y177         LUT6 (Prop_lut6_I5_O)        0.268    22.792 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.111    23.903    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc
    SLICE_X8Y165         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.413     2.847    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X8Y165         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.901ns  (logic 0.931ns (23.869%)  route 2.970ns (76.131%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.121    21.841 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.684    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X3Y177         LUT6 (Prop_lut6_I5_O)        0.268    22.792 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.898    23.690    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc
    SLICE_X6Y165         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.481     2.915    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X6Y165         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.789ns  (logic 0.931ns (24.568%)  route 2.858ns (75.432%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.451    18.118    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.199 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.591    19.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.437    20.227 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.836    21.063    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I2_O)        0.105    21.168 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.121    21.841 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.684    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X3Y177         LUT6 (Prop_lut6_I5_O)        0.268    22.792 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.787    23.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc
    SLICE_X2Y166         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.357     1.357    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.434 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.482     2.916    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X2Y166         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.007%)  route 0.210ns (52.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648     0.648    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.673     1.347    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.141     1.488 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.210     1.698    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X3Y180         LUT6 (Prop_lut6_I2_O)        0.045     1.743 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.743    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.949     1.814    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.071ns (4.314%)  route 1.575ns (95.686%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.810    18.151    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y179         LUT6 (Prop_lut6_I0_O)        0.045    18.196 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.116    18.312    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X5Y179         FDPE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.947     1.812    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y179         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.611%)  route 0.141ns (42.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.141    18.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y179         LUT5 (Prop_lut5_I3_O)        0.045    18.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.344    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X5Y179         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.947     1.812    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y179         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.191ns (41.781%)  route 0.266ns (58.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.157    18.315    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y179         LUT6 (Prop_lut6_I3_O)        0.045    18.360 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110    18.470    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.191ns (41.781%)  route 0.266ns (58.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.157    18.315    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y179         LUT6 (Prop_lut6_I3_O)        0.045    18.360 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110    18.470    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.191ns (41.781%)  route 0.266ns (58.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.157    18.315    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y179         LUT6 (Prop_lut6_I3_O)        0.045    18.360 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110    18.470    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.191ns (41.781%)  route 0.266ns (58.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.157    18.315    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y179         LUT6 (Prop_lut6_I3_O)        0.045    18.360 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110    18.470    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.191ns (41.781%)  route 0.266ns (58.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.157    18.315    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y179         LUT6 (Prop_lut6_I3_O)        0.045    18.360 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110    18.470    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.191ns (41.781%)  route 0.266ns (58.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.157    18.315    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y179         LUT6 (Prop_lut6_I3_O)        0.045    18.360 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110    18.470    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.191ns (41.781%)  route 0.266ns (58.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.346ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.648    17.315    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.341 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672    18.013    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDCE (Prop_fdce_C_Q)         0.146    18.159 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.157    18.315    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X6Y179         LUT6 (Prop_lut6_I3_O)        0.045    18.360 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.110    18.470    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.865 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.948     1.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 0.105ns (2.635%)  route 3.879ns (97.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.197     3.197    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y179         LUT1 (Prop_lut1_I0_O)        0.105     3.302 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.682     3.984    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y179         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    17.902    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.979 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.477    19.456    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 0.105ns (2.635%)  route 3.879ns (97.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.197     3.197    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y179         LUT1 (Prop_lut1_I0_O)        0.105     3.302 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.682     3.984    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y179         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    17.902    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.979 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.477    19.456    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.115ns (2.917%)  route 3.828ns (97.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.411     3.411    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I0_O)        0.115     3.526 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.416     3.943    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X2Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.478     2.790    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.115ns (2.917%)  route 3.828ns (97.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.411     3.411    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I0_O)        0.115     3.526 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.416     3.943    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X2Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.478     2.790    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.115ns (2.917%)  route 3.828ns (97.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.411     3.411    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I0_O)        0.115     3.526 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.416     3.943    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X2Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.478     2.790    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.115ns (2.917%)  route 3.828ns (97.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.411     3.411    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I0_O)        0.115     3.526 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.416     3.943    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X2Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.478     2.790    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y179         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.105ns (2.706%)  route 3.775ns (97.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.411     3.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I0_O)        0.105     3.516 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.363     3.880    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    17.902    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.979 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.475    19.454    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.105ns (2.706%)  route 3.775ns (97.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.411     3.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I0_O)        0.105     3.516 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.363     3.880    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    17.902    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.979 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.475    19.454    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.105ns (2.706%)  route 3.775ns (97.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.411     3.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I0_O)        0.105     3.516 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.363     3.880    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    17.902    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.979 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.475    19.454    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.105ns (2.706%)  route 3.775ns (97.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.411     3.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y179         LUT5 (Prop_lut5_I0_O)        0.105     3.516 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.363     3.880    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235    17.902    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.979 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.475    19.454    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.045ns (2.649%)  route 1.654ns (97.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.502     1.502    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.152     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.045ns (2.649%)  route 1.654ns (97.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.502     1.502    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.152     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.045ns (2.649%)  route 1.654ns (97.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.502     1.502    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.152     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.045ns (2.649%)  route 1.654ns (97.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.502     1.502    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.152     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.045ns (2.649%)  route 1.654ns (97.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.502     1.502    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.152     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.045ns (2.649%)  route 1.654ns (97.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.502     1.502    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.152     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.045ns (2.649%)  route 1.654ns (97.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.502     1.502    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.152     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.045ns (2.649%)  route 1.654ns (97.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.502     1.502    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y179         LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.152     1.699    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.045ns (2.457%)  route 1.786ns (97.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.601     1.601    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y179         LUT1 (Prop_lut1_I0_O)        0.045     1.646 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.185     1.831    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X3Y178         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.947    18.405    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y178         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.045ns (2.457%)  route 1.786ns (97.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.601     1.601    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y179         LUT1 (Prop_lut1_I0_O)        0.045     1.646 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.185     1.831    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X3Y178         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762    17.429    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.458 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.947    18.405    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X3Y178         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_main_100meg
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.538ns (30.654%)  route 1.217ns (69.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.520     3.042    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X10Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.433     3.475 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.815     4.290    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X10Y176        LUT2 (Prop_lut2_I0_O)        0.105     4.395 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.402     4.797    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X10Y176        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406     2.718    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.714ns  (logic 0.494ns (28.814%)  route 1.220ns (71.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.524     3.046    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y178        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.379     3.425 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=8, routed)           0.807     4.231    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X15Y178        LUT2 (Prop_lut2_I1_O)        0.115     4.346 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.414     4.760    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X15Y176        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.717    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.830ns  (logic 0.379ns (45.688%)  route 0.451ns (54.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.587     3.109    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y175         FDRE (Prop_fdre_C_Q)         0.379     3.488 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.451     3.938    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X7Y173         FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.785    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X7Y173         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.335%)  route 0.422ns (52.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.588     3.110    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.379     3.489 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.422     3.910    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X5Y174         FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.472     2.784    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y174         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.379ns (48.442%)  route 0.403ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.587     3.109    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y174         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.379     3.488 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.403     3.891    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y176         FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.785    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.379ns (48.442%)  route 0.403ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.587     3.109    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y174         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.379     3.488 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.403     3.891    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y176         FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.785    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.304%)  route 0.200ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.668     1.189    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y174         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.141     1.330 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.200     1.530    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y176         FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.734    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.304%)  route 0.200ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.668     1.189    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y174         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.141     1.330 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.200     1.530    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y176         FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.734    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.659%)  route 0.215ns (60.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.668     1.189    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y175         FDRE (Prop_fdre_C_Q)         0.141     1.330 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.215     1.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X7Y173         FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.734    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X7Y173         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.642%)  route 0.215ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.669     1.190    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.141     1.331 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.215     1.546    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X5Y174         FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942     1.733    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y174         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.306%)  route 0.408ns (68.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.641     1.162    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDRE (Prop_fdre_C_Q)         0.141     1.303 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.238     1.541    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X10Y176        LUT2 (Prop_lut2_I1_O)        0.045     1.586 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.170     1.756    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X10Y176        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.704    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.210ns (29.800%)  route 0.495ns (70.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.640     1.161    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X12Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y175        FDRE (Prop_fdre_C_Q)         0.164     1.325 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=8, routed)           0.317     1.642    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X15Y178        LUT2 (Prop_lut2_I0_O)        0.046     1.688 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.178     1.866    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X15Y176        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.704    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 0.694ns (15.963%)  route 3.654ns (84.037%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.162     7.618    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.717    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 0.694ns (16.463%)  route 3.522ns (83.537%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.030     7.486    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X5Y174         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.472     2.784    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X5Y174         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 0.694ns (16.954%)  route 3.400ns (83.046%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.908     7.364    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X7Y173         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.785    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X7Y173         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 0.694ns (17.090%)  route 3.367ns (82.910%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.875     7.331    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.717    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.807ns  (logic 0.694ns (18.230%)  route 3.113ns (81.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.621     7.077    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406     2.718    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 0.694ns (18.477%)  route 3.062ns (81.523%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.570     7.026    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406     2.718    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 0.694ns (18.477%)  route 3.062ns (81.523%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.570     7.026    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406     2.718    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 0.694ns (18.923%)  route 2.974ns (81.077%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.482     6.938    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.719    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 0.694ns (18.923%)  route 2.974ns (81.077%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.720     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.482     6.938    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.719    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.227ns  (logic 0.694ns (21.507%)  route 2.533ns (78.493%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.594     1.594    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.675 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.595     3.270    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.379     3.649 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.082     4.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y177         LUT3 (Prop_lut3_I0_O)        0.105     4.837 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.689     5.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X4Y177         LUT4 (Prop_lut4_I0_O)        0.105     5.631 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.366     5.997    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X4Y177         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.395     6.497    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.235     1.235    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.312 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.785    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.448%)  route 0.184ns (56.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.379    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.141     1.520 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.184     1.704    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.704    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.223%)  route 0.168ns (56.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.669     1.408    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y176         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDRE (Prop_fdre_C_Q)         0.128     1.536 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.168     1.704    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.734    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.942%)  route 0.177ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.673     1.412    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.128     1.540 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.177     1.717    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.325%)  route 0.170ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.673     1.412    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.170     1.723    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.861%)  route 0.185ns (59.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.673     1.412    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.128     1.540 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.185     1.725    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.309%)  route 0.177ns (55.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.673     1.412    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y180         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.177     1.730    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.946     1.737    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y178         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.092%)  route 0.220ns (60.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.379    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.141     1.520 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.220     1.740    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.704    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.302%)  route 0.194ns (56.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.668     1.407    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y175         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDRE (Prop_fdre_C_Q)         0.148     1.555 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.194     1.749    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.734    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y176         FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.484%)  route 0.245ns (63.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.379    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.141     1.520 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.245     1.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.707    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y178         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.444%)  route 0.246ns (63.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.379    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.141     1.520 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.246     1.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.762     0.762    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.791 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.704    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_main_100meg
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.139ns  (logic 3.827ns (29.129%)  route 9.312ns (70.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.532     3.054    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X10Y40         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.433     3.487 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[3]/Q
                         net (fo=1, routed)           4.078     7.564    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[3]
    SLICE_X73Y166        LUT3 (Prop_lut3_I1_O)        0.105     7.669 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[3]_INST_0/O
                         net (fo=1, routed)           5.234    12.903    pwm_out_OBUF[3]
    R8                   OBUF (Prop_obuf_I_O)         3.289    16.192 r  pwm_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.192    pwm_out[3]
    R8                                                                r  pwm_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.791ns  (logic 3.749ns (29.307%)  route 9.043ns (70.693%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.519     3.041    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X51Y43         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDCE (Prop_fdce_C_Q)         0.379     3.420 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[50]/Q
                         net (fo=1, routed)           3.581     7.000    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[50]
    SLICE_X64Y162        LUT3 (Prop_lut3_I1_O)        0.105     7.105 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[50]_INST_0/O
                         net (fo=1, routed)           5.462    12.567    pwm_out_OBUF[50]
    N4                   OBUF (Prop_obuf_I_O)         3.265    15.832 r  pwm_out_OBUF[50]_inst/O
                         net (fo=0)                   0.000    15.832    pwm_out[50]
    N4                                                                r  pwm_out[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.744ns  (logic 3.785ns (29.696%)  route 8.960ns (70.304%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.521     3.043    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X13Y19         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.379     3.422 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[9]/Q
                         net (fo=1, routed)           4.015     7.436    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[9]
    SLICE_X76Y164        LUT3 (Prop_lut3_I1_O)        0.105     7.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[9]_INST_0/O
                         net (fo=1, routed)           4.945    12.487    pwm_out_OBUF[9]
    T6                   OBUF (Prop_obuf_I_O)         3.301    15.787 r  pwm_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.787    pwm_out[9]
    T6                                                                r  pwm_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.813ns  (logic 3.849ns (30.039%)  route 8.964ns (69.961%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.371     2.892    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X14Y73         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDCE (Prop_fdce_C_Q)         0.433     3.326 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[27]/Q
                         net (fo=1, routed)           4.344     7.669    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[27]
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.105     7.774 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[27]_INST_0/O
                         net (fo=1, routed)           4.620    12.395    pwm_out_OBUF[27]
    V5                   OBUF (Prop_obuf_I_O)         3.311    15.706 r  pwm_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.706    pwm_out[27]
    V5                                                                r  pwm_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.340ns  (logic 3.772ns (30.565%)  route 8.568ns (69.435%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.519     3.041    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X24Y30         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDCE (Prop_fdce_C_Q)         0.379     3.420 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[8]/Q
                         net (fo=1, routed)           4.951     8.370    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[8]
    SLICE_X74Y165        LUT3 (Prop_lut3_I1_O)        0.105     8.475 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[8]_INST_0/O
                         net (fo=1, routed)           3.617    12.093    pwm_out_OBUF[8]
    G6                   OBUF (Prop_obuf_I_O)         3.288    15.381 r  pwm_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.381    pwm_out[8]
    G6                                                                r  pwm_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 3.781ns (31.576%)  route 8.194ns (68.424%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.451     2.972    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X7Y87          FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.379     3.351 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[26]/Q
                         net (fo=1, routed)           3.490     6.842    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[26]
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.105     6.947 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[26]_INST_0/O
                         net (fo=1, routed)           4.704    11.651    pwm_out_OBUF[26]
    T8                   OBUF (Prop_obuf_I_O)         3.297    14.948 r  pwm_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.948    pwm_out[26]
    T8                                                                r  pwm_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.780ns  (logic 3.797ns (32.231%)  route 7.983ns (67.769%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.548     3.070    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y22         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y22         FDCE (Prop_fdce_C_Q)         0.379     3.449 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[25]/Q
                         net (fo=1, routed)           3.823     7.271    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[25]
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.105     7.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[25]_INST_0/O
                         net (fo=1, routed)           4.161    11.537    pwm_out_OBUF[25]
    V9                   OBUF (Prop_obuf_I_O)         3.313    14.850 r  pwm_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.850    pwm_out[25]
    V9                                                                r  pwm_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.724ns  (logic 3.789ns (32.313%)  route 7.936ns (67.687%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.511     3.033    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X71Y18         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.379     3.412 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[10]/Q
                         net (fo=1, routed)           4.272     7.684    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[10]
    SLICE_X76Y163        LUT3 (Prop_lut3_I1_O)        0.105     7.789 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[10]_INST_0/O
                         net (fo=1, routed)           3.664    11.453    pwm_out_OBUF[10]
    V6                   OBUF (Prop_obuf_I_O)         3.305    14.757 r  pwm_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.757    pwm_out[10]
    V6                                                                r  pwm_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.803ns  (logic 3.756ns (31.822%)  route 8.047ns (68.178%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.365     2.886    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X53Y61         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.379     3.265 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[18]/Q
                         net (fo=1, routed)           3.847     7.113    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[18]
    SLICE_X74Y165        LUT3 (Prop_lut3_I1_O)        0.105     7.218 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[18]_INST_0/O
                         net (fo=1, routed)           4.200    11.418    pwm_out_OBUF[18]
    N6                   OBUF (Prop_obuf_I_O)         3.272    14.690 r  pwm_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    14.690    pwm_out[18]
    N6                                                                r  pwm_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.665ns  (logic 3.788ns (32.477%)  route 7.876ns (67.523%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.445     2.966    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X73Y59         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y59         FDCE (Prop_fdce_C_Q)         0.379     3.345 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[12]/Q
                         net (fo=1, routed)           2.648     5.993    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[12]
    SLICE_X76Y163        LUT3 (Prop_lut3_I1_O)        0.105     6.098 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[12]_INST_0/O
                         net (fo=1, routed)           5.228    11.327    pwm_out_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         3.304    14.631 r  pwm_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.631    pwm_out[12]
    U7                                                                r  pwm_out[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/gpio_peripheral/level_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_buff_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.397ns (73.114%)  route 0.514ns (26.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.592     1.112    msys_i/serial_adc_pwm_top_0/U0/datapath/gpio_peripheral/s_axi_aclk
    SLICE_X80Y69         FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/gpio_peripheral/level_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y69         FDCE (Prop_fdce_C_Q)         0.164     1.276 r  msys_i/serial_adc_pwm_top_0/U0/datapath/gpio_peripheral/level_reg_reg/Q
                         net (fo=2, routed)           0.514     1.790    pwm_buff_en_OBUF
    P5                   OBUF (Prop_obuf_I_O)         1.233     3.024 r  pwm_buff_en_OBUF_inst/O
                         net (fo=0)                   0.000     3.024    pwm_buff_en
    P5                                                                r  pwm_buff_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_flash_io2_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 0.965ns (44.879%)  route 1.185ns (55.121%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.678     1.199    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y163         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y163         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)           1.185     2.525    spi_flash_io2_iobuf/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.349 r  spi_flash_io2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.349    spi_flash_io2_io
    L14                                                               r  spi_flash_io2_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_flash_ss_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 0.965ns (41.229%)  route 1.376ns (58.771%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.678     1.199    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y164         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/Q
                         net (fo=1, routed)           1.376     2.716    spi_flash_ss_iobuf/T
    L13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.540 r  spi_flash_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.540    spi_flash_ss_io
    L13                                                               r  spi_flash_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.425ns (58.858%)  route 0.996ns (41.142%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.663     1.184    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X75Y165        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y165        FDRE (Prop_fdre_C_Q)         0.141     1.325 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg14_reg[0]/Q
                         net (fo=2, routed)           0.185     1.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes[14]
    SLICE_X76Y163        LUT3 (Prop_lut3_I2_O)        0.045     1.555 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[14]_INST_0/O
                         net (fo=1, routed)           0.811     2.366    pwm_out_OBUF[14]
    C6                   OBUF (Prop_obuf_I_O)         1.239     3.605 r  pwm_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.605    pwm_out[14]
    C6                                                                r  pwm_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_flash_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 0.965ns (40.048%)  route 1.445ns (59.952%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.678     1.199    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y164         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/Q
                         net (fo=1, routed)           1.445     2.785    spi_flash_io0_iobuf/T
    K17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.609 r  spi_flash_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.609    spi_flash_io0_io
    K17                                                               r  spi_flash_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg21_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.434ns (58.389%)  route 1.022ns (41.611%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X76Y168        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg21_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y168        FDRE (Prop_fdre_C_Q)         0.164     1.345 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg21_reg[0]/Q
                         net (fo=2, routed)           0.188     1.533    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes[21]
    SLICE_X76Y167        LUT3 (Prop_lut3_I2_O)        0.045     1.578 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[21]_INST_0/O
                         net (fo=1, routed)           0.834     2.412    pwm_out_OBUF[21]
    E6                   OBUF (Prop_obuf_I_O)         1.225     3.638 r  pwm_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.638    pwm_out[21]
    E6                                                                r  pwm_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg31_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.456ns (57.461%)  route 1.078ns (42.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.659     1.180    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X80Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg31_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y169        FDRE (Prop_fdre_C_Q)         0.164     1.344 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg31_reg[0]/Q
                         net (fo=2, routed)           0.266     1.610    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes[31]
    SLICE_X79Y166        LUT3 (Prop_lut3_I2_O)        0.045     1.655 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[31]_INST_0/O
                         net (fo=1, routed)           0.812     2.467    pwm_out_OBUF[31]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.714 r  pwm_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.714    pwm_out[31]
    B6                                                                r  pwm_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.433ns (56.068%)  route 1.123ns (43.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.658     1.179    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X72Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y169        FDRE (Prop_fdre_C_Q)         0.141     1.320 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg5_reg[1]/Q
                         net (fo=2, routed)           0.228     1.548    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/inverts[5]
    SLICE_X72Y166        LUT3 (Prop_lut3_I0_O)        0.045     1.593 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[5]_INST_0/O
                         net (fo=1, routed)           0.895     2.488    pwm_out_OBUF[5]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.735 r  pwm_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.735    pwm_out[5]
    A6                                                                r  pwm_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.458ns (56.767%)  route 1.110ns (43.233%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.660     1.181    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X80Y168        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y168        FDRE (Prop_fdre_C_Q)         0.164     1.345 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg24_reg[1]/Q
                         net (fo=2, routed)           0.204     1.549    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/inverts[24]
    SLICE_X80Y167        LUT3 (Prop_lut3_I0_O)        0.045     1.594 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[24]_INST_0/O
                         net (fo=1, routed)           0.906     2.500    pwm_out_OBUF[24]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.749 r  pwm_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.749    pwm_out[24]
    B4                                                                r  pwm_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.422ns (55.316%)  route 1.149ns (44.684%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.658     1.179    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X75Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y170        FDRE (Prop_fdre_C_Q)         0.141     1.320 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg23_reg[1]/Q
                         net (fo=2, routed)           0.225     1.545    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/inverts[23]
    SLICE_X75Y166        LUT3 (Prop_lut3_I0_O)        0.045     1.590 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[23]_INST_0/O
                         net (fo=1, routed)           0.924     2.514    pwm_out_OBUF[23]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.750 r  pwm_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.750    pwm_out[23]
    C5                                                                r  pwm_out[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_serial_40meg
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_serial_40meg'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.833ns  (logic 3.488ns (32.197%)  route 7.345ns (67.803%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg fall edge)
                                                     12.500    12.500 f  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000    12.500 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    13.941    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    14.022 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          2.258    16.280    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X80Y179        LUT5 (Prop_lut5_I0_O)        0.105    16.385 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0/O
                         net (fo=1, routed)           3.647    20.031    scl_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.302    23.333 f  scl_OBUF_inst/O
                         net (fo=0)                   0.000    23.333    scl
    T5                                                                f  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 3.846ns (46.769%)  route 4.378ns (53.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.558     3.080    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y180        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDPE (Prop_fdpe_C_Q)         0.398     3.478 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/Q
                         net (fo=4, routed)           4.378     7.855    cs_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.448    11.304 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    11.304    cs
    U4                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 3.710ns (49.081%)  route 3.849ns (50.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     1.441    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.522 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.556     3.078    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y179        FDCE (Prop_fdce_C_Q)         0.433     3.511 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/Q
                         net (fo=2, routed)           3.849     7.360    sdi_OBUF
    N5                   OBUF (Prop_obuf_I_O)         3.277    10.637 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    sdi
    N5                                                                r  sdi (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.396ns (47.377%)  route 1.551ns (52.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.658     1.179    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X78Y179        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y179        FDCE (Prop_fdce_C_Q)         0.164     1.343 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/Q
                         net (fo=2, routed)           1.551     2.894    sdi_OBUF
    N5                   OBUF (Prop_obuf_I_O)         1.232     4.126 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000     4.126    sdi
    N5                                                                r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_serial_40meg'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.202ns  (logic 1.328ns (31.609%)  route 2.874ns (68.391%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.948     1.469    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X80Y179        LUT5 (Prop_lut5_I0_O)        0.045     1.514 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0/O
                         net (fo=1, routed)           1.431     2.945    scl_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.257     4.202 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     4.202    scl
    T5                                                                r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.331ns  (logic 1.477ns (44.346%)  route 1.854ns (55.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.495    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.521 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.659     1.180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X80Y180        FDPE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDPE (Prop_fdpe_C_Q)         0.148     1.328 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/Q
                         net (fo=4, routed)           1.854     3.182    cs_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.329     4.511 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.511    cs
    U4                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_msys_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_msys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 0.081ns (2.768%)  route 2.845ns (97.232%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.405     4.453    msys_i/clk_wiz_0/inst/clkfbout_buf_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_msys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.077ns (2.800%)  route 2.673ns (97.200%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.300    -0.986    msys_i/clk_wiz_0/inst/clkfbout_buf_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_main_100meg

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.535ns (24.806%)  route 4.654ns (75.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          1.056     6.189    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[11]/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.535ns (24.806%)  route 4.654ns (75.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          1.056     6.189    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[14]/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.535ns (24.806%)  route 4.654ns (75.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          1.056     6.189    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[15]/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.535ns (24.806%)  route 4.654ns (75.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          1.056     6.189    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.535ns (24.806%)  route 4.654ns (75.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          1.056     6.189    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.535ns (24.806%)  route 4.654ns (75.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          1.056     6.189    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[22]/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.535ns (24.806%)  route 4.654ns (75.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          1.056     6.189    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X8Y196         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[23]/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.039ns  (logic 1.535ns (25.420%)  route 4.504ns (74.580%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          0.906     6.039    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X11Y199        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.420     2.870    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X11Y199        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[5]/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.031ns  (logic 1.535ns (25.453%)  route 4.496ns (74.547%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.465     4.895    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X14Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.000 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6_1/O
                         net (fo=25, routed)          1.031     6.031    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[47]
    SLICE_X9Y199         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X9Y199         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/C

Slack:                    inf
  Source:                 i2s_ws
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.535ns (26.090%)  route 4.349ns (73.910%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  i2s_ws (IN)
                         net (fo=0)                   0.000     0.000    i2s_ws
    C1                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  i2s_ws_IBUF_inst/O
                         net (fo=5, routed)           3.598     5.028    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/lrclk_in
    SLICE_X15Y193        LUT6 (Prop_lut6_I0_O)        0.105     5.133 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/msys_i2s_receiv17_LUT6/O
                         net (fo=24, routed)          0.751     5.884    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]
    SLICE_X13Y198        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        1.419     2.869    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X13Y198        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_flash_io0_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  spi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  spi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.247    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.869     1.437    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io3_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  spi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io3_iobuf/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  spi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.249    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.868     1.436    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io2_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  spi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  spi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.251    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.868     1.436    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io1_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  spi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  spi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.257    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.869     1.437    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 esp32_mosi
                            (input port)
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  esp32_mosi (IN)
                         net (fo=0)                   0.000     0.000    esp32_mosi
    A1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  esp32_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.263    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y131        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.865     1.433    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y131        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 esp32_ss
                            (input port)
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPISEL_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.267ns (23.033%)  route 0.891ns (76.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  esp32_ss (IN)
                         net (fo=0)                   0.000     0.000    esp32_ss
    A3                   IBUF (Prop_ibuf_I_O)         0.267     0.267 r  esp32_ss_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.158    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spisel
    SLICE_X63Y168        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPISEL_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.912     1.481    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X63Y168        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPISEL_REG/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/PREQ
                            (internal pin)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.045ns (3.042%)  route 1.434ns (96.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/PREQ
                         net (fo=1, routed)           1.434     1.434    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/preq
    SLICE_X11Y155        LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.479    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal[0]_i_1_n_0
    SLICE_X11Y155        FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.928     1.497    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X11Y155        FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C

Slack:                    inf
  Source:                 i2s_scl
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSClkDelayed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.262ns (16.532%)  route 1.322ns (83.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  i2s_scl (IN)
                         net (fo=0)                   0.000     0.000    i2s_scl
    B1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i2s_scl_IBUF_inst/O
                         net (fo=7, routed)           1.322     1.583    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X14Y193        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSClkDelayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.928     1.497    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X14Y193        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSClkDelayed_reg/C

Slack:                    inf
  Source:                 esp32_sck
                            (input port)
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SCK_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.275ns (16.882%)  route 1.353ns (83.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  esp32_sck (IN)
                         net (fo=0)                   0.000     0.000    esp32_sck
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  esp32_sck_IBUF_inst/O
                         net (fo=1, routed)           1.353     1.628    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_i
    SLICE_X72Y165        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SCK_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.936     1.505    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X72Y165        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SCK_I_REG/C

Slack:                    inf
  Source:                 i2s_scl
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_main_100meg  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.307ns (18.542%)  route 1.348ns (81.458%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  i2s_scl (IN)
                         net (fo=0)                   0.000     0.000    i2s_scl
    B1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i2s_scl_IBUF_inst/O
                         net (fo=7, routed)           1.348     1.609    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X15Y193        LUT4 (Prop_lut4_I1_O)        0.045     1.654 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_i_1/O
                         net (fo=1, routed)           0.000     1.654    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_i_1_n_0
    SLICE_X15Y193        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_100meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9763, routed)        0.928     1.497    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X15Y193        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_serial_40meg

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdoa
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.549ns (29.855%)  route 3.641ns (70.145%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sdoa (IN)
                         net (fo=0)                   0.000     0.000    sdoa
    V2                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  sdoa_IBUF_inst/O
                         net (fo=1, routed)           3.641     5.085    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/sdoa
    SLICE_X77Y181        LUT2 (Prop_lut2_I0_O)        0.105     5.190 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.190    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/p_1_in[0]
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.442     2.892    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sdob
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.665ns  (logic 1.550ns (33.221%)  route 3.115ns (66.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  sdob (IN)
                         net (fo=0)                   0.000     0.000    sdob
    V1                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sdob_IBUF_inst/O
                         net (fo=1, routed)           3.115     4.560    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/sdob
    SLICE_X74Y182        LUT2 (Prop_lut2_I0_O)        0.105     4.665 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.665    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[0]_i_1_n_0
    SLICE_X74Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     1.374    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.451 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          1.443     2.893    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdob
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.326ns (18.190%)  route 1.467ns (81.810%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  sdob (IN)
                         net (fo=0)                   0.000     0.000    sdob
    V1                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  sdob_IBUF_inst/O
                         net (fo=1, routed)           1.467     1.748    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/sdob
    SLICE_X74Y182        LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg[0]_i_1_n_0
    SLICE_X74Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.934     1.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/clk_serial
    SLICE_X74Y182        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_b/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sdoa
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_serial_40meg  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.326ns (15.152%)  route 1.826ns (84.848%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sdoa (IN)
                         net (fo=0)                   0.000     0.000    sdoa
    V2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  sdoa_IBUF_inst/O
                         net (fo=1, routed)           1.826     2.107    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/sdoa
    SLICE_X77Y181        LUT2 (Prop_lut2_I0_O)        0.045     2.152 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.152    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/p_1_in[0]
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial_40meg rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.540    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.569 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=88, routed)          0.933     1.502    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/clk_serial
    SLICE_X77Y181        FDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_a/shift_reg_reg[0]/C





