$date
	Thu Mar 14 17:27:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module halfAdder_tb $end
$var wire 1 ! out $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module Adder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
0!
0"
0$
0#
#20
1!
1$
#30
0$
1#
#40
0!
1"
1$
#50
