\hypertarget{classMipsISA_1_1TLB}{
\section{クラス TLB}
\label{classMipsISA_1_1TLB}\index{MipsISA::TLB@{MipsISA::TLB}}
}


{\ttfamily \#include $<$tlb.hh$>$}TLBに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.6246cm]{classMipsISA_1_1TLB}
\end{center}
\end{figure}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef MipsTLBParams \hyperlink{classMipsISA_1_1TLB_a8fcac7e147ea0cf7183de360adcb6efe}{Params}
\item 
typedef MipsTLBParams \hyperlink{classMipsISA_1_1TLB_a8fcac7e147ea0cf7183de360adcb6efe}{Params}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classMipsISA_1_1TLB_acb886bd3c59f00c21be9ceaaf25dab97}{TLB} (const \hyperlink{classMipsISA_1_1TLB_a8fcac7e147ea0cf7183de360adcb6efe}{Params} $\ast$\hyperlink{namespaceMipsISA_a37d3f683959086eac7bcf24a002a9fb8}{p})
\item 
int \hyperlink{classMipsISA_1_1TLB_a4dd1511c095e58173f0f7b78eeded1fe}{probeEntry} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} vpn, uint8\_\-t) const 
\item 
\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} $\ast$ \hyperlink{classMipsISA_1_1TLB_a037665357bdcc33c860434de97a7e439}{getEntry} (unsigned) const 
\item 
virtual \hyperlink{classMipsISA_1_1TLB_a18a1722ab7889997b15fd7b9fc33c7ff}{$\sim$TLB} ()
\item 
void \hyperlink{classMipsISA_1_1TLB_a15b6c15c1be2ca4de3e65772a02aa29f}{takeOverFrom} (\hyperlink{classBaseTLB}{BaseTLB} $\ast$otlb)
\item 
int \hyperlink{classMipsISA_1_1TLB_ae121404a6cfcf714e05fe2231ce4c7fc}{getsize} () const 
\item 
\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} \& \hyperlink{classMipsISA_1_1TLB_ad4b919b0718938b6a12952a6d5fc658e}{index} (bool advance=true)
\item 
void \hyperlink{classMipsISA_1_1TLB_a3e394e68b30bef38db30203d2e4324d8}{insert} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceMipsISA_ac78d9788b3f9a366df64485c9afaf1b1}{vaddr}, \hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} \&pte)
\item 
void \hyperlink{classMipsISA_1_1TLB_ac8f8f13ac6850d331b331f6ed7fed5c8}{insertAt} (\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} \&pte, unsigned \hyperlink{TypeDefines_8hh_a39642de41f3574937f399f4fab25ba18}{Index}, int \_\-smallPages)
\item 
void \hyperlink{classMipsISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{flushAll} ()
\item 
void \hyperlink{classMipsISA_1_1TLB_a2d698ff909513b48a1263f8a5440e067}{demapPage} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceMipsISA_ac78d9788b3f9a366df64485c9afaf1b1}{vaddr}, uint64\_\-t asn)
\item 
void \hyperlink{classMipsISA_1_1TLB_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{classMipsISA_1_1TLB_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\item 
void \hyperlink{classMipsISA_1_1TLB_a4dc637449366fcdfc4e764cdf12d9b11}{regStats} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_ad54e01e3c0a1613098a76b7f92e5be93}{translateAtomic} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \hyperlink{namespaceMipsISA_ae317cde5969f1a58116b73ae0d8adec0}{mode})
\item 
void \hyperlink{classMipsISA_1_1TLB_ae52f7e465748883695d2b4f432a13652}{translateTiming} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classBaseTLB_1_1Translation}{Translation} $\ast$translation, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \hyperlink{namespaceMipsISA_ae317cde5969f1a58116b73ae0d8adec0}{mode})
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_a26658814c6c9034665aae19cf25545bb}{translateFunctional} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \hyperlink{namespaceMipsISA_ae317cde5969f1a58116b73ae0d8adec0}{mode})
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_ae199d95c42e036851a8a0543c6d6d2e3}{finalizePhysical} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \hyperlink{namespaceMipsISA_ae317cde5969f1a58116b73ae0d8adec0}{mode}) const 
\item 
\hyperlink{classMipsISA_1_1TLB_acb886bd3c59f00c21be9ceaaf25dab97}{TLB} (const \hyperlink{classMipsISA_1_1TLB_a8fcac7e147ea0cf7183de360adcb6efe}{Params} $\ast$\hyperlink{namespaceMipsISA_a37d3f683959086eac7bcf24a002a9fb8}{p})
\item 
int \hyperlink{classMipsISA_1_1TLB_a4dd1511c095e58173f0f7b78eeded1fe}{probeEntry} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} vpn, uint8\_\-t) const 
\item 
\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} $\ast$ \hyperlink{classMipsISA_1_1TLB_a2e0dd0d3ac6f571bfabd82a121e065af}{getEntry} (unsigned) const 
\item 
virtual \hyperlink{classMipsISA_1_1TLB_a73de9f05aa85f9da8bc42faff89d5833}{$\sim$TLB} ()
\item 
void \hyperlink{classMipsISA_1_1TLB_a15b6c15c1be2ca4de3e65772a02aa29f}{takeOverFrom} (\hyperlink{classBaseTLB}{BaseTLB} $\ast$otlb)
\item 
int \hyperlink{classMipsISA_1_1TLB_ae121404a6cfcf714e05fe2231ce4c7fc}{getsize} () const 
\item 
\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} \& \hyperlink{classMipsISA_1_1TLB_ac695a929cdc93bd1cc81c1c7f7c5d743}{index} (bool advance=true)
\item 
void \hyperlink{classMipsISA_1_1TLB_a3e394e68b30bef38db30203d2e4324d8}{insert} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceMipsISA_ac78d9788b3f9a366df64485c9afaf1b1}{vaddr}, \hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} \&pte)
\item 
void \hyperlink{classMipsISA_1_1TLB_ac8f8f13ac6850d331b331f6ed7fed5c8}{insertAt} (\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} \&pte, unsigned \hyperlink{TypeDefines_8hh_a39642de41f3574937f399f4fab25ba18}{Index}, int \_\-smallPages)
\item 
void \hyperlink{classMipsISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{flushAll} ()
\item 
void \hyperlink{classMipsISA_1_1TLB_a2d698ff909513b48a1263f8a5440e067}{demapPage} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceMipsISA_ac78d9788b3f9a366df64485c9afaf1b1}{vaddr}, uint64\_\-t asn)
\item 
void \hyperlink{classMipsISA_1_1TLB_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{classMipsISA_1_1TLB_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\item 
void \hyperlink{classMipsISA_1_1TLB_a4dc637449366fcdfc4e764cdf12d9b11}{regStats} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_ad54e01e3c0a1613098a76b7f92e5be93}{translateAtomic} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \hyperlink{namespaceMipsISA_ae317cde5969f1a58116b73ae0d8adec0}{mode})
\item 
void \hyperlink{classMipsISA_1_1TLB_ae52f7e465748883695d2b4f432a13652}{translateTiming} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classBaseTLB_1_1Translation}{Translation} $\ast$translation, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \hyperlink{namespaceMipsISA_ae317cde5969f1a58116b73ae0d8adec0}{mode})
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_a26658814c6c9034665aae19cf25545bb}{translateFunctional} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \hyperlink{namespaceMipsISA_ae317cde5969f1a58116b73ae0d8adec0}{mode})
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_ae199d95c42e036851a8a0543c6d6d2e3}{finalizePhysical} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \hyperlink{namespaceMipsISA_ae317cde5969f1a58116b73ae0d8adec0}{mode}) const 
\end{DoxyCompactItemize}
\subsection*{Static Public メソッド}
\begin{DoxyCompactItemize}
\item 
static bool \hyperlink{classMipsISA_1_1TLB_a3e576c3e0d39dfca708baea44ebf0617}{validVirtualAddress} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceMipsISA_ac78d9788b3f9a366df64485c9afaf1b1}{vaddr})
\item 
static \hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_a40ebca6d00905ad6f0ea93be1621a1bd}{checkCacheability} (\hyperlink{classRequest}{RequestPtr} \&req)
\item 
static bool \hyperlink{classMipsISA_1_1TLB_a3e576c3e0d39dfca708baea44ebf0617}{validVirtualAddress} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceMipsISA_ac78d9788b3f9a366df64485c9afaf1b1}{vaddr})
\item 
static \hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_a745813e9dbe31434a535773f4fd1396e}{checkCacheability} (\hyperlink{classRequest}{RequestPtr} \&req)
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{classMipsISA_1_1TLB_a005f53c9e1a19cb4bb0b792e490416b9}{smallPages}
\end{DoxyCompactItemize}
\subsection*{Protected 型}
\begin{DoxyCompactItemize}
\item 
typedef std::multimap$<$ \hyperlink{classm5_1_1params_1_1Addr}{Addr}, int $>$ \hyperlink{classMipsISA_1_1TLB_a18f97eb978c56b976c0eadbf9212d206}{PageTable}
\item 
typedef std::multimap$<$ \hyperlink{classm5_1_1params_1_1Addr}{Addr}, int $>$ \hyperlink{classMipsISA_1_1TLB_a18f97eb978c56b976c0eadbf9212d206}{PageTable}
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classMipsISA_1_1TLB_aeb5ba263cf2621ed26767046ab78a1dc}{nextnlu} ()
\item 
\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} $\ast$ \hyperlink{classMipsISA_1_1TLB_a68714a0d5f62e6b1d8520c5feddc33fb}{lookup} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} vpn, uint8\_\-t asn) const 
\item 
void \hyperlink{classMipsISA_1_1TLB_aeb5ba263cf2621ed26767046ab78a1dc}{nextnlu} ()
\item 
\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} $\ast$ \hyperlink{classMipsISA_1_1TLB_acf8939ee59401397cfe789c6edbf9be2}{lookup} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} vpn, uint8\_\-t asn) const 
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classPageTable}{PageTable} \hyperlink{classMipsISA_1_1TLB_a4d5c35d797dc31aad758dee75916238f}{lookupTable}
\item 
\hyperlink{structMipsISA_1_1PTE}{MipsISA::PTE} $\ast$ \hyperlink{classMipsISA_1_1TLB_ad68aa3f5866917e204c3a606df3b076a}{table}
\item 
int \hyperlink{classMipsISA_1_1TLB_a439227feff9d7f55384e8780cfc2eb82}{size}
\item 
int \hyperlink{classMipsISA_1_1TLB_a4a3ee7780f871ead437ece349ddc2147}{nlu}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classMipsISA_1_1TLB_a766fdbd2ab7d588c3c9fa426ce395ed6}{read\_\-hits}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classMipsISA_1_1TLB_a6fb393c9489d735739552c2a351f07f4}{read\_\-misses}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classMipsISA_1_1TLB_af50813bd757bd59aa3618aa99377760a}{read\_\-acv}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classMipsISA_1_1TLB_a2c9dc5a6baf7fbd1ae7fc00b0a57fe56}{read\_\-accesses}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classMipsISA_1_1TLB_ab3172bfd014e75dcad1b0a2a91de59dd}{write\_\-hits}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classMipsISA_1_1TLB_af8519a07f8f1f76c8fff9c9a1aaa4638}{write\_\-misses}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classMipsISA_1_1TLB_a764f5ef97bfcb1ba3ad05704de5a3a32}{write\_\-acv}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classMipsISA_1_1TLB_af3301e9dd0bb91de161b7bafefade7f3}{write\_\-accesses}
\item 
\hyperlink{classStats_1_1Formula}{Stats::Formula} \hyperlink{classMipsISA_1_1TLB_a224eed77bfb7a27359c9c3c1acbdbfaa}{hits}
\item 
\hyperlink{classStats_1_1Formula}{Stats::Formula} \hyperlink{classMipsISA_1_1TLB_a4b8b96257f1e97cd5730673f38f9571c}{misses}
\item 
\hyperlink{classStats_1_1Formula}{Stats::Formula} \hyperlink{classMipsISA_1_1TLB_a1929e1032289676f78e07e4c6bc55369}{accesses}
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_a072afd8ed455dade4c25a85510e5a4da}{translateInst} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_ad54aef66412f77e2a15a621a126dfb52}{translateData} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, bool write)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_a072afd8ed455dade4c25a85510e5a4da}{translateInst} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classMipsISA_1_1TLB_ad54aef66412f77e2a15a621a126dfb52}{translateData} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, bool write)
\end{DoxyCompactItemize}


\subsection{型定義}
\hypertarget{classMipsISA_1_1TLB_a18f97eb978c56b976c0eadbf9212d206}{
\index{MipsISA::TLB@{MipsISA::TLB}!PageTable@{PageTable}}
\index{PageTable@{PageTable}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{PageTable}]{\setlength{\rightskip}{0pt plus 5cm}typedef std::multimap$<${\bf Addr}, int$>$ {\bf PageTable}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a18f97eb978c56b976c0eadbf9212d206}
\hypertarget{classMipsISA_1_1TLB_a18f97eb978c56b976c0eadbf9212d206}{
\index{MipsISA::TLB@{MipsISA::TLB}!PageTable@{PageTable}}
\index{PageTable@{PageTable}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{PageTable}]{\setlength{\rightskip}{0pt plus 5cm}typedef std::multimap$<${\bf Addr}, int$>$ {\bf PageTable}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a18f97eb978c56b976c0eadbf9212d206}
\hypertarget{classMipsISA_1_1TLB_a8fcac7e147ea0cf7183de360adcb6efe}{
\index{MipsISA::TLB@{MipsISA::TLB}!Params@{Params}}
\index{Params@{Params}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef MipsTLBParams {\bf Params}}}
\label{classMipsISA_1_1TLB_a8fcac7e147ea0cf7183de360adcb6efe}


\hyperlink{classSimObject_a0f0761d2db586a23bb2a2880b8f387bb}{SimObject}を再定義しています。\hypertarget{classMipsISA_1_1TLB_a8fcac7e147ea0cf7183de360adcb6efe}{
\index{MipsISA::TLB@{MipsISA::TLB}!Params@{Params}}
\index{Params@{Params}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef MipsTLBParams {\bf Params}}}
\label{classMipsISA_1_1TLB_a8fcac7e147ea0cf7183de360adcb6efe}


\hyperlink{classSimObject_a0f0761d2db586a23bb2a2880b8f387bb}{SimObject}を再定義しています。

\subsection{コンストラクタとデストラクタ}
\hypertarget{classMipsISA_1_1TLB_acb886bd3c59f00c21be9ceaaf25dab97}{
\index{MipsISA::TLB@{MipsISA::TLB}!TLB@{TLB}}
\index{TLB@{TLB}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{TLB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TLB} (const {\bf Params} $\ast$ {\em p})}}
\label{classMipsISA_1_1TLB_acb886bd3c59f00c21be9ceaaf25dab97}



\begin{DoxyCode}
78     : BaseTLB(p), size(p->size), nlu(0)
79 {
80     table = new PTE[size];
81     memset(table, 0, sizeof(PTE[size]));
82     smallPages = 0;
83 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a18a1722ab7889997b15fd7b9fc33c7ff}{
\index{MipsISA::TLB@{MipsISA::TLB}!$\sim$TLB@{$\sim$TLB}}
\index{$\sim$TLB@{$\sim$TLB}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{$\sim$TLB}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf TLB} ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_a18a1722ab7889997b15fd7b9fc33c7ff}



\begin{DoxyCode}
86 {
87     if (table)
88         delete [] table;
89 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_acb886bd3c59f00c21be9ceaaf25dab97}{
\index{MipsISA::TLB@{MipsISA::TLB}!TLB@{TLB}}
\index{TLB@{TLB}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{TLB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TLB} (const {\bf Params} $\ast$ {\em p})}}
\label{classMipsISA_1_1TLB_acb886bd3c59f00c21be9ceaaf25dab97}
\hypertarget{classMipsISA_1_1TLB_a73de9f05aa85f9da8bc42faff89d5833}{
\index{MipsISA::TLB@{MipsISA::TLB}!$\sim$TLB@{$\sim$TLB}}
\index{$\sim$TLB@{$\sim$TLB}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{$\sim$TLB}]{\setlength{\rightskip}{0pt plus 5cm}virtual $\sim${\bf TLB} ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_a73de9f05aa85f9da8bc42faff89d5833}


\subsection{関数}
\hypertarget{classMipsISA_1_1TLB_a745813e9dbe31434a535773f4fd1396e}{
\index{MipsISA::TLB@{MipsISA::TLB}!checkCacheability@{checkCacheability}}
\index{checkCacheability@{checkCacheability}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{checkCacheability}]{\setlength{\rightskip}{0pt plus 5cm}static {\bf Fault} checkCacheability ({\bf RequestPtr} \& {\em req})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsISA_1_1TLB_a745813e9dbe31434a535773f4fd1396e}
\hypertarget{classMipsISA_1_1TLB_a40ebca6d00905ad6f0ea93be1621a1bd}{
\index{MipsISA::TLB@{MipsISA::TLB}!checkCacheability@{checkCacheability}}
\index{checkCacheability@{checkCacheability}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{checkCacheability}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} checkCacheability ({\bf RequestPtr} \& {\em req})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, static\mbox{]}}}}
\label{classMipsISA_1_1TLB_a40ebca6d00905ad6f0ea93be1621a1bd}



\begin{DoxyCode}
160 {
161     Addr VAddrUncacheable = 0xA0000000;
162     // In MIPS, cacheability is controlled by certain bits of the virtual
163     // address or by the TLB entry
164     if ((req->getVaddr() & VAddrUncacheable) == VAddrUncacheable) {
165         // mark request as uncacheable
166         req->setFlags(Request::UNCACHEABLE);
167     }
168     return NoFault;
169 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a2d698ff909513b48a1263f8a5440e067}{
\index{MipsISA::TLB@{MipsISA::TLB}!demapPage@{demapPage}}
\index{demapPage@{demapPage}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{demapPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1TLB_a2d698ff909513b48a1263f8a5440e067}



\begin{DoxyCode}
101     {
102         panic("demapPage unimplemented.\n");
103     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a2d698ff909513b48a1263f8a5440e067}{
\index{MipsISA::TLB@{MipsISA::TLB}!demapPage@{demapPage}}
\index{demapPage@{demapPage}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{demapPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1TLB_a2d698ff909513b48a1263f8a5440e067}



\begin{DoxyCode}
101     {
102         panic("demapPage unimplemented.\n");
103     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_ae199d95c42e036851a8a0543c6d6d2e3}{
\index{MipsISA::TLB@{MipsISA::TLB}!finalizePhysical@{finalizePhysical}}
\index{finalizePhysical@{finalizePhysical}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{finalizePhysical}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} finalizePhysical ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Mode} {\em mode}) const}}
\label{classMipsISA_1_1TLB_ae199d95c42e036851a8a0543c6d6d2e3}
\hypertarget{classMipsISA_1_1TLB_ae199d95c42e036851a8a0543c6d6d2e3}{
\index{MipsISA::TLB@{MipsISA::TLB}!finalizePhysical@{finalizePhysical}}
\index{finalizePhysical@{finalizePhysical}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{finalizePhysical}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} finalizePhysical ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Mode} {\em mode}) const}}
\label{classMipsISA_1_1TLB_ae199d95c42e036851a8a0543c6d6d2e3}



\begin{DoxyCode}
351 {
352     return NoFault;
353 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{
\index{MipsISA::TLB@{MipsISA::TLB}!flushAll@{flushAll}}
\index{flushAll@{flushAll}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{flushAll}]{\setlength{\rightskip}{0pt plus 5cm}void flushAll ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}
Remove all entries from the \hyperlink{classMipsISA_1_1TLB}{TLB} 

\hyperlink{classBaseTLB_a5958bc92949a47d1be1088468abdc006}{BaseTLB}を実装しています。\hypertarget{classMipsISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{
\index{MipsISA::TLB@{MipsISA::TLB}!flushAll@{flushAll}}
\index{flushAll@{flushAll}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{flushAll}]{\setlength{\rightskip}{0pt plus 5cm}void flushAll ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}
Remove all entries from the \hyperlink{classMipsISA_1_1TLB}{TLB} 

\hyperlink{classBaseTLB_a5958bc92949a47d1be1088468abdc006}{BaseTLB}を実装しています。


\begin{DoxyCode}
207 {
208     DPRINTF(TLB, "flushAll\n");
209     memset(table, 0, sizeof(PTE[size]));
210     lookupTable.clear();
211     nlu = 0;
212 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a2e0dd0d3ac6f571bfabd82a121e065af}{
\index{MipsISA::TLB@{MipsISA::TLB}!getEntry@{getEntry}}
\index{getEntry@{getEntry}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{getEntry}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MipsISA::PTE}$\ast$ getEntry (unsigned) const}}
\label{classMipsISA_1_1TLB_a2e0dd0d3ac6f571bfabd82a121e065af}
\hypertarget{classMipsISA_1_1TLB_a037665357bdcc33c860434de97a7e439}{
\index{MipsISA::TLB@{MipsISA::TLB}!getEntry@{getEntry}}
\index{getEntry@{getEntry}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{getEntry}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MipsISA::PTE} $\ast$ getEntry (unsigned {\em Index}) const}}
\label{classMipsISA_1_1TLB_a037665357bdcc33c860434de97a7e439}



\begin{DoxyCode}
124 {
125     // Make sure that Index is valid
126     assert(Index<size);
127     return &table[Index];
128 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_ae121404a6cfcf714e05fe2231ce4c7fc}{
\index{MipsISA::TLB@{MipsISA::TLB}!getsize@{getsize}}
\index{getsize@{getsize}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{getsize}]{\setlength{\rightskip}{0pt plus 5cm}int getsize () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1TLB_ae121404a6cfcf714e05fe2231ce4c7fc}



\begin{DoxyCode}
94 { return size; }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_ae121404a6cfcf714e05fe2231ce4c7fc}{
\index{MipsISA::TLB@{MipsISA::TLB}!getsize@{getsize}}
\index{getsize@{getsize}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{getsize}]{\setlength{\rightskip}{0pt plus 5cm}int getsize () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1TLB_ae121404a6cfcf714e05fe2231ce4c7fc}



\begin{DoxyCode}
94 { return size; }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_ac695a929cdc93bd1cc81c1c7f7c5d743}{
\index{MipsISA::TLB@{MipsISA::TLB}!index@{index}}
\index{index@{index}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MipsISA::PTE}\& index (bool {\em advance} = {\ttfamily true})}}
\label{classMipsISA_1_1TLB_ac695a929cdc93bd1cc81c1c7f7c5d743}
\hypertarget{classMipsISA_1_1TLB_ad4b919b0718938b6a12952a6d5fc658e}{
\index{MipsISA::TLB@{MipsISA::TLB}!index@{index}}
\index{index@{index}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MipsISA::PTE} \& index (bool {\em advance} = {\ttfamily true})}}
\label{classMipsISA_1_1TLB_ad4b919b0718938b6a12952a6d5fc658e}



\begin{DoxyCode}
358 {
359     PTE *pte = &table[nlu];
360 
361     if (advance)
362         nextnlu();
363 
364     return *pte;
365 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a3e394e68b30bef38db30203d2e4324d8}{
\index{MipsISA::TLB@{MipsISA::TLB}!insert@{insert}}
\index{insert@{insert}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{insert}]{\setlength{\rightskip}{0pt plus 5cm}void insert ({\bf Addr} {\em vaddr}, \/  {\bf MipsISA::PTE} \& {\em pte})}}
\label{classMipsISA_1_1TLB_a3e394e68b30bef38db30203d2e4324d8}
\hypertarget{classMipsISA_1_1TLB_a3e394e68b30bef38db30203d2e4324d8}{
\index{MipsISA::TLB@{MipsISA::TLB}!insert@{insert}}
\index{insert@{insert}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{insert}]{\setlength{\rightskip}{0pt plus 5cm}void insert ({\bf Addr} {\em vaddr}, \/  {\bf MipsISA::PTE} \& {\em pte})}}
\label{classMipsISA_1_1TLB_a3e394e68b30bef38db30203d2e4324d8}



\begin{DoxyCode}
201 {
202     fatal("TLB Insert not yet implemented\n");
203 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_ac8f8f13ac6850d331b331f6ed7fed5c8}{
\index{MipsISA::TLB@{MipsISA::TLB}!insertAt@{insertAt}}
\index{insertAt@{insertAt}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{insertAt}]{\setlength{\rightskip}{0pt plus 5cm}void insertAt ({\bf MipsISA::PTE} \& {\em pte}, \/  unsigned {\em Index}, \/  int {\em \_\-smallPages})}}
\label{classMipsISA_1_1TLB_ac8f8f13ac6850d331b331f6ed7fed5c8}
\hypertarget{classMipsISA_1_1TLB_ac8f8f13ac6850d331b331f6ed7fed5c8}{
\index{MipsISA::TLB@{MipsISA::TLB}!insertAt@{insertAt}}
\index{insertAt@{insertAt}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{insertAt}]{\setlength{\rightskip}{0pt plus 5cm}void insertAt ({\bf MipsISA::PTE} \& {\em pte}, \/  unsigned {\em Index}, \/  int {\em \_\-smallPages})}}
\label{classMipsISA_1_1TLB_ac8f8f13ac6850d331b331f6ed7fed5c8}



\begin{DoxyCode}
173 {
174     smallPages = _smallPages;
175     if (Index > size) {
176         warn("Attempted to write at index (%d) beyond TLB size (%d)",
177                 Index, size);
178     } else {
179         // Update TLB
180         DPRINTF(TLB, "TLB[%d]: %x %x %x %x\n",
181                 Index, pte.Mask << 11,
182                 ((pte.VPN << 11) | pte.asid),
183                 ((pte.PFN0 << 6) | (pte.C0 << 3) |
184                  (pte.D0 << 2) | (pte.V0 <<1) | pte.G),
185                 ((pte.PFN1 <<6) | (pte.C1 << 3) |
186                  (pte.D1 << 2) | (pte.V1 <<1) | pte.G));
187         if (table[Index].V0 || table[Index].V1) {
188             // Previous entry is valid
189             PageTable::iterator i = lookupTable.find(table[Index].VPN);
190             lookupTable.erase(i);
191         }
192         table[Index]=pte;
193         // Update fast lookup table
194         lookupTable.insert(make_pair(table[Index].VPN, Index));
195     }
196 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_acf8939ee59401397cfe789c6edbf9be2}{
\index{MipsISA::TLB@{MipsISA::TLB}!lookup@{lookup}}
\index{lookup@{lookup}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{lookup}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MipsISA::PTE}$\ast$ lookup ({\bf Addr} {\em vpn}, \/  uint8\_\-t {\em asn}) const\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_acf8939ee59401397cfe789c6edbf9be2}
\hypertarget{classMipsISA_1_1TLB_a68714a0d5f62e6b1d8520c5feddc33fb}{
\index{MipsISA::TLB@{MipsISA::TLB}!lookup@{lookup}}
\index{lookup@{lookup}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{lookup}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MipsISA::PTE} $\ast$ lookup ({\bf Addr} {\em vpn}, \/  uint8\_\-t {\em asn}) const\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a68714a0d5f62e6b1d8520c5feddc33fb}



\begin{DoxyCode}
94 {
95     // assume not found...
96     PTE *retval = NULL;
97     PageTable::const_iterator i = lookupTable.find(vpn);
98     if (i != lookupTable.end()) {
99         while (i->first == vpn) {
100             int index = i->second;
101             PTE *pte = &table[index];
102 
103             /* 1KB TLB Lookup code - from MIPS ARM Volume III - Rev. 2.50 */
104             Addr Mask = pte->Mask;
105             Addr InvMask = ~Mask;
106             Addr VPN  = pte->VPN;
107             if (((vpn & InvMask) == (VPN & InvMask)) &&
108                     (pte->G  || (asn == pte->asid))) {
109                 // We have a VPN + ASID Match
110                 retval = pte;
111                 break;
112             }
113             ++i;
114         }
115     }
116 
117     DPRINTF(TLB, "lookup %#x, asn %#x -> %s ppn %#x\n", vpn, (int)asn,
118             retval ? "hit" : "miss", retval ? retval->PFN1 : 0);
119     return retval;
120 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_aeb5ba263cf2621ed26767046ab78a1dc}{
\index{MipsISA::TLB@{MipsISA::TLB}!nextnlu@{nextnlu}}
\index{nextnlu@{nextnlu}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{nextnlu}]{\setlength{\rightskip}{0pt plus 5cm}void nextnlu ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_aeb5ba263cf2621ed26767046ab78a1dc}



\begin{DoxyCode}
68 { if (++nlu >= size) nlu = 0; }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_aeb5ba263cf2621ed26767046ab78a1dc}{
\index{MipsISA::TLB@{MipsISA::TLB}!nextnlu@{nextnlu}}
\index{nextnlu@{nextnlu}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{nextnlu}]{\setlength{\rightskip}{0pt plus 5cm}void nextnlu ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_aeb5ba263cf2621ed26767046ab78a1dc}



\begin{DoxyCode}
68 { if (++nlu >= size) nlu = 0; }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a4dd1511c095e58173f0f7b78eeded1fe}{
\index{MipsISA::TLB@{MipsISA::TLB}!probeEntry@{probeEntry}}
\index{probeEntry@{probeEntry}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{probeEntry}]{\setlength{\rightskip}{0pt plus 5cm}int probeEntry ({\bf Addr} {\em vpn}, \/  uint8\_\-t) const}}
\label{classMipsISA_1_1TLB_a4dd1511c095e58173f0f7b78eeded1fe}
\hypertarget{classMipsISA_1_1TLB_a4dd1511c095e58173f0f7b78eeded1fe}{
\index{MipsISA::TLB@{MipsISA::TLB}!probeEntry@{probeEntry}}
\index{probeEntry@{probeEntry}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{probeEntry}]{\setlength{\rightskip}{0pt plus 5cm}int probeEntry ({\bf Addr} {\em vpn}, \/  uint8\_\-t {\em asn}) const}}
\label{classMipsISA_1_1TLB_a4dd1511c095e58173f0f7b78eeded1fe}



\begin{DoxyCode}
132 {
133     // assume not found...
134     int Ind = -1;
135     PageTable::const_iterator i = lookupTable.find(vpn);
136     if (i != lookupTable.end()) {
137         while (i->first == vpn) {
138             int index = i->second;
139             PTE *pte = &table[index];
140 
141             /* 1KB TLB Lookup code - from MIPS ARM Volume III - Rev. 2.50 */
142             Addr Mask = pte->Mask;
143             Addr InvMask = ~Mask;
144             Addr VPN = pte->VPN;
145             if (((vpn & InvMask) == (VPN & InvMask)) &&
146                     (pte->G  || (asn == pte->asid))) {
147                 // We have a VPN + ASID Match
148                 Ind = index;
149                 break;
150             }
151             ++i;
152         }
153     }
154     DPRINTF(MipsPRA,"VPN: %x, asid: %d, Result of TLBP: %d\n",vpn,asn,Ind);
155     return Ind;
156 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a4dc637449366fcdfc4e764cdf12d9b11}{
\index{MipsISA::TLB@{MipsISA::TLB}!regStats@{regStats}}
\index{regStats@{regStats}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{regStats}]{\setlength{\rightskip}{0pt plus 5cm}void regStats ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_a4dc637449366fcdfc4e764cdf12d9b11}
\hyperlink{classRegister}{Register} statistics for this object. 

\hyperlink{classSimObject_a4dc637449366fcdfc4e764cdf12d9b11}{SimObject}を再定義しています。\hypertarget{classMipsISA_1_1TLB_a4dc637449366fcdfc4e764cdf12d9b11}{
\index{MipsISA::TLB@{MipsISA::TLB}!regStats@{regStats}}
\index{regStats@{regStats}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{regStats}]{\setlength{\rightskip}{0pt plus 5cm}void regStats ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_a4dc637449366fcdfc4e764cdf12d9b11}
\hyperlink{classRegister}{Register} statistics for this object. 

\hyperlink{classSimObject_a4dc637449366fcdfc4e764cdf12d9b11}{SimObject}を再定義しています。


\begin{DoxyCode}
242 {
243     read_hits
244         .name(name() + ".read_hits")
245         .desc("DTB read hits")
246         ;
247 
248     read_misses
249         .name(name() + ".read_misses")
250         .desc("DTB read misses")
251         ;
252 
253 
254     read_accesses
255         .name(name() + ".read_accesses")
256         .desc("DTB read accesses")
257         ;
258 
259     write_hits
260         .name(name() + ".write_hits")
261         .desc("DTB write hits")
262         ;
263 
264     write_misses
265         .name(name() + ".write_misses")
266         .desc("DTB write misses")
267         ;
268 
269 
270     write_accesses
271         .name(name() + ".write_accesses")
272         .desc("DTB write accesses")
273         ;
274 
275     hits
276         .name(name() + ".hits")
277         .desc("DTB hits")
278         ;
279 
280     misses
281         .name(name() + ".misses")
282         .desc("DTB misses")
283         ;
284 
285     accesses
286         .name(name() + ".accesses")
287         .desc("DTB accesses")
288         ;
289 
290     hits = read_hits + write_hits;
291     misses = read_misses + write_misses;
292     accesses = read_accesses + write_accesses;
293 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a53e036786d17361be4c7320d39c99b84}{
\index{MipsISA::TLB@{MipsISA::TLB}!serialize@{serialize}}
\index{serialize@{serialize}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_a53e036786d17361be4c7320d39c99b84}


\hyperlink{classSerializable_ad6272f80ae37e8331e3969b3f072a801}{Serializable}を再定義しています。\hypertarget{classMipsISA_1_1TLB_a53e036786d17361be4c7320d39c99b84}{
\index{MipsISA::TLB@{MipsISA::TLB}!serialize@{serialize}}
\index{serialize@{serialize}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_a53e036786d17361be4c7320d39c99b84}


\hyperlink{classSerializable_ad6272f80ae37e8331e3969b3f072a801}{Serializable}を再定義しています。\hypertarget{classMipsISA_1_1TLB_a15b6c15c1be2ca4de3e65772a02aa29f}{
\index{MipsISA::TLB@{MipsISA::TLB}!takeOverFrom@{takeOverFrom}}
\index{takeOverFrom@{takeOverFrom}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{takeOverFrom}]{\setlength{\rightskip}{0pt plus 5cm}void takeOverFrom ({\bf BaseTLB} $\ast$ {\em otlb})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1TLB_a15b6c15c1be2ca4de3e65772a02aa29f}



\begin{DoxyCode}
91 {}
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a15b6c15c1be2ca4de3e65772a02aa29f}{
\index{MipsISA::TLB@{MipsISA::TLB}!takeOverFrom@{takeOverFrom}}
\index{takeOverFrom@{takeOverFrom}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{takeOverFrom}]{\setlength{\rightskip}{0pt plus 5cm}void takeOverFrom ({\bf BaseTLB} $\ast$ {\em otlb})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1TLB_a15b6c15c1be2ca4de3e65772a02aa29f}



\begin{DoxyCode}
91 {}
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_ad54e01e3c0a1613098a76b7f92e5be93}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateAtomic@{translateAtomic}}
\index{translateAtomic@{translateAtomic}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateAtomic}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} translateAtomic ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Mode} {\em mode})}}
\label{classMipsISA_1_1TLB_ad54e01e3c0a1613098a76b7f92e5be93}
\hypertarget{classMipsISA_1_1TLB_ad54e01e3c0a1613098a76b7f92e5be93}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateAtomic@{translateAtomic}}
\index{translateAtomic@{translateAtomic}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateAtomic}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} translateAtomic ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Mode} {\em mode})}}
\label{classMipsISA_1_1TLB_ad54e01e3c0a1613098a76b7f92e5be93}



\begin{DoxyCode}
327 {
328     if (mode == Execute)
329         return translateInst(req, tc);
330     else
331         return translateData(req, tc, mode == Write);
332 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_ad54aef66412f77e2a15a621a126dfb52}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateData@{translateData}}
\index{translateData@{translateData}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateData}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} translateData ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  bool {\em write})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classMipsISA_1_1TLB_ad54aef66412f77e2a15a621a126dfb52}
\hypertarget{classMipsISA_1_1TLB_ad54aef66412f77e2a15a621a126dfb52}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateData@{translateData}}
\index{translateData@{translateData}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateData}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} translateData ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  bool {\em write})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classMipsISA_1_1TLB_ad54aef66412f77e2a15a621a126dfb52}



\begin{DoxyCode}
312 {
313     if (FullSystem)
314         panic("translateData not implemented in MIPS.\n");
315 
316     Process * p = tc->getProcessPtr();
317 
318     Fault fault = p->pTable->translate(req);
319     if (fault != NoFault)
320         return fault;
321 
322     return NoFault;
323 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a26658814c6c9034665aae19cf25545bb}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateFunctional@{translateFunctional}}
\index{translateFunctional@{translateFunctional}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateFunctional}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} translateFunctional ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Mode} {\em mode})}}
\label{classMipsISA_1_1TLB_a26658814c6c9034665aae19cf25545bb}
Function stub for \hyperlink{classCheckerCPU}{CheckerCPU} compilation issues. MIPS does not support the \hyperlink{classChecker}{Checker} model at the moment. \hypertarget{classMipsISA_1_1TLB_a26658814c6c9034665aae19cf25545bb}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateFunctional@{translateFunctional}}
\index{translateFunctional@{translateFunctional}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateFunctional}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} translateFunctional ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Mode} {\em mode})}}
\label{classMipsISA_1_1TLB_a26658814c6c9034665aae19cf25545bb}
Function stub for \hyperlink{classCheckerCPU}{CheckerCPU} compilation issues. MIPS does not support the \hyperlink{classChecker}{Checker} model at the moment. 


\begin{DoxyCode}
344 {
345     panic("Not implemented\n");
346     return NoFault;
347 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_a072afd8ed455dade4c25a85510e5a4da}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateInst@{translateInst}}
\index{translateInst@{translateInst}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} translateInst ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classMipsISA_1_1TLB_a072afd8ed455dade4c25a85510e5a4da}
\hypertarget{classMipsISA_1_1TLB_a072afd8ed455dade4c25a85510e5a4da}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateInst@{translateInst}}
\index{translateInst@{translateInst}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} translateInst ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classMipsISA_1_1TLB_a072afd8ed455dade4c25a85510e5a4da}



\begin{DoxyCode}
297 {
298     if (FullSystem)
299         panic("translateInst not implemented in MIPS.\n");
300 
301     Process * p = tc->getProcessPtr();
302 
303     Fault fault = p->pTable->translate(req);
304     if (fault != NoFault)
305         return fault;
306 
307     return NoFault;
308 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_ae52f7e465748883695d2b4f432a13652}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateTiming@{translateTiming}}
\index{translateTiming@{translateTiming}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateTiming}]{\setlength{\rightskip}{0pt plus 5cm}void translateTiming ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Translation} $\ast$ {\em translation}, \/  {\bf Mode} {\em mode})}}
\label{classMipsISA_1_1TLB_ae52f7e465748883695d2b4f432a13652}
\hypertarget{classMipsISA_1_1TLB_ae52f7e465748883695d2b4f432a13652}{
\index{MipsISA::TLB@{MipsISA::TLB}!translateTiming@{translateTiming}}
\index{translateTiming@{translateTiming}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{translateTiming}]{\setlength{\rightskip}{0pt plus 5cm}void translateTiming ({\bf RequestPtr} {\em req}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Translation} $\ast$ {\em translation}, \/  {\bf Mode} {\em mode})}}
\label{classMipsISA_1_1TLB_ae52f7e465748883695d2b4f432a13652}



\begin{DoxyCode}
337 {
338     assert(translation);
339     translation->finish(translateAtomic(req, tc, mode), req, tc, mode);
340 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TLB_af22e5d6d660b97db37003ac61ac4ee49}{
\index{MipsISA::TLB@{MipsISA::TLB}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_af22e5d6d660b97db37003ac61ac4ee49}


\hyperlink{classSerializable_af100c4e9feabf3cd918619c88c718387}{Serializable}を再定義しています。\hypertarget{classMipsISA_1_1TLB_af22e5d6d660b97db37003ac61ac4ee49}{
\index{MipsISA::TLB@{MipsISA::TLB}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1TLB_af22e5d6d660b97db37003ac61ac4ee49}


\hyperlink{classSerializable_af100c4e9feabf3cd918619c88c718387}{Serializable}を再定義しています。\hypertarget{classMipsISA_1_1TLB_a3e576c3e0d39dfca708baea44ebf0617}{
\index{MipsISA::TLB@{MipsISA::TLB}!validVirtualAddress@{validVirtualAddress}}
\index{validVirtualAddress@{validVirtualAddress}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{validVirtualAddress}]{\setlength{\rightskip}{0pt plus 5cm}static bool validVirtualAddress ({\bf Addr} {\em vaddr})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsISA_1_1TLB_a3e576c3e0d39dfca708baea44ebf0617}
\hypertarget{classMipsISA_1_1TLB_a3e576c3e0d39dfca708baea44ebf0617}{
\index{MipsISA::TLB@{MipsISA::TLB}!validVirtualAddress@{validVirtualAddress}}
\index{validVirtualAddress@{validVirtualAddress}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{validVirtualAddress}]{\setlength{\rightskip}{0pt plus 5cm}static bool validVirtualAddress ({\bf Addr} {\em vaddr})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsISA_1_1TLB_a3e576c3e0d39dfca708baea44ebf0617}


\subsection{変数}
\hypertarget{classMipsISA_1_1TLB_a1929e1032289676f78e07e4c6bc55369}{
\index{MipsISA::TLB@{MipsISA::TLB}!accesses@{accesses}}
\index{accesses@{accesses}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{accesses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Formula} {\bf accesses}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a1929e1032289676f78e07e4c6bc55369}
\hypertarget{classMipsISA_1_1TLB_a224eed77bfb7a27359c9c3c1acbdbfaa}{
\index{MipsISA::TLB@{MipsISA::TLB}!hits@{hits}}
\index{hits@{hits}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{hits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Formula} {\bf hits}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a224eed77bfb7a27359c9c3c1acbdbfaa}
\hypertarget{classMipsISA_1_1TLB_a4d5c35d797dc31aad758dee75916238f}{
\index{MipsISA::TLB@{MipsISA::TLB}!lookupTable@{lookupTable}}
\index{lookupTable@{lookupTable}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{lookupTable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PageTable} {\bf lookupTable}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a4d5c35d797dc31aad758dee75916238f}
\hypertarget{classMipsISA_1_1TLB_a4b8b96257f1e97cd5730673f38f9571c}{
\index{MipsISA::TLB@{MipsISA::TLB}!misses@{misses}}
\index{misses@{misses}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{misses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Formula} {\bf misses}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a4b8b96257f1e97cd5730673f38f9571c}
\hypertarget{classMipsISA_1_1TLB_a4a3ee7780f871ead437ece349ddc2147}{
\index{MipsISA::TLB@{MipsISA::TLB}!nlu@{nlu}}
\index{nlu@{nlu}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{nlu}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf nlu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a4a3ee7780f871ead437ece349ddc2147}
\hypertarget{classMipsISA_1_1TLB_a2c9dc5a6baf7fbd1ae7fc00b0a57fe56}{
\index{MipsISA::TLB@{MipsISA::TLB}!read\_\-accesses@{read\_\-accesses}}
\index{read\_\-accesses@{read\_\-accesses}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{read\_\-accesses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf read\_\-accesses}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a2c9dc5a6baf7fbd1ae7fc00b0a57fe56}
\hypertarget{classMipsISA_1_1TLB_af50813bd757bd59aa3618aa99377760a}{
\index{MipsISA::TLB@{MipsISA::TLB}!read\_\-acv@{read\_\-acv}}
\index{read\_\-acv@{read\_\-acv}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{read\_\-acv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf read\_\-acv}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_af50813bd757bd59aa3618aa99377760a}
\hypertarget{classMipsISA_1_1TLB_a766fdbd2ab7d588c3c9fa426ce395ed6}{
\index{MipsISA::TLB@{MipsISA::TLB}!read\_\-hits@{read\_\-hits}}
\index{read\_\-hits@{read\_\-hits}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{read\_\-hits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf read\_\-hits}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a766fdbd2ab7d588c3c9fa426ce395ed6}
\hypertarget{classMipsISA_1_1TLB_a6fb393c9489d735739552c2a351f07f4}{
\index{MipsISA::TLB@{MipsISA::TLB}!read\_\-misses@{read\_\-misses}}
\index{read\_\-misses@{read\_\-misses}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{read\_\-misses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf read\_\-misses}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a6fb393c9489d735739552c2a351f07f4}
\hypertarget{classMipsISA_1_1TLB_a439227feff9d7f55384e8780cfc2eb82}{
\index{MipsISA::TLB@{MipsISA::TLB}!size@{size}}
\index{size@{size}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{size}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf size}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a439227feff9d7f55384e8780cfc2eb82}
\hypertarget{classMipsISA_1_1TLB_a005f53c9e1a19cb4bb0b792e490416b9}{
\index{MipsISA::TLB@{MipsISA::TLB}!smallPages@{smallPages}}
\index{smallPages@{smallPages}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{smallPages}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf smallPages}}}
\label{classMipsISA_1_1TLB_a005f53c9e1a19cb4bb0b792e490416b9}
\hypertarget{classMipsISA_1_1TLB_ad68aa3f5866917e204c3a606df3b076a}{
\index{MipsISA::TLB@{MipsISA::TLB}!table@{table}}
\index{table@{table}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{table}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MipsISA::PTE} $\ast$ {\bf table}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_ad68aa3f5866917e204c3a606df3b076a}
\hypertarget{classMipsISA_1_1TLB_af3301e9dd0bb91de161b7bafefade7f3}{
\index{MipsISA::TLB@{MipsISA::TLB}!write\_\-accesses@{write\_\-accesses}}
\index{write\_\-accesses@{write\_\-accesses}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{write\_\-accesses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf write\_\-accesses}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_af3301e9dd0bb91de161b7bafefade7f3}
\hypertarget{classMipsISA_1_1TLB_a764f5ef97bfcb1ba3ad05704de5a3a32}{
\index{MipsISA::TLB@{MipsISA::TLB}!write\_\-acv@{write\_\-acv}}
\index{write\_\-acv@{write\_\-acv}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{write\_\-acv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf write\_\-acv}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_a764f5ef97bfcb1ba3ad05704de5a3a32}
\hypertarget{classMipsISA_1_1TLB_ab3172bfd014e75dcad1b0a2a91de59dd}{
\index{MipsISA::TLB@{MipsISA::TLB}!write\_\-hits@{write\_\-hits}}
\index{write\_\-hits@{write\_\-hits}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{write\_\-hits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf write\_\-hits}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_ab3172bfd014e75dcad1b0a2a91de59dd}
\hypertarget{classMipsISA_1_1TLB_af8519a07f8f1f76c8fff9c9a1aaa4638}{
\index{MipsISA::TLB@{MipsISA::TLB}!write\_\-misses@{write\_\-misses}}
\index{write\_\-misses@{write\_\-misses}!MipsISA::TLB@{MipsISA::TLB}}
\subsubsection[{write\_\-misses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf write\_\-misses}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classMipsISA_1_1TLB_af8519a07f8f1f76c8fff9c9a1aaa4638}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/mips/\hyperlink{arch_2mips_2tlb_8hh}{tlb.hh}\item 
arch/miqs/\hyperlink{arch_2miqs_2tlb_8hh}{tlb.hh}\item 
arch/mips/\hyperlink{arch_2mips_2tlb_8cc}{tlb.cc}\item 
arch/miqs/\hyperlink{arch_2miqs_2tlb_8cc}{tlb.cc}\end{DoxyCompactItemize}
