$date
	Wed Apr 10 02:29:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module scp_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " rst_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 6 # opcode [5:0] $end
$var wire 32 $ instr [31:0] $end
$var wire 1 % halt_signal $end
$var reg 32 & pc [31:0] $end
$scope module control_rom $end
$var wire 6 ' opcode [5:0] $end
$var reg 1 % halt $end
$upscope $end
$scope module imem $end
$var wire 32 ( addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 32 ) instr [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
1%
b0 $
b0 #
1"
0!
$end
