verilog work "../seven_seg.v"
