{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549760342280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549760342290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 09 16:59:02 2019 " "Processing started: Sat Feb 09 16:59:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549760342290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760342290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcdaddsub -c bcdaddsub " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcdaddsub -c bcdaddsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760342290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549760342981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549760342981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdaddsub-n " "Found design unit 1: bcdaddsub-n" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549760353301 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdaddsub " "Found entity 1: bcdaddsub" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549760353301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcdaddsub " "Elaborating entity \"bcdaddsub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a bcdaddsub.vhd(30) " "VHDL Process Statement warning at bcdaddsub.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a bcdaddsub.vhd(44) " "VHDL Process Statement warning at bcdaddsub.vhd(44): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b bcdaddsub.vhd(60) " "VHDL Process Statement warning at bcdaddsub.vhd(60): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b bcdaddsub.vhd(74) " "VHDL Process Statement warning at bcdaddsub.vhd(74): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d1 bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"d1\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d2 bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"d2\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d3 bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"d3\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d4 bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"d4\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin bcdaddsub.vhd(132) " "VHDL Process Statement warning at bcdaddsub.vhd(132): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp0 bcdaddsub.vhd(133) " "VHDL Process Statement warning at bcdaddsub.vhd(133): signal \"sum_temp0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp0 bcdaddsub.vhd(135) " "VHDL Process Statement warning at bcdaddsub.vhd(135): signal \"sum_temp0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp0 bcdaddsub.vhd(140) " "VHDL Process Statement warning at bcdaddsub.vhd(140): signal \"sum_temp0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum0 bcdaddsub.vhd(143) " "VHDL Process Statement warning at bcdaddsub.vhd(143): signal \"sum0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry bcdaddsub.vhd(157) " "VHDL Process Statement warning at bcdaddsub.vhd(157): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp1 bcdaddsub.vhd(158) " "VHDL Process Statement warning at bcdaddsub.vhd(158): signal \"sum_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp1 bcdaddsub.vhd(160) " "VHDL Process Statement warning at bcdaddsub.vhd(160): signal \"sum_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW9 bcdaddsub.vhd(160) " "VHDL Process Statement warning at bcdaddsub.vhd(160): signal \"SW9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp1 bcdaddsub.vhd(165) " "VHDL Process Statement warning at bcdaddsub.vhd(165): signal \"sum_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum1 bcdaddsub.vhd(168) " "VHDL Process Statement warning at bcdaddsub.vhd(168): signal \"sum1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow bcdaddsub.vhd(192) " "VHDL Process Statement warning at bcdaddsub.vhd(192): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[7\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[7\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760353341 "|bcdaddsub"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549760353841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549760354091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549760354091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549760354141 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549760354141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549760354141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549760354141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549760354161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 09 16:59:14 2019 " "Processing ended: Sat Feb 09 16:59:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549760354161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549760354161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549760354161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549760354161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1549760355651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549760355661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 09 16:59:15 2019 " "Processing started: Sat Feb 09 16:59:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549760355661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1549760355661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bcdaddsub -c bcdaddsub " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bcdaddsub -c bcdaddsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1549760355661 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1549760355911 ""}
{ "Info" "0" "" "Project  = bcdaddsub" {  } {  } 0 0 "Project  = bcdaddsub" 0 0 "Fitter" 0 0 1549760355911 ""}
{ "Info" "0" "" "Revision = bcdaddsub" {  } {  } 0 0 "Revision = bcdaddsub" 0 0 "Fitter" 0 0 1549760355911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549760356051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549760356051 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bcdaddsub 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"bcdaddsub\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549760356061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549760356111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549760356111 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1549760356391 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549760356441 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549760356791 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1549760360741 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549760360771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549760360780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549760360780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549760360780 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1549760360780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1549760360780 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549760360780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549760360780 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1549760360780 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549760360780 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549760360811 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1549760363790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bcdaddsub.sdc " "Synopsys Design Constraints File file not found: 'bcdaddsub.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1549760363790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549760363800 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1549760363800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549760363800 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1549760363800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549760363800 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1549760363870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549760365190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549760366510 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549760366851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549760366851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549760367861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549760370650 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549760370650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1549760372070 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1549760372070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549760372080 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549760373361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549760373381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549760373790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549760373790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549760374191 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549760376201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/output_files/bcdaddsub.fit.smsg " "Generated suppressed messages file C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 Amy/output_files/bcdaddsub.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549760376421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5846 " "Peak virtual memory: 5846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549760376861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 09 16:59:36 2019 " "Processing ended: Sat Feb 09 16:59:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549760376861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549760376861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549760376861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549760376861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1549760378061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549760378070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 09 16:59:37 2019 " "Processing started: Sat Feb 09 16:59:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549760378070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1549760378070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bcdaddsub -c bcdaddsub " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bcdaddsub -c bcdaddsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1549760378070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1549760378931 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1549760381321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549760381521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 09 16:59:41 2019 " "Processing ended: Sat Feb 09 16:59:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549760381521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549760381521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549760381521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1549760381521 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1549760382230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1549760382921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549760382930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 09 16:59:42 2019 " "Processing started: Sat Feb 09 16:59:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549760382930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1549760382930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bcdaddsub -c bcdaddsub " "Command: quartus_sta bcdaddsub -c bcdaddsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1549760382930 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1549760383120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1549760383960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1549760383960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760384000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760384000 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1549760384300 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bcdaddsub.sdc " "Synopsys Design Constraints File file not found: 'bcdaddsub.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1549760384321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760384321 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY1 KEY1 " "create_clock -period 1.000 -name KEY1 KEY1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549760384321 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549760384321 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1549760384321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549760384321 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1549760384321 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1549760384331 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549760384350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549760384350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.592 " "Worst-case setup slack is -2.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.592             -56.563 KEY1  " "   -2.592             -56.563 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760384371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.624 " "Worst-case hold slack is 0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 KEY1  " "    0.624               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760384371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549760384371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549760384381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.038 " "Worst-case minimum pulse width slack is 0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 KEY1  " "    0.038               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760384381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760384381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1549760384390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1549760384421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1549760385250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549760385300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549760385310 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549760385310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.595 " "Worst-case setup slack is -2.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.595             -57.939 KEY1  " "   -2.595             -57.939 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760385310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.463 " "Worst-case hold slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 KEY1  " "    0.463               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760385310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549760385320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549760385320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.032 " "Worst-case minimum pulse width slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 KEY1  " "    0.032               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760385320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760385320 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1549760385331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1549760385491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1549760386270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549760386331 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549760386331 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549760386331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.792 " "Worst-case setup slack is -0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792             -12.599 KEY1  " "   -0.792             -12.599 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760386331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 KEY1  " "    0.291               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760386331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549760386331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549760386340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.225 " "Worst-case minimum pulse width slack is -0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -8.611 KEY1  " "   -0.225              -8.611 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760386340 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1549760386350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549760386501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549760386501 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549760386501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.644 " "Worst-case setup slack is -0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -9.615 KEY1  " "   -0.644              -9.615 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760386501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 KEY1  " "    0.233               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760386510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549760386510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549760386510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.210 " "Worst-case minimum pulse width slack is -0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -7.530 KEY1  " "   -0.210              -7.530 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549760386510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549760386510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1549760387991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1549760387991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5035 " "Peak virtual memory: 5035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549760388050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 09 16:59:48 2019 " "Processing ended: Sat Feb 09 16:59:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549760388050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549760388050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549760388050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1549760388050 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1549760388791 ""}
