<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"delay" | Genetic Logic Lab</title><link>/tag/delay/</link><atom:link href="/tag/delay/index.xml" rel="self" type="application/rss+xml"/><description>"delay"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Sep 2003 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"delay"</title><link>/tag/delay/</link></image><item><title>Modular verification of timed circuits using automatic abstraction</title><link>/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>A standard-cell self-timed multiplier for energy and area critical synchronous systems</title><link>/publication/killpack-standard-cell-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/killpack-standard-cell-2001/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2001/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-2000/</guid><description/></item><item><title>Architectural synthesis of timed asynchronous systems</title><link>/publication/bachman-architectural-1999/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/bachman-architectural-1999/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-1999/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/myers-poset-1999/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1999/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/wei-chun-chou-average-case-1998/</guid><description/></item><item><title>Covering conditions and algorithms for the synthesis of speed-independent circuits</title><link>/publication/beerel-covering-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/beerel-covering-1998/</guid><description/></item><item><title>An asynchronous implementation of the maxlist algorithm</title><link>/publication/myers-asynchronous-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-1997/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/myers-automatic-1995/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1992/</guid><description/></item></channel></rss>