
*** Running vivado
    with args -log WallClock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WallClock.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source WallClock.tcl -notrace
Command: synth_design -top WallClock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 789.063 ; gain = 236.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WallClock' [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'Delay_Reset' [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Delay_Reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Delay_Reset' (1#1) [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Delay_Reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (2#1) [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'SS_Driver' [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/SS_Driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'BCD_Decoder' [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/BCD_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Decoder' (3#1) [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/BCD_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SS_Driver' (4#1) [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/SS_Driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'ClockDiv' [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/ClockDiv.v:3]
	Parameter div_val bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDiv' (5#1) [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/ClockDiv.v:3]
WARNING: [Synth 8-6014] Unused sequential element CLK1HZ_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:55]
WARNING: [Synth 8-6014] Unused sequential element mins1_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:60]
WARNING: [Synth 8-6014] Unused sequential element mins2_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:62]
WARNING: [Synth 8-6014] Unused sequential element hours1_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:64]
WARNING: [Synth 8-6014] Unused sequential element hours2_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:64]
WARNING: [Synth 8-6014] Unused sequential element Mprev_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:59]
WARNING: [Synth 8-6014] Unused sequential element Hprev_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:84]
WARNING: [Synth 8-6014] Unused sequential element mins1_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:106]
WARNING: [Synth 8-6014] Unused sequential element mins2_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:108]
WARNING: [Synth 8-6014] Unused sequential element hours1_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:110]
WARNING: [Synth 8-6014] Unused sequential element hours2_reg was removed.  [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:110]
WARNING: [Synth 8-3848] Net BTNC in module/entity WallClock does not have driver. [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:14]
WARNING: [Synth 8-3848] Net CLK100MWHZ in module/entity WallClock does not have driver. [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WallClock' (6#1) [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 861.598 ; gain = 308.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 861.598 ; gain = 308.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 861.598 ; gain = 308.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 861.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/constrs_1/new/constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/constrs_1/new/constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WallClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WallClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 945.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 945.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 945.281 ; gain = 392.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 945.281 ; gain = 392.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 945.281 ; gain = 392.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 945.281 ; gain = 392.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WallClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module Delay_Reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SS_Driver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module ClockDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design WallClock has port seg[7] driven by constant 1
WARNING: [Synth 8-3331] design WallClock has unconnected port sw[1]
WARNING: [Synth 8-3331] design WallClock has unconnected port sw[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reset0/LocalReset_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 945.281 ; gain = 392.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 945.281 ; gain = 392.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 962.598 ; gain = 409.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 963.363 ; gain = 410.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 970.125 ; gain = 417.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 970.125 ; gain = 417.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 970.125 ; gain = 417.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 970.125 ; gain = 417.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 970.125 ; gain = 417.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 970.125 ; gain = 417.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     4|
|4     |LUT2   |     1|
|5     |LUT3   |     3|
|6     |LUT4   |     6|
|7     |LUT5   |    13|
|8     |LUT6   |     8|
|9     |FDRE   |    82|
|10    |FDSE   |     3|
|11    |IBUF   |     1|
|12    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |   159|
|2     |  Reset0     |Delay_Reset |    36|
|3     |  SS_Driver1 |SS_Driver   |    37|
|4     |  SecCounter |ClockDiv    |    52|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 970.125 ; gain = 417.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 970.125 ; gain = 333.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 970.125 ; gain = 417.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 970.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 975.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 975.480 ; gain = 677.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 975.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4/Prac_4.runs/synth_1/WallClock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WallClock_utilization_synth.rpt -pb WallClock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 27 16:59:35 2020...
