INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab7/Lab7/Lab7.srcs/sources_1/new/AU_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_seg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab7/Lab7/Lab7.srcs/sim_1/new/AU_7_seg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_seg_Sim
