{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527532200701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527532200707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 21:30:00 2018 " "Processing started: Mon May 28 21:30:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527532200707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532200707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall " "Command: quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532200707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527532201312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527532201312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hp_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hp_down_counter-hp_down_counter_arch " "Found design unit 1: hp_down_counter-hp_down_counter_arch" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532216813 ""} { "Info" "ISGN_ENTITY_NAME" "1 hp_down_counter " "Found entity 1: hp_down_counter" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532216813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532216813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_up_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_up_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_up_counter-score_up_counter_arch " "Found design unit 1: score_up_counter-score_up_counter_arch" {  } { { "score_up_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532216817 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_up_counter " "Found entity 1: score_up_counter" {  } { { "score_up_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532216817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532216817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hp_down_counter " "Elaborating entity \"hp_down_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527532216851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives_num_start hp_down_counter.vhd(24) " "VHDL Process Statement warning at hp_down_counter.vhd(24): signal \"lives_num_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527532216859 "|hp_down_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_lives_sig hp_down_counter.vhd(36) " "VHDL Process Statement warning at hp_down_counter.vhd(36): signal \"current_lives_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527532216859 "|hp_down_counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "game_over hp_down_counter.vhd(21) " "VHDL Process Statement warning at hp_down_counter.vhd(21): inferring latch(es) for signal or variable \"game_over\", which holds its previous value in one or more paths through the process" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527532216859 "|hp_down_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over hp_down_counter.vhd(21) " "Inferred latch for \"game_over\" at hp_down_counter.vhd(21)" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532216859 "|hp_down_counter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_lives_sig\[0\] current_lives_sig\[0\]~_emulated current_lives_sig\[0\]~1 " "Register \"current_lives_sig\[0\]\" is converted into an equivalent circuit using register \"current_lives_sig\[0\]~_emulated\" and latch \"current_lives_sig\[0\]~1\"" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1527532217539 "|hp_down_counter|current_lives_sig[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_lives_sig\[1\] current_lives_sig\[1\]~_emulated current_lives_sig\[1\]~5 " "Register \"current_lives_sig\[1\]\" is converted into an equivalent circuit using register \"current_lives_sig\[1\]~_emulated\" and latch \"current_lives_sig\[1\]~5\"" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1527532217539 "|hp_down_counter|current_lives_sig[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_lives_sig\[2\] current_lives_sig\[2\]~_emulated current_lives_sig\[2\]~9 " "Register \"current_lives_sig\[2\]\" is converted into an equivalent circuit using register \"current_lives_sig\[2\]~_emulated\" and latch \"current_lives_sig\[2\]~9\"" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1527532217539 "|hp_down_counter|current_lives_sig[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_lives_sig\[3\] current_lives_sig\[3\]~_emulated current_lives_sig\[3\]~13 " "Register \"current_lives_sig\[3\]\" is converted into an equivalent circuit using register \"current_lives_sig\[3\]~_emulated\" and latch \"current_lives_sig\[3\]~13\"" {  } { { "hp_down_counter.vhd" "" { Text "C:/pinball_vhdl/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1527532217539 "|hp_down_counter|current_lives_sig[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1527532217539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527532217671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527532218055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527532218055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527532218095 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527532218095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527532218095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527532218095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527532218113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 28 21:30:18 2018 " "Processing ended: Mon May 28 21:30:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527532218113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527532218113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527532218113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532218113 ""}
