Analysis & Synthesis report for top
Fri Jul 18 22:12:40 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|master:master|st_prev
  9. State Machine - |top|master:master|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: beg_com:beg_com
 16. Parameter Settings for User Entity Instance: master:master
 17. Parameter Settings for User Entity Instance: listen:listen
 18. Parameter Settings for User Entity Instance: BCD:BCD
 19. Parameter Settings for Inferred Entity Instance: master:master|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: master:master|lpm_divide:Mod0
 21. Port Connectivity Checks: "listen:listen"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 18 22:12:40 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 667                                             ;
;     Total combinational functions  ; 647                                             ;
;     Dedicated logic registers      ; 132                                             ;
; Total registers                    ; 132                                             ;
; Total pins                         ; 18                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; ../top.v                         ; yes             ; User Verilog HDL File        ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/top.v                               ;         ;
; ../master.v                      ; yes             ; User Verilog HDL File        ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v                            ;         ;
; ../listen.v                      ; yes             ; User Verilog HDL File        ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/listen.v                            ;         ;
; ../beg_com.v                     ; yes             ; User Verilog HDL File        ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/beg_com.v                           ;         ;
; ../BCDtoSSeg.v                   ; yes             ; User Verilog HDL File        ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCDtoSSeg.v                         ;         ;
; ../BCD.v                         ; yes             ; User Verilog HDL File        ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCD.v                               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/samuel/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/samuel/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc                                      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/samuel/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                  ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; /home/samuel/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                       ;         ;
; db/lpm_divide_8bm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/lpm_divide_8bm.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/alt_u_div_e7f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_7bm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/lpm_divide_7bm.tdf      ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/sign_div_unsign_slh.tdf ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/alt_u_div_c7f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 667       ;
;                                             ;           ;
; Total combinational functions               ; 647       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 257       ;
;     -- 3 input functions                    ; 127       ;
;     -- <=2 input functions                  ; 263       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 483       ;
;     -- arithmetic mode                      ; 164       ;
;                                             ;           ;
; Total registers                             ; 132       ;
;     -- Dedicated logic registers            ; 132       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 79        ;
; Total fan-out                               ; 2236      ;
; Average fan-out                             ; 2.74      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                      ; 647 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 18   ; 0            ; |top                                                                                                               ; top                 ; work         ;
;    |BCD:BCD|                              ; 45 (45)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BCD:BCD                                                                                                       ; BCD                 ; work         ;
;    |BCDtoSSeg:BCDtoSSeg|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|BCDtoSSeg:BCDtoSSeg                                                                                           ; BCDtoSSeg           ; work         ;
;    |beg_com:beg_com|                      ; 50 (50)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|beg_com:beg_com                                                                                               ; beg_com             ; work         ;
;    |listen:listen|                        ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|listen:listen                                                                                                 ; listen              ; work         ;
;    |master:master|                        ; 506 (200)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master                                                                                                 ; master              ; work         ;
;       |lpm_divide:Mod0|                   ; 158 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_7bm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod0|lpm_divide_7bm:auto_generated                                                   ; lpm_divide_7bm      ; work         ;
;             |sign_div_unsign_slh:divider| ; 158 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_c7f:divider|    ; 158 (158)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider ; alt_u_div_c7f       ; work         ;
;       |lpm_divide:Mod1|                   ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_8bm:auto_generated|  ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod1|lpm_divide_8bm:auto_generated                                                   ; lpm_divide_8bm      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_e7f:divider|    ; 148 (148)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master:master|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; alt_u_div_e7f       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |top|master:master|st_prev                                                                  ;
+------------------+----------------+------------------+------------------+-----------------+-----------------+
; Name             ; st_prev.Listen ; st_prev.Send_Reg ; st_prev.Send_Add ; st_prev.Default ; st_prev.Restart ;
+------------------+----------------+------------------+------------------+-----------------+-----------------+
; st_prev.Default  ; 0              ; 0                ; 0                ; 0               ; 0               ;
; st_prev.Send_Add ; 0              ; 0                ; 1                ; 1               ; 0               ;
; st_prev.Send_Reg ; 0              ; 1                ; 0                ; 1               ; 0               ;
; st_prev.Restart  ; 0              ; 0                ; 0                ; 1               ; 1               ;
; st_prev.Listen   ; 1              ; 0                ; 0                ; 1               ; 0               ;
+------------------+----------------+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|master:master|state                                                                                   ;
+----------------+------------+--------------+----------------+---------------+----------------+-------------+---------------+
; Name           ; state.Wait ; state.Listen ; state.Send_Reg ; state.Stretch ; state.Send_Add ; state.Start ; state.Default ;
+----------------+------------+--------------+----------------+---------------+----------------+-------------+---------------+
; state.Default  ; 0          ; 0            ; 0              ; 0             ; 0              ; 0           ; 0             ;
; state.Start    ; 0          ; 0            ; 0              ; 0             ; 0              ; 1           ; 1             ;
; state.Send_Add ; 0          ; 0            ; 0              ; 0             ; 1              ; 0           ; 1             ;
; state.Stretch  ; 0          ; 0            ; 0              ; 1             ; 0              ; 0           ; 1             ;
; state.Send_Reg ; 0          ; 0            ; 1              ; 0             ; 0              ; 0           ; 1             ;
; state.Listen   ; 0          ; 1            ; 0              ; 0             ; 0              ; 0           ; 1             ;
; state.Wait     ; 1          ; 0            ; 0              ; 0             ; 0              ; 0           ; 1             ;
+----------------+------------+--------------+----------------+---------------+----------------+-------------+---------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; master:master|st_prev~8               ; Lost fanout        ;
; master:master|st_prev~9               ; Lost fanout        ;
; master:master|state~9                 ; Lost fanout        ;
; master:master|state~10                ; Lost fanout        ;
; master:master|state~11                ; Lost fanout        ;
; master:master|st_prev.Listen          ; Lost fanout        ;
; Total Number of Removed Registers = 6 ;                    ;
+---------------------------------------+--------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+-------------------------+--------------------+----------------------------------------+
; Register name           ; Reason for Removal ; Registers Removed due to This Register ;
+-------------------------+--------------------+----------------------------------------+
; master:master|st_prev~8 ; Lost Fanouts       ; master:master|st_prev.Listen           ;
+-------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 132   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; master:master|sda_out                  ; 4       ;
; master:master|sda_en                   ; 10      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|BCD:BCD|bcd[2]                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|listen:listen|count[2]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|master:master|listen_count[1] ;
; 22:1               ; 14 bits   ; 196 LEs       ; 14 LEs               ; 182 LEs                ; Yes        ; |top|master:master|counter[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|master:master|sda_out         ;
; 15:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |top|master:master|Selector6       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beg_com:beg_com ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; freq           ; 50000000 ; Signed Integer                   ;
; tiempo         ; 1        ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:master ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Default        ; 000   ; Unsigned Binary                   ;
; Start          ; 001   ; Unsigned Binary                   ;
; Send_Add       ; 010   ; Unsigned Binary                   ;
; Stretch        ; 011   ; Unsigned Binary                   ;
; Send_Reg       ; 100   ; Unsigned Binary                   ;
; Restart        ; 101   ; Unsigned Binary                   ;
; Listen         ; 110   ; Unsigned Binary                   ;
; Wait           ; 111   ; Unsigned Binary                   ;
; Ns             ; 250   ; Signed Integer                    ;
; Delay          ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: listen:listen ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; COUNT_MAX      ; 20    ; Signed Integer                    ;
; Ndata          ; 59    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD:BCD ;
+----------------+--------+----------------------------+
; Parameter Name ; Value  ; Type                       ;
+----------------+--------+----------------------------+
; Maxcount       ; 100000 ; Signed Integer             ;
+----------------+--------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: master:master|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 9              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: master:master|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 8              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "listen:listen"                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Day   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Date  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Month ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Year  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 132                         ;
;     ENA SCLR          ; 14                          ;
;     SCLR              ; 7                           ;
;     plain             ; 111                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 648                         ;
;     arith             ; 164                         ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 89                          ;
;     normal            ; 484                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 170                         ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 257                         ;
;                       ;                             ;
; Max LUT depth         ; 25.00                       ;
; Average LUT depth     ; 14.08                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri Jul 18 22:12:26 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QUARTUS1 -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/top.v
    Info (12023): Found entity 1: top File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v
    Info (12023): Found entity 1: master File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/listen.v
    Info (12023): Found entity 1: listen File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/listen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/beg_com.v
    Info (12023): Found entity 1: beg_com File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/beg_com.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCDtoSSeg.v
    Info (12023): Found entity 1: BCDtoSSeg File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCDtoSSeg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCD.v
    Info (12023): Found entity 1: BCD File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCD.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "beg_com" for hierarchy "beg_com:beg_com" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/top.v Line: 23
Warning (10230): Verilog HDL assignment warning at beg_com.v(16): truncated value with size 32 to match size of target (27) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/beg_com.v Line: 16
Info (12128): Elaborating entity "master" for hierarchy "master:master" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/top.v Line: 31
Warning (10230): Verilog HDL assignment warning at master.v(53): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 53
Warning (10230): Verilog HDL assignment warning at master.v(57): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 57
Warning (10230): Verilog HDL assignment warning at master.v(64): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 64
Warning (10230): Verilog HDL assignment warning at master.v(71): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 71
Warning (10230): Verilog HDL assignment warning at master.v(75): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 75
Warning (10230): Verilog HDL assignment warning at master.v(79): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 79
Warning (10230): Verilog HDL assignment warning at master.v(86): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 86
Warning (10230): Verilog HDL assignment warning at master.v(93): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 93
Warning (10230): Verilog HDL assignment warning at master.v(98): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 98
Warning (10230): Verilog HDL assignment warning at master.v(102): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 102
Warning (10230): Verilog HDL assignment warning at master.v(105): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 105
Warning (10230): Verilog HDL assignment warning at master.v(108): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 108
Warning (10230): Verilog HDL assignment warning at master.v(111): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 111
Warning (10230): Verilog HDL assignment warning at master.v(114): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 114
Warning (10230): Verilog HDL assignment warning at master.v(117): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 117
Warning (10230): Verilog HDL assignment warning at master.v(121): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 121
Warning (10230): Verilog HDL assignment warning at master.v(126): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 126
Warning (10230): Verilog HDL assignment warning at master.v(133): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 133
Warning (10230): Verilog HDL assignment warning at master.v(138): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 138
Warning (10230): Verilog HDL assignment warning at master.v(143): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 143
Warning (10230): Verilog HDL assignment warning at master.v(147): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 147
Warning (10230): Verilog HDL assignment warning at master.v(150): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 150
Warning (10230): Verilog HDL assignment warning at master.v(153): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 153
Warning (10230): Verilog HDL assignment warning at master.v(156): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 156
Warning (10230): Verilog HDL assignment warning at master.v(159): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 159
Warning (10230): Verilog HDL assignment warning at master.v(162): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 162
Warning (10230): Verilog HDL assignment warning at master.v(166): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 166
Warning (10230): Verilog HDL assignment warning at master.v(171): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 171
Warning (10230): Verilog HDL assignment warning at master.v(178): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 178
Warning (10230): Verilog HDL assignment warning at master.v(187): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 187
Warning (10230): Verilog HDL assignment warning at master.v(195): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 195
Warning (10230): Verilog HDL assignment warning at master.v(203): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 203
Warning (10230): Verilog HDL assignment warning at master.v(209): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 209
Warning (10230): Verilog HDL assignment warning at master.v(214): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 214
Warning (10230): Verilog HDL assignment warning at master.v(219): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 219
Warning (10230): Verilog HDL assignment warning at master.v(226): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 226
Warning (10230): Verilog HDL assignment warning at master.v(232): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 232
Warning (10230): Verilog HDL assignment warning at master.v(237): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 237
Warning (10230): Verilog HDL assignment warning at master.v(241): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 241
Warning (10230): Verilog HDL assignment warning at master.v(245): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 245
Warning (10230): Verilog HDL assignment warning at master.v(252): truncated value with size 32 to match size of target (4) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 252
Warning (10230): Verilog HDL assignment warning at master.v(254): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 254
Warning (10230): Verilog HDL assignment warning at master.v(259): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 259
Warning (10230): Verilog HDL assignment warning at master.v(264): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 264
Warning (10230): Verilog HDL assignment warning at master.v(268): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 268
Warning (10230): Verilog HDL assignment warning at master.v(272): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 272
Warning (10230): Verilog HDL assignment warning at master.v(279): truncated value with size 32 to match size of target (4) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 279
Warning (10230): Verilog HDL assignment warning at master.v(281): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 281
Warning (10230): Verilog HDL assignment warning at master.v(285): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 285
Warning (10230): Verilog HDL assignment warning at master.v(289): truncated value with size 32 to match size of target (4) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 289
Warning (10230): Verilog HDL assignment warning at master.v(290): truncated value with size 32 to match size of target (14) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 290
Info (12128): Elaborating entity "listen" for hierarchy "listen:listen" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/top.v Line: 42
Warning (10230): Verilog HDL assignment warning at listen.v(40): truncated value with size 32 to match size of target (7) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/listen.v Line: 40
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:BCD" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/top.v Line: 52
Warning (10230): Verilog HDL assignment warning at BCD.v(31): truncated value with size 32 to match size of target (18) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCD.v Line: 31
Warning (10230): Verilog HDL assignment warning at BCD.v(55): truncated value with size 32 to match size of target (2) File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCD.v Line: 55
Warning (10199): Verilog HDL Case Statement warning at BCD.v(58): case item expression never matches the case expression File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCD.v Line: 58
Warning (10199): Verilog HDL Case Statement warning at BCD.v(63): case item expression never matches the case expression File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCD.v Line: 63
Info (12128): Elaborating entity "BCDtoSSeg" for hierarchy "BCDtoSSeg:BCDtoSSeg" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/top.v Line: 59
Warning (10272): Verilog HDL Case Statement warning at BCDtoSSeg.v(25): case item expression covers a value already covered by a previous case item File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/BCDtoSSeg.v Line: 25
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "master:master|Mod1" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 141
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "master:master|Mod0" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 136
Info (12130): Elaborated megafunction instantiation "master:master|lpm_divide:Mod1" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 141
Info (12133): Instantiated megafunction "master:master|lpm_divide:Mod1" with the following parameter: File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 141
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf
    Info (12023): Found entity 1: lpm_divide_8bm File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/lpm_divide_8bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/alt_u_div_e7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "master:master|lpm_divide:Mod0" File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 136
Info (12133): Instantiated megafunction "master:master|lpm_divide:Mod0" with the following parameter: File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/master.v Line: 136
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf
    Info (12023): Found entity 1: lpm_divide_7bm File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/lpm_divide_7bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/db/alt_u_div_c7f.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 685 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 16 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 667 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 388 megabytes
    Info: Processing ended: Fri Jul 18 22:12:40 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/RTC_Analisis/quartus1/output_files/top.map.smsg.


