/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [4:0] _01_;
  reg [3:0] _02_;
  wire [18:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_22z;
  wire [22:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire [25:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_6z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_18z[0], celloutsig_0_18z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_10z[6:2];
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 4'h0;
    else _02_ <= in_data[6:3];
  assign celloutsig_0_0z = in_data[21] ? in_data[83:65] : in_data[40:22];
  assign celloutsig_0_31z = celloutsig_0_6z[15] ? { celloutsig_0_26z[7:2], celloutsig_0_12z } : { celloutsig_0_2z[7:4], celloutsig_0_18z };
  assign celloutsig_0_35z = celloutsig_0_13z[0] ? { celloutsig_0_23z[1], celloutsig_0_31z, celloutsig_0_5z } : { celloutsig_0_13z[8:2], celloutsig_0_0z };
  assign celloutsig_0_40z = celloutsig_0_18z[1] ? celloutsig_0_26z[5:3] : _02_[2:0];
  assign celloutsig_0_46z = celloutsig_0_18z[1] ? _00_[8:4] : celloutsig_0_38z[9:5];
  assign celloutsig_1_0z = in_data[128] ? in_data[161:152] : in_data[152:143];
  assign celloutsig_1_1z = celloutsig_1_0z[7] ? in_data[162:156] : in_data[127:121];
  assign celloutsig_1_2z = celloutsig_1_1z[1] ? { celloutsig_1_0z[9], celloutsig_1_1z[6:2], 1'h1, celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_1z[6:2], 1'h1, celloutsig_1_1z[0] } : in_data[176:152];
  assign celloutsig_1_6z = celloutsig_1_1z[6] ? celloutsig_1_3z[6:1] : in_data[144:139];
  assign celloutsig_0_6z = celloutsig_0_2z[1] ? { celloutsig_0_0z[8:3], celloutsig_0_1z } : in_data[55:38];
  assign celloutsig_1_12z = in_data[128] ? { celloutsig_1_1z[4:3], celloutsig_1_10z } : celloutsig_1_0z[6:2];
  assign celloutsig_1_18z = celloutsig_1_2z[15] ? celloutsig_1_10z : celloutsig_1_6z[4:2];
  assign celloutsig_0_9z = celloutsig_0_2z[1] ? celloutsig_0_1z[5:0] : celloutsig_0_7z[8:3];
  assign celloutsig_0_11z = celloutsig_0_7z[9] ? celloutsig_0_6z[5:3] : celloutsig_0_9z[4:2];
  assign celloutsig_0_12z = celloutsig_0_7z[5] ? celloutsig_0_5z[6:1] : celloutsig_0_0z[9:4];
  assign celloutsig_0_13z = celloutsig_0_0z[13] ? { celloutsig_0_11z, celloutsig_0_12z } : { celloutsig_0_9z[5:2], celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_0z[9] ? celloutsig_0_2z[7:4] : in_data[4:1];
  assign celloutsig_0_18z = celloutsig_0_3z[1] ? celloutsig_0_17z[8:1] : { celloutsig_0_0z[18:17], celloutsig_0_12z };
  assign celloutsig_0_2z = celloutsig_0_0z[5] ? celloutsig_0_1z[7:0] : celloutsig_0_1z[9:2];
  assign celloutsig_0_3z = in_data[78:75] - celloutsig_0_2z[6:3];
  assign celloutsig_0_38z = { celloutsig_0_7z[6:1], _02_ } - celloutsig_0_35z[13:4];
  assign celloutsig_0_4z = celloutsig_0_3z[2:0] - celloutsig_0_3z[3:1];
  assign celloutsig_0_47z = celloutsig_0_40z - celloutsig_0_5z[7:5];
  assign celloutsig_0_5z = { celloutsig_0_2z[6:0], celloutsig_0_4z, celloutsig_0_4z } - in_data[22:10];
  assign celloutsig_1_3z = { celloutsig_1_1z[1], celloutsig_1_1z } - celloutsig_1_0z[9:2];
  assign celloutsig_1_10z = celloutsig_1_6z[5:3] - celloutsig_1_3z[3:1];
  assign celloutsig_1_19z = celloutsig_1_12z[3:1] - in_data[176:174];
  assign celloutsig_0_7z = celloutsig_0_6z[15:4] - in_data[67:56];
  assign celloutsig_0_8z = celloutsig_0_7z[7:3] - { celloutsig_0_6z[2], celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_7z[10:5], celloutsig_0_4z } - celloutsig_0_7z[11:3];
  assign celloutsig_0_1z = celloutsig_0_0z[17:6] - in_data[24:13];
  assign celloutsig_0_17z = { celloutsig_0_0z[5:1], celloutsig_0_11z, celloutsig_0_4z } - celloutsig_0_5z[10:0];
  assign celloutsig_0_22z = celloutsig_0_7z[11:3] - celloutsig_0_17z[9:1];
  assign celloutsig_0_23z = { celloutsig_0_11z, _01_, celloutsig_0_15z, celloutsig_0_17z } - { celloutsig_0_18z[4:1], celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_22z - celloutsig_0_7z[11:3];
  assign { out_data[130:128], out_data[98:96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
