// Generated by CIRCT unknown git version
module ct_idu_rf_prf_vregfile(	// file.cleaned.mlir:2:3
  input  [5:0]  dp_prf_rf_pipe5_srcv0_vreg,	// file.cleaned.mlir:2:40
                dp_prf_rf_pipe6_srcv0_vreg,	// file.cleaned.mlir:2:77
                dp_prf_rf_pipe6_srcv1_vreg,	// file.cleaned.mlir:2:114
                dp_prf_rf_pipe6_srcv2_vreg,	// file.cleaned.mlir:2:151
                dp_prf_rf_pipe6_srcvm_vreg,	// file.cleaned.mlir:2:188
                dp_prf_rf_pipe7_srcv0_vreg,	// file.cleaned.mlir:2:225
                dp_prf_rf_pipe7_srcv1_vreg,	// file.cleaned.mlir:2:262
                dp_prf_rf_pipe7_srcv2_vreg,	// file.cleaned.mlir:2:299
                dp_prf_rf_pipe7_srcvm_vreg,	// file.cleaned.mlir:2:336
  input  [63:0] lsu_idu_wb_pipe3_wb_vreg_data,	// file.cleaned.mlir:2:373
                lsu_idu_wb_pipe3_wb_vreg_expand,	// file.cleaned.mlir:2:414
  input         lsu_idu_wb_pipe3_wb_vreg_vld,	// file.cleaned.mlir:2:457
  input  [63:0] vfpu_idu_ex5_pipe6_wb_vreg_data,	// file.cleaned.mlir:2:496
                vfpu_idu_ex5_pipe6_wb_vreg_expand,	// file.cleaned.mlir:2:539
  input         vfpu_idu_ex5_pipe6_wb_vreg_vld,	// file.cleaned.mlir:2:584
  input  [63:0] vfpu_idu_ex5_pipe7_wb_vreg_data,	// file.cleaned.mlir:2:625
                vfpu_idu_ex5_pipe7_wb_vreg_expand,	// file.cleaned.mlir:2:668
  input         vfpu_idu_ex5_pipe7_wb_vreg_vld,	// file.cleaned.mlir:2:713
  output [63:0] prf_dp_rf_pipe5_srcv0_vreg_data,	// file.cleaned.mlir:2:755
                prf_dp_rf_pipe6_srcv0_vreg_data,	// file.cleaned.mlir:2:798
                prf_dp_rf_pipe6_srcv1_vreg_data,	// file.cleaned.mlir:2:841
                prf_dp_rf_pipe6_srcv2_vreg_data,	// file.cleaned.mlir:2:884
                prf_dp_rf_pipe6_srcvm_vreg_data,	// file.cleaned.mlir:2:927
                prf_dp_rf_pipe7_srcv0_vreg_data,	// file.cleaned.mlir:2:970
                prf_dp_rf_pipe7_srcv1_vreg_data,	// file.cleaned.mlir:2:1013
                prf_dp_rf_pipe7_srcv2_vreg_data,	// file.cleaned.mlir:2:1056
                prf_dp_rf_pipe7_srcvm_vreg_data	// file.cleaned.mlir:2:1099
);

  assign prf_dp_rf_pipe5_srcv0_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
  assign prf_dp_rf_pipe6_srcv0_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
  assign prf_dp_rf_pipe6_srcv1_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
  assign prf_dp_rf_pipe6_srcv2_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
  assign prf_dp_rf_pipe6_srcvm_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
  assign prf_dp_rf_pipe7_srcv0_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
  assign prf_dp_rf_pipe7_srcv1_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
  assign prf_dp_rf_pipe7_srcv2_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
  assign prf_dp_rf_pipe7_srcvm_vreg_data = 64'h0;	// file.cleaned.mlir:3:15, :4:5
endmodule

