ram.v,verilog,xil_defaultlib,../../../../minisys.srcs/sources_1/ip/ram_1/sim/ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
