// Seed: 4259572396
module module_0;
  localparam id_1 = 1;
endmodule
module module_1 #(
    parameter id_22 = 32'd67,
    parameter id_23 = 32'd35
) (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    output wire id_5,
    input wor id_6,
    output wand id_7,
    input wire id_8
    , id_18,
    output logic id_9,
    input wire id_10,
    output tri0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wire id_15,
    input supply1 id_16
);
  always id_9 <= -1'h0;
  module_0 modCall_1 ();
  logic [7:0][-1 : 1 'd0] id_19, id_20, id_21;
  wire _id_22, _id_23, id_24, id_25;
  wire id_26, id_27["" : 1 'b0];
  logic id_28;
  assign id_20[id_23] = id_10;
  id_29 :
  assert property (@(negedge -1 or posedge 1 or posedge id_28) -1) id_21[id_22] = id_25;
  parameter id_30 = 1;
endmodule
