#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 15 23:23:28 2017
# Process ID: 8740
# Current directory: C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11400 C:\Users\Brandon\Desktop\School\Digital circuits\ECE-2700\Final Project\Final Project.xpr
# Log file: C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/vivado.log
# Journal file: C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.xpr}
INFO: [Project 1-313] Project file moved from '/home/A01577421/Desktop/ECE2700/Final Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Final Project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 763.789 ; gain = 5.645
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:25:06 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 795.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 795.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:30:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 814.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:33:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 827.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 16 for port display [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:39:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 827.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 16 for port display [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:41:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 827.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 16 for port display [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:41:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 827.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 16 for port display [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:43:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:44:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 847.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 23:56:40 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/Gamestate.v} w ]
add_files {{C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/Gamestate.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 16 00:48:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 856.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simgame' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj simgame_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6fde3dd303436383d4ba3cc937d67e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simgame_behav xil_defaultlib.simgame xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.simgame
Compiling module xil_defaultlib.glbl
Built simulation snapshot simgame_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon/Desktop/School/Digital -notrace
couldn't read file "C:/Users/Brandon/Desktop/School/Digital": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 16 00:51:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simgame_behav -key {Behavioral:sim_1:Functional:simgame} -tclbatch {simgame.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source simgame.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simgame_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 856.266 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 00:58:59 2017...
