set design_name clk_gate;set CORNER_GROUP CMOS_5V;source merge_cell.tcl
