// Seed: 1063997600
module module_0 (
    id_1
);
  input wire id_1;
  wand id_2;
  wire id_3;
  ;
  wire id_4;
  assign id_2 = -1;
  assign module_2.id_14 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    _id_1,
    id_2
);
  output supply1 id_2;
  inout wire _id_1;
  wire id_3;
  logic [-1 'b0 : id_1] id_4;
  ;
  wire id_5;
  assign id_2 = 1;
  module_0 modCall_1 (id_4);
  wire id_6;
  ;
  wire id_7;
  ;
endmodule
module module_2 #(
    parameter id_0  = 32'd97,
    parameter id_12 = 32'd20
) (
    input uwire _id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3,
    output wor id_4,
    output wor id_5,
    output tri0 id_6,
    input wor id_7,
    output wand id_8,
    output wand id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wor _id_12,
    output supply0 id_13,
    input uwire id_14
    , id_21,
    input wire id_15,
    output tri id_16
    , id_22,
    output wor id_17,
    input wor id_18,
    output tri1 id_19
);
  assign id_2 = -1;
  wire [id_12 : id_0] id_23;
  logic id_24;
  ;
  module_0 modCall_1 (id_22);
endmodule
