OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/floorplan/7-pdn.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 434 components and 2127 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 1494 connections.
[INFO ODB-0133]     Created 302 nets and 633 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/floorplan/7-pdn.def
[INFO]: Setting RC values...
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met4 and clock max routing layer to met4. 
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 2720
[INFO GPL-0005] CoreAreaUxUy: 165140 57120
[INFO GPL-0006] NumInstances: 434
[INFO GPL-0007] NumPlaceInstances: 273
[INFO GPL-0008] NumFixedInstances: 161
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 302
[INFO GPL-0011] NumPins: 668
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 171000 60000
[INFO GPL-0014] CoreAreaLxLy: 5520 2720
[INFO GPL-0015] CoreAreaUxUy: 165140 57120
[INFO GPL-0016] CoreArea: 8683328000
[INFO GPL-0017] NonPlaceInstsArea: 301539200
[INFO GPL-0018] PlaceInstsArea: 5793056000
[INFO GPL-0019] Util(%): 69.11
[INFO GPL-0020] StdInstsArea: 5793056000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00037541 HPWL: 6521150
[InitialPlace]  Iter: 2 CG residual: 0.00002186 HPWL: 4410492
[InitialPlace]  Iter: 3 CG residual: 0.00000037 HPWL: 4165647
[InitialPlace]  Iter: 4 CG residual: 0.00000011 HPWL: 4141571
[InitialPlace]  Iter: 5 CG residual: 0.00000012 HPWL: 4132730
[INFO GPL-0031] FillerInit: NumGCells: 334
[INFO GPL-0032] FillerInit: NumGNets: 302
[INFO GPL-0033] FillerInit: NumGPins: 668
[INFO GPL-0023] TargetDensity: 0.85
[INFO GPL-0024] AveragePlaceInstArea: 21219985
[INFO GPL-0025] IdealBinArea: 24964686
[INFO GPL-0026] IdealBinCnt: 347
[INFO GPL-0027] TotalBinArea: 8683328000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 9977 3400
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.864549 HPWL: 2283554
[NesterovSolve] Iter: 10 overflow: 0.817202 HPWL: 2501980
[NesterovSolve] Iter: 20 overflow: 0.78998 HPWL: 2547203
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 30 overflow: 0.778352 HPWL: 2602279
[NesterovSolve] Iter: 40 overflow: 0.761571 HPWL: 2653104
[NesterovSolve] Iter: 50 overflow: 0.759339 HPWL: 2664918
[NesterovSolve] Iter: 60 overflow: 0.758571 HPWL: 2657749
[NesterovSolve] Iter: 70 overflow: 0.757488 HPWL: 2651734
[NesterovSolve] Iter: 80 overflow: 0.756837 HPWL: 2648141
[NesterovSolve] Iter: 90 overflow: 0.762647 HPWL: 2646498
[NesterovSolve] Iter: 100 overflow: 0.759713 HPWL: 2646217
[NesterovSolve] Iter: 110 overflow: 0.756823 HPWL: 2646694
[NesterovSolve] Iter: 120 overflow: 0.744173 HPWL: 2650169
[NesterovSolve] Iter: 130 overflow: 0.734956 HPWL: 2656772
[NesterovSolve] Iter: 140 overflow: 0.72577 HPWL: 2665067
[NesterovSolve] Iter: 150 overflow: 0.709937 HPWL: 2673181
[NesterovSolve] Iter: 160 overflow: 0.687748 HPWL: 2683615
[NesterovSolve] Iter: 170 overflow: 0.666016 HPWL: 2695203
[NesterovSolve] Iter: 180 overflow: 0.642086 HPWL: 2715329
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 190 overflow: 0.601844 HPWL: 2741455
[NesterovSolve] Snapshot saved at iter = 190
[NesterovSolve] Iter: 200 overflow: 0.558974 HPWL: 2751594
[NesterovSolve] Iter: 210 overflow: 0.530353 HPWL: 2755371
[NesterovSolve] Iter: 220 overflow: 0.500579 HPWL: 2775667
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 230 overflow: 0.472421 HPWL: 2784217
[NesterovSolve] Iter: 240 overflow: 0.442422 HPWL: 2814237
[NesterovSolve] Iter: 250 overflow: 0.39131 HPWL: 2857722
[NesterovSolve] Iter: 260 overflow: 0.342347 HPWL: 2861158
[NesterovSolve] Iter: 270 overflow: 0.318483 HPWL: 2851941
[NesterovSolve] Iter: 280 overflow: 0.300054 HPWL: 2847185
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 290 overflow: 0.271364 HPWL: 2873299
[NesterovSolve] Iter: 300 overflow: 0.246138 HPWL: 2850852
[NesterovSolve] Iter: 310 overflow: 0.208814 HPWL: 2865039
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 30 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 6900 6900
[INFO GPL-0038] TileCnt: 24 8
[INFO GPL-0039] numRoutingLayers: 6
[INFO GPL-0040] NumTiles: 192
[INFO GPL-0063] TotalRouteOverflowH2: 0
[INFO GPL-0064] TotalRouteOverflowV2: 0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 1
[INFO GPL-0067] 1.0%RC: 1
[INFO GPL-0068] 2.0%RC: 0.992857141154153
[INFO GPL-0069] 5.0%RC: 0.9294117619009579
[INFO GPL-0070] 0.5rcK: 1
[INFO GPL-0071] 1.0rcK: 1
[INFO GPL-0072] 2.0rcK: 0
[INFO GPL-0073] 5.0rcK: 0
[INFO GPL-0074] FinalRC: 1
[NesterovSolve] Iter: 320 overflow: 0.188034 HPWL: 2873198
[NesterovSolve] Iter: 330 overflow: 0.171119 HPWL: 2863642
[NesterovSolve] Iter: 340 overflow: 0.14583 HPWL: 2872080
[INFO GPL-0100] worst slack 0.0006
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 350 overflow: 0.120508 HPWL: 2890528
[NesterovSolve] Iter: 360 overflow: 0.102208 HPWL: 2899844
[NesterovSolve] Finished with Overflow: 0.099254
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: dlycontrol3_in[4] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.01 200000.02 ^ dlycontrol3_in[4] (in)
     1    0.01                           dlycontrol3_in[4] (net)
                  0.03    0.00 200000.02 ^ clkgen.delay_155ns_3.genblk1[4].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.01 200000.03 v clkgen.delay_155ns_3.genblk1[4].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_3.bypass_enable_w[4] (net)
                  0.01    0.00 200000.03 v clkgen.delay_155ns_3.genblk1[4].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.06    0.16 200000.19 v clkgen.delay_155ns_3.genblk1[4].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[4].dly_binary.bypass_in (net)
                  0.06    0.00 200000.19 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.10    0.23 200000.42 ^ clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp_out (net)
                  0.10    0.00 200000.42 ^ outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.17 200000.59 ^ outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.10    0.00 200000.59 ^ clk_comp_out (out)
                               200000.59   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.59   data arrival time
-----------------------------------------------------------------------------
                               400000.34   slack (MET)


Startpoint: dlycontrol1_in[4] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.01    0.01 200000.02 v dlycontrol1_in[4] (in)
     1    0.01                           dlycontrol1_in[4] (net)
                  0.01    0.00 200000.02 v clkgen.delay_155ns_1.genblk1[4].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03 200000.05 ^ clkgen.delay_155ns_1.genblk1[4].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[4] (net)
                  0.02    0.00 200000.05 ^ clkgen.delay_155ns_1.genblk1[4].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.07    0.12 200000.16 ^ clkgen.delay_155ns_1.genblk1[4].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[4].dly_binary.bypass_in (net)
                  0.07    0.00 200000.16 ^ clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31 200000.47 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.06    0.00 200000.47 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06 200000.53 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig_out (net)
                  0.04    0.00 200000.53 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.15 200000.67 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig_out (net)
                  0.11    0.00 200000.67 ^ clk_dig_out (out)
                               200000.67   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.67   data arrival time
-----------------------------------------------------------------------------
                               400000.44   slack (MET)


Startpoint: nsample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ nsample_n_in (in)
     1    0.00                           nsample_n_in (net)
                  0.02    0.00 200000.02 ^ sampledly04/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.22 200000.23 ^ sampledly04/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_1 (net)
                  0.04    0.00 200000.23 ^ sampledly14/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.22 200000.45 ^ sampledly14/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_2 (net)
                  0.04    0.00 200000.45 ^ sampledly24/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.22 200000.67 ^ sampledly24/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_3 (net)
                  0.04    0.00 200000.67 ^ sampledly34/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.91 ^ sampledly34/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_4 (net)
                  0.04    0.00 200000.91 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200001.05 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_out (net)
                  0.10    0.00 200001.05 ^ nsample_n_out (out)
                               200001.05   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.05   data arrival time
-----------------------------------------------------------------------------
                               400000.78   slack (MET)


Startpoint: nsample_p_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ nsample_p_in (in)
     1    0.00                           nsample_p_in (net)
                  0.02    0.00 200000.02 ^ sampledly03/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.23 ^ sampledly03/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_1 (net)
                  0.03    0.00 200000.23 ^ sampledly13/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.45 ^ sampledly13/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_2 (net)
                  0.03    0.00 200000.45 ^ sampledly23/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.67 ^ sampledly23/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_3 (net)
                  0.03    0.00 200000.67 ^ sampledly33/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.91 ^ sampledly33/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_4 (net)
                  0.04    0.00 200000.91 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200001.05 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_out (net)
                  0.10    0.00 200001.05 ^ nsample_p_out (out)
                               200001.05   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.05   data arrival time
-----------------------------------------------------------------------------
                               400000.78   slack (MET)


Startpoint: sample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ sample_n_in (in)
     1    0.00                           sample_n_in (net)
                  0.02    0.00 200000.02 ^ sampledly02/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.22 200000.23 ^ sampledly02/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_1 (net)
                  0.04    0.00 200000.23 ^ sampledly12/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.22 200000.45 ^ sampledly12/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_2 (net)
                  0.04    0.00 200000.45 ^ sampledly22/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.22 200000.67 ^ sampledly22/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_3 (net)
                  0.04    0.00 200000.67 ^ sampledly32/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.91 ^ sampledly32/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_4 (net)
                  0.04    0.00 200000.91 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200001.05 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_out (net)
                  0.10    0.00 200001.05 ^ sample_n_out (out)
                               200001.05   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.05   data arrival time
-----------------------------------------------------------------------------
                               400000.78   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: dlycontrol1_in[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.01    0.01 200000.02 v dlycontrol1_in[0] (in)
     1    0.01                           dlycontrol1_in[0] (net)
                  0.01    0.00 200000.02 v clkgen.delay_155ns_1.genblk1[0].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03 200000.05 ^ clkgen.delay_155ns_1.genblk1[0].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[0] (net)
                  0.02    0.00 200000.05 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.08    0.15 200000.19 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.08    0.00 200000.19 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.06    0.35 200000.53 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200000.53 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200000.86 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200000.86 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.17 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200001.17 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.50 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200001.50 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200001.81 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.07    0.00 200001.81 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07 200001.89 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig_out (net)
                  0.04    0.00 200001.89 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.13 200002.02 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200002.02 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.15 200002.17 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200002.17 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.15 200002.31 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.05    0.00 200002.31 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.13 200002.45 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200002.45 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.13 200002.58 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen.clk_dig_delayed_w (net)
                  0.04    0.00 200002.58 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.04    0.04 200002.62 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[0].dly_binary.in (net)
                  0.04    0.00 200002.62 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31 200002.92 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200002.92 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200003.25 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.07    0.00 200003.25 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200003.58 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200003.58 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200003.91 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200003.91 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200004.27 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp_out (net)
                  0.09    0.00 200004.27 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200004.47 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.06    0.00 200004.47 v clk_comp_out (out)
                               200004.47   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200004.47   data arrival time
-----------------------------------------------------------------------------
                               599995.25   slack (MET)


Startpoint: dlycontrol1_in[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.01    0.01 200000.02 v dlycontrol1_in[0] (in)
     1    0.01                           dlycontrol1_in[0] (net)
                  0.01    0.00 200000.02 v clkgen.delay_155ns_1.genblk1[0].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03 200000.05 ^ clkgen.delay_155ns_1.genblk1[0].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[0] (net)
                  0.02    0.00 200000.05 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.08    0.15 200000.19 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.08    0.00 200000.19 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.06    0.35 200000.53 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200000.53 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200000.86 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200000.86 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.17 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200001.17 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.50 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200001.50 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200001.81 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.07    0.00 200001.81 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07 200001.89 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig_out (net)
                  0.04    0.00 200001.89 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.16 200002.05 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig_out (net)
                  0.11    0.00 200002.05 ^ clk_dig_out (out)
                               200002.05   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200002.05   data arrival time
-----------------------------------------------------------------------------
                               599997.69   slack (MET)


Startpoint: nsample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ nsample_n_in (in)
     1    0.00                           nsample_n_in (net)
                  0.02    0.00 200000.02 ^ sampledly04/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.25 ^ sampledly04/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_1 (net)
                  0.04    0.00 200000.25 ^ sampledly14/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.50 ^ sampledly14/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_2 (net)
                  0.04    0.00 200000.50 ^ sampledly24/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.75 ^ sampledly24/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_3 (net)
                  0.04    0.00 200000.75 ^ sampledly34/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.98 ^ sampledly34/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_4 (net)
                  0.04    0.00 200000.98 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200001.16 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_out (net)
                  0.10    0.00 200001.16 ^ nsample_n_out (out)
                               200001.16   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.16   data arrival time
-----------------------------------------------------------------------------
                               599998.56   slack (MET)


Startpoint: nsample_p_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ nsample_p_in (in)
     1    0.00                           nsample_p_in (net)
                  0.02    0.00 200000.02 ^ sampledly03/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.23 200000.25 ^ sampledly03/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_1 (net)
                  0.03    0.00 200000.25 ^ sampledly13/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.50 ^ sampledly13/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_2 (net)
                  0.03    0.00 200000.50 ^ sampledly23/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.75 ^ sampledly23/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_3 (net)
                  0.03    0.00 200000.75 ^ sampledly33/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.98 ^ sampledly33/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_4 (net)
                  0.04    0.00 200000.98 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200001.16 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_out (net)
                  0.10    0.00 200001.16 ^ nsample_p_out (out)
                               200001.16   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.16   data arrival time
-----------------------------------------------------------------------------
                               599998.56   slack (MET)


Startpoint: sample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ sample_n_in (in)
     1    0.00                           sample_n_in (net)
                  0.02    0.00 200000.02 ^ sampledly02/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.25 ^ sampledly02/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_1 (net)
                  0.04    0.00 200000.25 ^ sampledly12/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.50 ^ sampledly12/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_2 (net)
                  0.04    0.00 200000.50 ^ sampledly22/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.75 ^ sampledly22/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_3 (net)
                  0.04    0.00 200000.75 ^ sampledly32/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.98 ^ sampledly32/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_4 (net)
                  0.04    0.00 200000.98 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200001.16 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_out (net)
                  0.10    0.00 200001.16 ^ sample_n_out (out)
                               200001.16   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.16   data arrival time
-----------------------------------------------------------------------------
                               599998.56   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: dlycontrol1_in[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.01    0.01 200000.02 v dlycontrol1_in[0] (in)
     1    0.01                           dlycontrol1_in[0] (net)
                  0.01    0.00 200000.02 v clkgen.delay_155ns_1.genblk1[0].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03 200000.05 ^ clkgen.delay_155ns_1.genblk1[0].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[0] (net)
                  0.02    0.00 200000.05 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.08    0.15 200000.19 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.08    0.00 200000.19 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.06    0.35 200000.53 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200000.53 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200000.86 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200000.86 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.17 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200001.17 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.50 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200001.50 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200001.81 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.07    0.00 200001.81 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07 200001.89 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig_out (net)
                  0.04    0.00 200001.89 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.13 200002.02 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200002.02 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.15 200002.17 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200002.17 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.15 200002.31 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.05    0.00 200002.31 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.13 200002.45 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200002.45 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.13 200002.58 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen.clk_dig_delayed_w (net)
                  0.04    0.00 200002.58 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.04    0.04 200002.62 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[0].dly_binary.in (net)
                  0.04    0.00 200002.62 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31 200002.92 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200002.92 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200003.25 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.07    0.00 200003.25 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200003.58 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200003.58 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200003.91 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.06    0.00 200003.91 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200004.27 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp_out (net)
                  0.09    0.00 200004.27 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200004.47 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.06    0.00 200004.47 v clk_comp_out (out)
                               200004.47   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200004.47   data arrival time
-----------------------------------------------------------------------------
                               599995.25   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 599995.25

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 400000.34
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.15e-10   1.44e-10   1.23e-09   1.59e-09 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.15e-10   1.44e-10   1.23e-09   1.59e-09 100.0%
                          13.5%       9.1%      77.4%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 5944 u^2 68% utilization.
area_report_end
