Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Jan 29 14:38:53 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -file ./report/top_kernel_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  84          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (58)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (58)
--------------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.836        0.000                      0                 1393        0.048        0.000                      0                 1393        4.427        0.000                       0                   529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.836        0.000                      0                 1393        0.048        0.000                      0                 1393        4.427        0.000                       0                   529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/Q
                         net (fo=1, routed)           0.063     0.114    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23_n_3
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/C
                         clock pessimism              0.000     0.019    
    SLICE_X14Y25         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK



