/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [20:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  reg [3:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [6:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_4z[0] ? celloutsig_1_2z : celloutsig_1_4z[0]);
  assign celloutsig_0_1z = !(in_data[10] ? celloutsig_0_0z : in_data[80]);
  assign celloutsig_0_13z = !(celloutsig_0_12z ? celloutsig_0_6z[2] : celloutsig_0_3z);
  assign celloutsig_0_3z = ~(in_data[73] | celloutsig_0_1z);
  assign celloutsig_1_2z = celloutsig_1_0z[1] | celloutsig_1_0z[2];
  assign celloutsig_0_12z = celloutsig_0_1z | celloutsig_0_11z[5];
  assign celloutsig_0_21z = celloutsig_0_17z[0] | celloutsig_0_8z;
  assign celloutsig_0_6z = { celloutsig_0_4z[8:7], celloutsig_0_5z, celloutsig_0_0z } / { 1'h1, in_data[65:64], celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_4z[10:6], celloutsig_0_0z } / { 1'h1, celloutsig_0_6z[2:0], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z } / { 1'h1, celloutsig_1_0z[2:0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = in_data[43:37] / { 1'h1, celloutsig_0_7z };
  assign celloutsig_0_4z = { in_data[26:19], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[25:20], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z } / { 1'h1, celloutsig_1_0z };
  assign celloutsig_0_24z = { celloutsig_0_6z[3:1], celloutsig_0_19z } / { 1'h1, celloutsig_0_11z[6:0], celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[79], celloutsig_0_1z, celloutsig_0_0z } == in_data[78:76];
  assign celloutsig_1_3z = in_data[172:167] > { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_0z = ! in_data[56:54];
  assign celloutsig_1_1z = ! in_data[189:176];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z } || { in_data[52], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_13z = celloutsig_1_7z[3:0] || in_data[174:171];
  assign celloutsig_0_14z = celloutsig_0_4z[11:5] % { 1'h1, celloutsig_0_11z[6], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_19z = celloutsig_0_4z[11:0] % { 1'h1, in_data[52:45], celloutsig_0_17z };
  assign celloutsig_0_73z = celloutsig_0_37z[5:2] != { celloutsig_0_27z[9:7], celloutsig_0_13z };
  assign celloutsig_0_11z = { in_data[92:83], celloutsig_0_2z, celloutsig_0_3z } | { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_16z = & { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_7z[5:2], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_72z = ^ celloutsig_0_22z;
  assign celloutsig_1_18z = ^ { celloutsig_1_14z[4], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_1_19z = ^ in_data[145:133];
  assign celloutsig_0_10z = ^ { in_data[18:17], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_19z[11:2] >> { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_37z = { celloutsig_0_11z[11:3], celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_13z } - { celloutsig_0_26z[8:5], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_19z[10:7], celloutsig_0_18z } - celloutsig_0_24z[13:4];
  assign celloutsig_1_8z = celloutsig_1_4z[5:3] ~^ { celloutsig_1_4z[6:5], celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_14z[4], celloutsig_0_0z, celloutsig_0_16z } ~^ celloutsig_0_14z[3:1];
  assign celloutsig_0_22z = { celloutsig_0_14z[4:1], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_21z } ^ { in_data[74:73], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_0z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[150:147];
  always_latch
    if (clkin_data[128]) celloutsig_1_4z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_4z = { celloutsig_1_0z[2:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_18z = { celloutsig_0_11z[6:3], celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_15z = ~((celloutsig_0_3z & in_data[81]) | (in_data[95] & celloutsig_0_10z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
