DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "idx_fpga_lib"
unitName "ptrhm"
itemName "ALL"
)
]
instances [
(Instance
name "acquire"
duLibraryName "idx_fpga_lib"
duName "ptrhm_acquire"
elements [
(GiElement
name "N_PTRH"
type "integer range 16 downto 1"
value "N_PTRH"
)
(GiElement
name "N_ISBITS"
type "integer range 8 downto 1"
value "N_ISBITS"
)
(GiElement
name "ESID"
type "ESID_array"
value "ESID"
)
(GiElement
name "ESwitchBit"
type "ESB_array"
value "ESwitchBit"
)
(GiElement
name "ESwitchAddr"
type "ESA_array"
value "ESwitchAddr"
)
(GiElement
name "ISwitchBit"
type "ISB_array"
value "ISwitchBit"
)
]
mwi 0
uid 57,0
)
(Instance
name "tester"
duLibraryName "idx_fpga_lib"
duName "bench_ptrhm_acquire_tester"
elements [
(GiElement
name "N_ISBITS"
type "integer range 7 downto 1"
value "N_ISBITS"
)
]
mwi 0
uid 139,0
)
(Instance
name "ext_switch"
duLibraryName "idx_fpga_lib"
duName "i2c_ext_switch"
elements [
(GiElement
name "N_SWBITS"
type "NATURAL range 8 downto 2"
value "8"
)
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 downto 0)"
value "\"1110000\""
)
]
mwi 0
uid 1110,0
)
(Instance
name "SHT0"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
mwi 0
uid 1824,0
)
(Instance
name "SHT1"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
mwi 0
uid 1870,0
)
(Instance
name "MS0"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1110111\""
)
]
mwi 0
uid 1916,0
)
(Instance
name "SHT2"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
mwi 0
uid 1962,0
)
]
libraryRefs [
"ieee"
"idx_fpga_lib"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_acquire_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_acquire_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_acquire_tb"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_acquire_tb"
)
(vvPair
variable "date"
value "11/20/2012"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "bench_ptrhm_acquire_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "bench_ptrhm_acquire_tb"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_acquire_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_acquire_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.1c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:41:15"
)
(vvPair
variable "unit"
value "bench_ptrhm_acquire_tb"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 282,0
optionalChildren [
*1 (SaComponent
uid 57,0
optionalChildren [
*2 (CptPort
uid 21,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,34625,29000,35375"
)
tg (CPTG
uid 23,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24,0
va (VaSet
font "arial,8,0"
)
xt "30000,34500,32000,35500"
st "F8M"
blo "30000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 1,0
)
)
)
*3 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,35625,29000,36375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "30000,35500,31300,36500"
st "rst"
blo "30000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 2,0
)
)
)
*4 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Diamond
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,29625,47750,30375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
font "arial,8,0"
)
xt "37700,29500,46000,30500"
st "sda : (N_ISBITS-1:0)"
ju 2
blo "46000,30300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 9
suid 3,0
)
)
)
*5 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Diamond
uid 34,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,30625,47750,31375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
font "arial,8,0"
)
xt "37900,30500,46000,31500"
st "scl : (N_ISBITS-1:0)"
ju 2
blo "46000,31300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 8
suid 4,0
)
)
)
*6 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,32625,29000,33375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
font "arial,8,0"
)
xt "30000,32500,35300,33500"
st "rData : (15:0)"
blo "30000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*7 (CptPort
uid 41,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,28625,29000,29375"
)
tg (CPTG
uid 43,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "30000,28500,32600,29500"
st "ExpRd"
blo "30000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 6,0
)
)
)
*8 (CptPort
uid 45,0
ps "OnEdgeStrategy"
shape (Triangle
uid 46,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,29625,29000,30375"
)
tg (CPTG
uid 47,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48,0
va (VaSet
font "arial,8,0"
)
xt "30000,29500,32600,30500"
st "ExpWr"
blo "30000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*9 (CptPort
uid 49,0
ps "OnEdgeStrategy"
shape (Triangle
uid 50,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,30625,29000,31375"
)
tg (CPTG
uid 51,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 52,0
va (VaSet
font "arial,8,0"
)
xt "30000,30500,35000,31500"
st "Addr : (15:0)"
blo "30000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 8,0
)
)
)
*10 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,31625,29000,32375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "30000,31500,32800,32500"
st "ExpAck"
blo "30000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 6
suid 9,0
)
)
)
]
shape (Rectangle
uid 58,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,26000,47000,38000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 59,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*11 (Text
uid 60,0
va (VaSet
font "arial,8,1"
)
xt "36200,33000,41500,34000"
st "idx_fpga_lib"
blo "36200,33800"
tm "BdLibraryNameMgr"
)
*12 (Text
uid 61,0
va (VaSet
font "arial,8,1"
)
xt "36200,34000,42400,35000"
st "ptrhm_acquire"
blo "36200,34800"
tm "CptNameMgr"
)
*13 (Text
uid 62,0
va (VaSet
font "arial,8,1"
)
xt "36200,35000,39300,36000"
st "acquire"
blo "36200,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 63,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 64,0
text (MLText
uid 65,0
va (VaSet
font "Courier New,8,0"
)
xt "29000,21200,61000,26000"
st "N_PTRH      = N_PTRH         ( integer range 16 downto 1 )  
N_ISBITS    = N_ISBITS       ( integer range 8 downto 1  )  
ESID        = ESID           ( ESID_array                )  
ESwitchBit  = ESwitchBit     ( ESB_array                 )  
ESwitchAddr = ESwitchAddr    ( ESA_array                 )  
ISwitchBit  = ISwitchBit     ( ISB_array                 )  "
)
header ""
)
elements [
(GiElement
name "N_PTRH"
type "integer range 16 downto 1"
value "N_PTRH"
)
(GiElement
name "N_ISBITS"
type "integer range 8 downto 1"
value "N_ISBITS"
)
(GiElement
name "ESID"
type "ESID_array"
value "ESID"
)
(GiElement
name "ESwitchBit"
type "ESB_array"
value "ESwitchBit"
)
(GiElement
name "ESwitchAddr"
type "ESA_array"
value "ESwitchAddr"
)
(GiElement
name "ISwitchBit"
type "ISB_array"
value "ISwitchBit"
)
]
)
viewicon (ZoomableIcon
uid 66,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "29250,36250,30750,37750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*14 (Net
uid 67,0
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 12
suid 1,0
)
declText (MLText
uid 68,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,50500,15000"
st "SIGNAL sda    : std_logic_vector(N_ISBITS-1 DOWNTO 0)
"
)
)
*15 (Net
uid 75,0
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 10
suid 2,0
)
declText (MLText
uid 76,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,50500,14200"
st "SIGNAL scl    : std_logic_vector(N_ISBITS-1 DOWNTO 0)
"
)
)
*16 (Net
uid 83,0
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 3,0
)
declText (MLText
uid 84,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,46500,9400"
st "SIGNAL rData  : std_logic_vector(15 DOWNTO 0)
"
)
)
*17 (Net
uid 91,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 2
suid 4,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,36500,4600"
st "SIGNAL ExpAck : std_ulogic
"
)
)
*18 (Net
uid 99,0
decl (Decl
n "F8M"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 100,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,36500,7000"
st "SIGNAL F8M    : std_ulogic
"
)
)
*19 (Net
uid 107,0
decl (Decl
n "rst"
t "std_logic"
o 9
suid 6,0
)
declText (MLText
uid 108,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,36000,13400"
st "SIGNAL rst    : std_logic
"
)
)
*20 (Net
uid 115,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 3
suid 7,0
)
declText (MLText
uid 116,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,36500,5400"
st "SIGNAL ExpRd  : std_ulogic
"
)
)
*21 (Net
uid 123,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 4
suid 8,0
)
declText (MLText
uid 124,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,36500,6200"
st "SIGNAL ExpWr  : std_ulogic
"
)
)
*22 (Net
uid 131,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 9,0
)
declText (MLText
uid 132,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,46500,3800"
st "SIGNAL Addr   : std_logic_vector(15 DOWNTO 0)
"
)
)
*23 (Blk
uid 139,0
shape (Rectangle
uid 140,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,25000,16000,46000"
)
oxt "56000,12000,74000,32000"
ttg (MlTextGroup
uid 141,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 142,0
va (VaSet
font "arial,8,1"
)
xt "3350,27500,8650,28500"
st "idx_fpga_lib"
blo "3350,28300"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 143,0
va (VaSet
font "arial,8,1"
)
xt "3350,28500,15150,29500"
st "bench_ptrhm_acquire_tester"
blo "3350,29300"
tm "BlkNameMgr"
)
*26 (Text
uid 144,0
va (VaSet
font "arial,8,1"
)
xt "3350,29500,5850,30500"
st "tester"
blo "3350,30300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 145,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 146,0
text (MLText
uid 147,0
va (VaSet
font "Courier New,8,0"
)
xt "4350,43500,32850,44300"
st "N_ISBITS = N_ISBITS    ( integer range 7 downto 1 )  "
)
header ""
)
elements [
(GiElement
name "N_ISBITS"
type "integer range 7 downto 1"
value "N_ISBITS"
)
]
)
viewicon (ZoomableIcon
uid 148,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "2250,44250,3750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*27 (Grouping
uid 221,0
optionalChildren [
*28 (CommentText
uid 223,0
shape (Rectangle
uid 224,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,84000,94000,85000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 225,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,84000,85900,85000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 226,0
shape (Rectangle
uid 227,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,80000,98000,81000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 228,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,80000,97200,81000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 229,0
shape (Rectangle
uid 230,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,82000,94000,83000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 231,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,82000,87200,83000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 232,0
shape (Rectangle
uid 233,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,82000,77000,83000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 234,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,82000,75300,83000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 235,0
shape (Rectangle
uid 236,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,81000,114000,85000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 237,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,81200,103400,82200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 238,0
shape (Rectangle
uid 239,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,80000,114000,81000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 240,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,80000,101400,81000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 241,0
shape (Rectangle
uid 242,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,80000,94000,82000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 243,0
va (VaSet
fg "32768,0,0"
)
xt "80150,80500,86850,81500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 244,0
shape (Rectangle
uid 245,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,83000,77000,84000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 246,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,83000,75300,84000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 247,0
shape (Rectangle
uid 248,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,84000,77000,85000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 249,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,84000,75900,85000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 250,0
shape (Rectangle
uid 251,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,83000,94000,84000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 252,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,83000,93400,84000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 222,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "73000,80000,114000,85000"
)
oxt "14000,66000,55000,71000"
)
*38 (Net
uid 692,0
decl (Decl
n "m_sda"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 7
suid 15,0
)
declText (MLText
uid 693,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,46000,8600"
st "SIGNAL m_sda  : std_logic_vector(8 DOWNTO 0)
"
)
)
*39 (Net
uid 700,0
decl (Decl
n "m_scl"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 6
suid 16,0
)
declText (MLText
uid 701,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,46000,7800"
st "SIGNAL m_scl  : std_logic_vector(8 DOWNTO 0)
"
)
)
*40 (Net
uid 806,0
decl (Decl
n "wdata1"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 15
suid 20,0
)
declText (MLText
uid 807,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,46500,17400"
st "SIGNAL wdata1 : std_ulogic_vector(7 DOWNTO 0)
"
)
)
*41 (Net
uid 822,0
decl (Decl
n "wdata2"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
declText (MLText
uid 823,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,46500,18200"
st "SIGNAL wdata2 : std_ulogic_vector(7 DOWNTO 0)
"
)
)
*42 (Net
uid 830,0
decl (Decl
n "wdata0"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 14
suid 23,0
)
declText (MLText
uid 831,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,46500,16600"
st "SIGNAL wdata0 : std_ulogic_vector(7 DOWNTO 0)
"
)
)
*43 (SaComponent
uid 1110,0
optionalChildren [
*44 (CptPort
uid 1086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,31635,69000,32385"
)
tg (CPTG
uid 1088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1089,0
va (VaSet
font "arial,8,0"
)
xt "70000,31510,71300,32510"
st "clk"
blo "70000,32310"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*45 (CptPort
uid 1090,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,31625,83750,32375"
)
tg (CPTG
uid 1092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1093,0
va (VaSet
font "arial,8,0"
)
xt "73100,31500,82000,32500"
st "m_scl : (N_SWBITS:0)"
ju 2
blo "82000,32300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "m_scl"
t "std_logic_vector"
b "(N_SWBITS DOWNTO 0)"
o 2
)
)
)
*46 (CptPort
uid 1094,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,32625,83750,33375"
)
tg (CPTG
uid 1096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1097,0
va (VaSet
font "arial,8,0"
)
xt "72900,32500,82000,33500"
st "m_sda : (N_SWBITS:0)"
ju 2
blo "82000,33300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "m_sda"
t "std_logic_vector"
b "(N_SWBITS DOWNTO 0)"
o 3
)
)
)
*47 (CptPort
uid 1098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,32625,69000,33375"
)
tg (CPTG
uid 1100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1101,0
va (VaSet
font "arial,8,0"
)
xt "70000,32500,71300,33500"
st "rst"
blo "70000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 4
)
)
)
*48 (CptPort
uid 1102,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,33625,69000,34375"
)
tg (CPTG
uid 1104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1105,0
va (VaSet
font "arial,8,0"
)
xt "70000,33500,71400,34500"
st "scl"
blo "70000,34300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 5
)
)
)
*49 (CptPort
uid 1106,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1107,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,34625,69000,35375"
)
tg (CPTG
uid 1108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1109,0
va (VaSet
font "arial,8,0"
)
xt "70000,34500,71600,35500"
st "sda"
blo "70000,35300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 1111,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,31000,83000,37000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1112,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 1113,0
va (VaSet
font "arial,8,1"
)
xt "74200,34000,79500,35000"
st "idx_fpga_lib"
blo "74200,34800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 1114,0
va (VaSet
font "arial,8,1"
)
xt "74200,35000,80200,36000"
st "i2c_ext_switch"
blo "74200,35800"
tm "CptNameMgr"
)
*52 (Text
uid 1115,0
va (VaSet
font "arial,8,1"
)
xt "74200,36000,78800,37000"
st "ext_switch"
blo "74200,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1116,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1117,0
text (MLText
uid 1118,0
va (VaSet
font "Courier New,8,0"
)
xt "69000,29400,100000,31000"
st "N_SWBITS = 8            ( NATURAL range 8 downto 2     )  
I2C_ADDR = \"1110000\"    ( std_logic_vector(6 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "N_SWBITS"
type "NATURAL range 8 downto 2"
value "8"
)
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 downto 0)"
value "\"1110000\""
)
]
)
viewicon (ZoomableIcon
uid 1119,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,35250,70750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*53 (Net
uid 1274,0
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 15
suid 27,0
)
declText (MLText
uid 1275,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,46500,15800"
st "SIGNAL wdata  : std_ulogic_vector(7 DOWNTO 0)
"
)
)
*54 (SaComponent
uid 1824,0
optionalChildren [
*55 (CptPort
uid 1788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1789,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,48625,53000,49375"
)
tg (CPTG
uid 1790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1791,0
va (VaSet
font "arial,8,0"
)
xt "54000,48500,55300,49500"
st "clk"
blo "54000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*56 (CptPort
uid 1792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,49625,53000,50375"
)
tg (CPTG
uid 1794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1795,0
va (VaSet
font "arial,8,0"
)
xt "54000,49500,55300,50500"
st "rst"
blo "54000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*57 (CptPort
uid 1796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,47625,53000,48375"
)
tg (CPTG
uid 1798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1799,0
va (VaSet
font "arial,8,0"
)
xt "54000,47500,55400,48500"
st "scl"
blo "54000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
)
*58 (CptPort
uid 1800,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1801,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,46625,53000,47375"
)
tg (CPTG
uid 1802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1803,0
va (VaSet
font "arial,8,0"
)
xt "54000,46500,55600,47500"
st "sda"
blo "54000,47300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
)
*59 (CptPort
uid 1804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,46625,66750,47375"
)
tg (CPTG
uid 1806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1807,0
va (VaSet
font "arial,8,0"
)
xt "60100,46500,65000,47500"
st "wdata : (7:0)"
ju 2
blo "65000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*60 (CptPort
uid 1808,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,49625,66750,50375"
)
tg (CPTG
uid 1810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1811,0
va (VaSet
font "arial,8,0"
)
xt "63500,49500,65000,50500"
st "RE"
ju 2
blo "65000,50300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 6,0
)
)
)
*61 (CptPort
uid 1812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1813,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,48625,66750,49375"
)
tg (CPTG
uid 1814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1815,0
va (VaSet
font "arial,8,0"
)
xt "60300,48500,65000,49500"
st "rdata : (7:0)"
ju 2
blo "65000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*62 (CptPort
uid 1816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,50625,66750,51375"
)
tg (CPTG
uid 1818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1819,0
va (VaSet
font "arial,8,0"
)
xt "63100,50500,65000,51500"
st "start"
ju 2
blo "65000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*63 (CptPort
uid 1820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,47625,66750,48375"
)
tg (CPTG
uid 1822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1823,0
va (VaSet
font "arial,8,0"
)
xt "63400,47500,65000,48500"
st "WE"
ju 2
blo "65000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 1825,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,46000,66000,53000"
)
oxt "12000,18000,25000,25000"
ttg (MlTextGroup
uid 1826,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 1827,0
va (VaSet
font "arial,8,1"
)
xt "55200,52000,60500,53000"
st "idx_fpga_lib"
blo "55200,52800"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 1828,0
va (VaSet
font "arial,8,1"
)
xt "55200,53000,58900,54000"
st "i2c_slave"
blo "55200,53800"
tm "CptNameMgr"
)
*66 (Text
uid 1829,0
va (VaSet
font "arial,8,1"
)
xt "55200,54000,57600,55000"
st "SHT0"
blo "55200,54800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1830,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1831,0
text (MLText
uid 1832,0
va (VaSet
font "Courier New,8,0"
)
xt "53000,45200,84000,46000"
st "I2C_ADDR = \"1000000\"    ( std_logic_vector(6 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
)
viewicon (ZoomableIcon
uid 1833,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,51250,54750,52750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*67 (SaComponent
uid 1870,0
optionalChildren [
*68 (CptPort
uid 1834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,58625,53000,59375"
)
tg (CPTG
uid 1836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1837,0
va (VaSet
font "arial,8,0"
)
xt "54000,58500,55300,59500"
st "clk"
blo "54000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*69 (CptPort
uid 1838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,59625,53000,60375"
)
tg (CPTG
uid 1840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1841,0
va (VaSet
font "arial,8,0"
)
xt "54000,59500,55300,60500"
st "rst"
blo "54000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*70 (CptPort
uid 1842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,57625,53000,58375"
)
tg (CPTG
uid 1844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1845,0
va (VaSet
font "arial,8,0"
)
xt "54000,57500,55400,58500"
st "scl"
blo "54000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
)
*71 (CptPort
uid 1846,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1847,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,56625,53000,57375"
)
tg (CPTG
uid 1848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1849,0
va (VaSet
font "arial,8,0"
)
xt "54000,56500,55600,57500"
st "sda"
blo "54000,57300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
)
*72 (CptPort
uid 1850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,56625,66750,57375"
)
tg (CPTG
uid 1852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1853,0
va (VaSet
font "arial,8,0"
)
xt "60100,56500,65000,57500"
st "wdata : (7:0)"
ju 2
blo "65000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*73 (CptPort
uid 1854,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,59625,66750,60375"
)
tg (CPTG
uid 1856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1857,0
va (VaSet
font "arial,8,0"
)
xt "63500,59500,65000,60500"
st "RE"
ju 2
blo "65000,60300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 6,0
)
)
)
*74 (CptPort
uid 1858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1859,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,58625,66750,59375"
)
tg (CPTG
uid 1860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1861,0
va (VaSet
font "arial,8,0"
)
xt "60300,58500,65000,59500"
st "rdata : (7:0)"
ju 2
blo "65000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*75 (CptPort
uid 1862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,60625,66750,61375"
)
tg (CPTG
uid 1864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1865,0
va (VaSet
font "arial,8,0"
)
xt "63100,60500,65000,61500"
st "start"
ju 2
blo "65000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*76 (CptPort
uid 1866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,57625,66750,58375"
)
tg (CPTG
uid 1868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1869,0
va (VaSet
font "arial,8,0"
)
xt "63400,57500,65000,58500"
st "WE"
ju 2
blo "65000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 1871,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,56000,66000,63000"
)
oxt "12000,18000,25000,25000"
ttg (MlTextGroup
uid 1872,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 1873,0
va (VaSet
font "arial,8,1"
)
xt "55200,62000,60500,63000"
st "idx_fpga_lib"
blo "55200,62800"
tm "BdLibraryNameMgr"
)
*78 (Text
uid 1874,0
va (VaSet
font "arial,8,1"
)
xt "55200,63000,58900,64000"
st "i2c_slave"
blo "55200,63800"
tm "CptNameMgr"
)
*79 (Text
uid 1875,0
va (VaSet
font "arial,8,1"
)
xt "55200,64000,57600,65000"
st "SHT1"
blo "55200,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1876,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1877,0
text (MLText
uid 1878,0
va (VaSet
font "Courier New,8,0"
)
xt "53000,55200,84000,56000"
st "I2C_ADDR = \"1000000\"    ( std_logic_vector(6 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
)
viewicon (ZoomableIcon
uid 1879,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,61250,54750,62750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*80 (SaComponent
uid 1916,0
optionalChildren [
*81 (CptPort
uid 1880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,68625,18000,69375"
)
tg (CPTG
uid 1882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1883,0
va (VaSet
font "arial,8,0"
)
xt "19000,68500,20300,69500"
st "clk"
blo "19000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*82 (CptPort
uid 1884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,69625,18000,70375"
)
tg (CPTG
uid 1886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1887,0
va (VaSet
font "arial,8,0"
)
xt "19000,69500,20300,70500"
st "rst"
blo "19000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*83 (CptPort
uid 1888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,67625,18000,68375"
)
tg (CPTG
uid 1890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1891,0
va (VaSet
font "arial,8,0"
)
xt "19000,67500,20400,68500"
st "scl"
blo "19000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
)
*84 (CptPort
uid 1892,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1893,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,66625,18000,67375"
)
tg (CPTG
uid 1894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1895,0
va (VaSet
font "arial,8,0"
)
xt "19000,66500,20600,67500"
st "sda"
blo "19000,67300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
)
*85 (CptPort
uid 1896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,66625,31750,67375"
)
tg (CPTG
uid 1898,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1899,0
va (VaSet
font "arial,8,0"
)
xt "25100,66500,30000,67500"
st "wdata : (7:0)"
ju 2
blo "30000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*86 (CptPort
uid 1900,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,69625,31750,70375"
)
tg (CPTG
uid 1902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1903,0
va (VaSet
font "arial,8,0"
)
xt "28500,69500,30000,70500"
st "RE"
ju 2
blo "30000,70300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 6,0
)
)
)
*87 (CptPort
uid 1904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1905,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,68625,31750,69375"
)
tg (CPTG
uid 1906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1907,0
va (VaSet
font "arial,8,0"
)
xt "25300,68500,30000,69500"
st "rdata : (7:0)"
ju 2
blo "30000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*88 (CptPort
uid 1908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,70625,31750,71375"
)
tg (CPTG
uid 1910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1911,0
va (VaSet
font "arial,8,0"
)
xt "28100,70500,30000,71500"
st "start"
ju 2
blo "30000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*89 (CptPort
uid 1912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,67625,31750,68375"
)
tg (CPTG
uid 1914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1915,0
va (VaSet
font "arial,8,0"
)
xt "28400,67500,30000,68500"
st "WE"
ju 2
blo "30000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 1917,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,66000,31000,73000"
)
oxt "12000,18000,25000,25000"
ttg (MlTextGroup
uid 1918,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 1919,0
va (VaSet
font "arial,8,1"
)
xt "20200,72000,25500,73000"
st "idx_fpga_lib"
blo "20200,72800"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 1920,0
va (VaSet
font "arial,8,1"
)
xt "20200,73000,23900,74000"
st "i2c_slave"
blo "20200,73800"
tm "CptNameMgr"
)
*92 (Text
uid 1921,0
va (VaSet
font "arial,8,1"
)
xt "20200,74000,22200,75000"
st "MS0"
blo "20200,74800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1922,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1923,0
text (MLText
uid 1924,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,65200,49000,66000"
st "I2C_ADDR = \"1110111\"    ( std_logic_vector(6 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1110111\""
)
]
)
viewicon (ZoomableIcon
uid 1925,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,71250,19750,72750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*93 (SaComponent
uid 1962,0
optionalChildren [
*94 (CptPort
uid 1926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,68625,53000,69375"
)
tg (CPTG
uid 1928,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1929,0
va (VaSet
font "arial,8,0"
)
xt "54000,68500,55300,69500"
st "clk"
blo "54000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*95 (CptPort
uid 1930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,69625,53000,70375"
)
tg (CPTG
uid 1932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1933,0
va (VaSet
font "arial,8,0"
)
xt "54000,69500,55300,70500"
st "rst"
blo "54000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*96 (CptPort
uid 1934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,67625,53000,68375"
)
tg (CPTG
uid 1936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1937,0
va (VaSet
font "arial,8,0"
)
xt "54000,67500,55400,68500"
st "scl"
blo "54000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
)
*97 (CptPort
uid 1938,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1939,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,66625,53000,67375"
)
tg (CPTG
uid 1940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1941,0
va (VaSet
font "arial,8,0"
)
xt "54000,66500,55600,67500"
st "sda"
blo "54000,67300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
)
*98 (CptPort
uid 1942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,66625,66750,67375"
)
tg (CPTG
uid 1944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1945,0
va (VaSet
font "arial,8,0"
)
xt "60100,66500,65000,67500"
st "wdata : (7:0)"
ju 2
blo "65000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*99 (CptPort
uid 1946,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,69625,66750,70375"
)
tg (CPTG
uid 1948,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1949,0
va (VaSet
font "arial,8,0"
)
xt "63500,69500,65000,70500"
st "RE"
ju 2
blo "65000,70300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 6,0
)
)
)
*100 (CptPort
uid 1950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1951,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,68625,66750,69375"
)
tg (CPTG
uid 1952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1953,0
va (VaSet
font "arial,8,0"
)
xt "60300,68500,65000,69500"
st "rdata : (7:0)"
ju 2
blo "65000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*101 (CptPort
uid 1954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,70625,66750,71375"
)
tg (CPTG
uid 1956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1957,0
va (VaSet
font "arial,8,0"
)
xt "63100,70500,65000,71500"
st "start"
ju 2
blo "65000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*102 (CptPort
uid 1958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,67625,66750,68375"
)
tg (CPTG
uid 1960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1961,0
va (VaSet
font "arial,8,0"
)
xt "63400,67500,65000,68500"
st "WE"
ju 2
blo "65000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 1963,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,66000,66000,73000"
)
oxt "12000,18000,25000,25000"
ttg (MlTextGroup
uid 1964,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 1965,0
va (VaSet
font "arial,8,1"
)
xt "55200,72000,60500,73000"
st "idx_fpga_lib"
blo "55200,72800"
tm "BdLibraryNameMgr"
)
*104 (Text
uid 1966,0
va (VaSet
font "arial,8,1"
)
xt "55200,73000,58900,74000"
st "i2c_slave"
blo "55200,73800"
tm "CptNameMgr"
)
*105 (Text
uid 1967,0
va (VaSet
font "arial,8,1"
)
xt "55200,74000,57600,75000"
st "SHT2"
blo "55200,74800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1968,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1969,0
text (MLText
uid 1970,0
va (VaSet
font "Courier New,8,0"
)
xt "53000,65200,84000,66000"
st "I2C_ADDR = \"1000000\"    ( std_logic_vector(6 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
)
viewicon (ZoomableIcon
uid 1971,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,71250,54750,72750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*106 (Net
uid 1972,0
decl (Decl
n "rdata1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 28,0
i "X\"00\""
)
declText (MLText
uid 1973,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,50500,10200"
st "SIGNAL rdata1 : std_logic_vector(7 DOWNTO 0) := X\"00\"
"
)
)
*107 (Net
uid 1980,0
decl (Decl
n "rdata2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 29,0
i "X\"00\""
)
declText (MLText
uid 1981,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,50500,11000"
st "SIGNAL rdata2 : std_logic_vector(7 DOWNTO 0) := X\"00\"
"
)
)
*108 (Net
uid 1988,0
decl (Decl
n "rdata3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 18
suid 30,0
i "X\"00\""
)
declText (MLText
uid 1989,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,50500,11800"
st "SIGNAL rdata3 : std_logic_vector(7 DOWNTO 0) := X\"00\"
"
)
)
*109 (Net
uid 1996,0
decl (Decl
n "rdata4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 31,0
i "X\"00\""
)
declText (MLText
uid 1997,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,50500,12600"
st "SIGNAL rdata4 : std_logic_vector(7 DOWNTO 0) := X\"00\"
"
)
)
*110 (Wire
uid 69,0
shape (OrthoPolyLine
uid 70,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47750,30000,58000,30000"
pts [
"47750,30000"
"58000,30000"
]
)
start &4
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 73,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74,0
va (VaSet
font "arial,8,0"
)
xt "49000,29000,57300,30000"
st "sda : (N_ISBITS-1:0)"
blo "49000,29800"
tm "WireNameMgr"
)
)
on &14
)
*111 (Wire
uid 77,0
shape (OrthoPolyLine
uid 78,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47750,31000,58000,31000"
pts [
"47750,31000"
"58000,31000"
]
)
start &5
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 81,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82,0
va (VaSet
font "arial,8,0"
)
xt "49000,30000,57100,31000"
st "scl : (N_ISBITS-1:0)"
blo "49000,30800"
tm "WireNameMgr"
)
)
on &15
)
*112 (Wire
uid 149,0
shape (OrthoPolyLine
uid 150,0
va (VaSet
vasetType 3
)
xt "16000,36000,28250,36000"
pts [
"28250,36000"
"16000,36000"
]
)
start &3
end &23
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
font "arial,8,0"
)
xt "17000,35000,18300,36000"
st "rst"
blo "17000,35800"
tm "WireNameMgr"
)
)
on &19
)
*113 (Wire
uid 157,0
shape (OrthoPolyLine
uid 158,0
va (VaSet
vasetType 3
)
xt "16000,35000,28250,35000"
pts [
"28250,35000"
"16000,35000"
]
)
start &2
end &23
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
font "arial,8,0"
)
xt "17000,34000,19000,35000"
st "F8M"
blo "17000,34800"
tm "WireNameMgr"
)
)
on &18
)
*114 (Wire
uid 165,0
shape (OrthoPolyLine
uid 166,0
va (VaSet
vasetType 3
)
xt "16000,32000,28250,32000"
pts [
"16000,32000"
"28250,32000"
]
)
start &23
end &10
sat 1
eat 32
st 0
sf 1
tg (WTG
uid 171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 172,0
va (VaSet
font "arial,8,0"
)
xt "17000,31000,19800,32000"
st "ExpAck"
blo "17000,31800"
tm "WireNameMgr"
)
)
on &17
)
*115 (Wire
uid 173,0
shape (OrthoPolyLine
uid 174,0
va (VaSet
vasetType 3
)
xt "16000,29000,28250,29000"
pts [
"28250,29000"
"16000,29000"
]
)
start &7
end &23
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180,0
va (VaSet
font "arial,8,0"
)
xt "17000,28000,19600,29000"
st "ExpRd"
blo "17000,28800"
tm "WireNameMgr"
)
)
on &20
)
*116 (Wire
uid 181,0
shape (OrthoPolyLine
uid 182,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,33000,28250,33000"
pts [
"16000,33000"
"28250,33000"
]
)
start &23
end &6
sat 1
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
font "arial,8,0"
)
xt "17000,32000,22300,33000"
st "rData : (15:0)"
blo "17000,32800"
tm "WireNameMgr"
)
)
on &16
)
*117 (Wire
uid 189,0
shape (OrthoPolyLine
uid 190,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,31000,28250,31000"
pts [
"28250,31000"
"16000,31000"
]
)
start &9
end &23
sat 32
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
font "arial,8,0"
)
xt "17000,30000,22000,31000"
st "Addr : (15:0)"
blo "17000,30800"
tm "WireNameMgr"
)
)
on &22
)
*118 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "16000,30000,28250,30000"
pts [
"28250,30000"
"16000,30000"
]
)
start &8
end &23
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
font "arial,8,0"
)
xt "17000,29000,19600,30000"
st "ExpWr"
blo "17000,29800"
tm "WireNameMgr"
)
)
on &21
)
*119 (Wire
uid 205,0
shape (OrthoPolyLine
uid 206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,26000,27000,26000"
pts [
"16000,26000"
"27000,26000"
]
)
start &23
sat 4
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
font "arial,8,0"
)
xt "18000,25000,26300,26000"
st "sda : (N_ISBITS-1:0)"
blo "18000,25800"
tm "WireNameMgr"
)
)
on &14
)
*120 (Wire
uid 213,0
shape (OrthoPolyLine
uid 214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,27000,27000,27000"
pts [
"16000,27000"
"27000,27000"
]
)
start &23
sat 4
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
font "arial,8,0"
)
xt "18000,26000,26100,27000"
st "scl : (N_ISBITS-1:0)"
blo "18000,26800"
tm "WireNameMgr"
)
)
on &15
)
*121 (Wire
uid 662,0
shape (OrthoPolyLine
uid 663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,67000,52250,67000"
pts [
"52250,67000"
"45000,67000"
]
)
start &97
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
tg (WTG
uid 666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 667,0
va (VaSet
font "arial,8,0"
)
xt "47000,66000,49600,67000"
st "sda(0)"
blo "47000,66800"
tm "WireNameMgr"
)
)
on &14
)
*122 (Wire
uid 670,0
shape (OrthoPolyLine
uid 671,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,68000,52250,68000"
pts [
"52250,68000"
"45000,68000"
]
)
start &96
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
tg (WTG
uid 674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 675,0
va (VaSet
font "arial,8,0"
)
xt "47000,67000,49400,68000"
st "scl(0)"
blo "47000,67800"
tm "WireNameMgr"
)
)
on &15
)
*123 (Wire
uid 694,0
shape (OrthoPolyLine
uid 695,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,33000,93000,33000"
pts [
"83750,33000"
"93000,33000"
]
)
start &46
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 699,0
va (VaSet
font "arial,8,0"
)
xt "85000,32000,87600,33000"
st "m_sda"
blo "85000,32800"
tm "WireNameMgr"
)
)
on &38
)
*124 (Wire
uid 702,0
shape (OrthoPolyLine
uid 703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,32000,93000,32000"
pts [
"83750,32000"
"93000,32000"
]
)
start &45
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 707,0
va (VaSet
font "arial,8,0"
)
xt "85000,31000,87400,32000"
st "m_scl"
blo "85000,31800"
tm "WireNameMgr"
)
)
on &39
)
*125 (Wire
uid 708,0
shape (OrthoPolyLine
uid 709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,47000,52250,47000"
pts [
"45000,47000"
"52250,47000"
]
)
end &58
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 711,0
va (VaSet
font "arial,8,0"
)
xt "47000,46000,50600,47000"
st "m_sda(0)"
blo "47000,46800"
tm "WireNameMgr"
)
)
on &38
)
*126 (Wire
uid 714,0
shape (OrthoPolyLine
uid 715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,57000,52250,57000"
pts [
"45000,57000"
"52250,57000"
]
)
end &71
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 717,0
va (VaSet
font "arial,8,0"
)
xt "47000,56000,50600,57000"
st "m_sda(1)"
blo "47000,56800"
tm "WireNameMgr"
)
)
on &38
)
*127 (Wire
uid 720,0
shape (OrthoPolyLine
uid 721,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,48000,52250,48000"
pts [
"45000,48000"
"52250,48000"
]
)
end &57
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 723,0
va (VaSet
font "arial,8,0"
)
xt "47000,47000,50400,48000"
st "m_scl(0)"
blo "47000,47800"
tm "WireNameMgr"
)
)
on &39
)
*128 (Wire
uid 726,0
shape (OrthoPolyLine
uid 727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,58000,52250,58000"
pts [
"45000,58000"
"52250,58000"
]
)
end &70
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 729,0
va (VaSet
font "arial,8,0"
)
xt "47000,57000,50400,58000"
st "m_scl(1)"
blo "47000,57800"
tm "WireNameMgr"
)
)
on &39
)
*129 (Wire
uid 740,0
shape (OrthoPolyLine
uid 741,0
va (VaSet
vasetType 3
)
xt "63000,33000,68250,33000"
pts [
"63000,33000"
"68250,33000"
]
)
end &47
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
font "arial,8,0"
)
xt "65000,32000,66300,33000"
st "rst"
blo "65000,32800"
tm "WireNameMgr"
)
)
on &19
)
*130 (Wire
uid 746,0
shape (OrthoPolyLine
uid 747,0
va (VaSet
vasetType 3
)
xt "45000,60000,52250,60000"
pts [
"45000,60000"
"52250,60000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 749,0
va (VaSet
font "arial,8,0"
)
xt "47000,59000,48300,60000"
st "rst"
blo "47000,59800"
tm "WireNameMgr"
)
)
on &19
)
*131 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
)
xt "45000,70000,52250,70000"
pts [
"45000,70000"
"52250,70000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 755,0
va (VaSet
font "arial,8,0"
)
xt "47000,69000,48300,70000"
st "rst"
blo "47000,69800"
tm "WireNameMgr"
)
)
on &19
)
*132 (Wire
uid 760,0
shape (OrthoPolyLine
uid 761,0
va (VaSet
vasetType 3
)
xt "63000,32010,68250,32010"
pts [
"68250,32010"
"63000,32010"
]
)
start &44
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 765,0
va (VaSet
font "arial,8,0"
)
xt "65000,31000,67000,32000"
st "F8M"
blo "65000,31800"
tm "WireNameMgr"
)
)
on &18
)
*133 (Wire
uid 766,0
shape (OrthoPolyLine
uid 767,0
va (VaSet
vasetType 3
)
xt "45000,49000,52250,49000"
pts [
"52250,49000"
"45000,49000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 773,0
va (VaSet
font "arial,8,0"
)
xt "47000,48000,49000,49000"
st "F8M"
blo "47000,48800"
tm "WireNameMgr"
)
)
on &18
)
*134 (Wire
uid 774,0
shape (OrthoPolyLine
uid 775,0
va (VaSet
vasetType 3
)
xt "45000,59000,52250,59000"
pts [
"52250,59000"
"45000,59000"
]
)
start &68
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 781,0
va (VaSet
font "arial,8,0"
)
xt "47000,58000,49000,59000"
st "F8M"
blo "47000,58800"
tm "WireNameMgr"
)
)
on &18
)
*135 (Wire
uid 782,0
shape (OrthoPolyLine
uid 783,0
va (VaSet
vasetType 3
)
xt "45000,69000,52250,69000"
pts [
"52250,69000"
"45000,69000"
]
)
start &94
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 789,0
va (VaSet
font "arial,8,0"
)
xt "47000,68000,49000,69000"
st "F8M"
blo "47000,68800"
tm "WireNameMgr"
)
)
on &18
)
*136 (Wire
uid 808,0
shape (OrthoPolyLine
uid 809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,57000,76000,57000"
pts [
"66750,57000"
"76000,57000"
]
)
start &72
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 813,0
va (VaSet
font "arial,8,0"
)
xt "71750,56000,77050,57000"
st "wdata1 : (7:0)"
blo "71750,56800"
tm "WireNameMgr"
)
)
on &40
)
*137 (Wire
uid 816,0
shape (OrthoPolyLine
uid 817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,47000,75000,47000"
pts [
"66750,47000"
"75000,47000"
]
)
start &59
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 821,0
va (VaSet
font "arial,8,0"
)
xt "71750,46000,77050,47000"
st "wdata0 : (7:0)"
blo "71750,46800"
tm "WireNameMgr"
)
)
on &42
)
*138 (Wire
uid 824,0
shape (OrthoPolyLine
uid 825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,67000,76000,67000"
pts [
"66750,67000"
"76000,67000"
]
)
start &98
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 829,0
va (VaSet
font "arial,8,0"
)
xt "71750,66000,77050,67000"
st "wdata2 : (7:0)"
blo "71750,66800"
tm "WireNameMgr"
)
)
on &41
)
*139 (Wire
uid 842,0
shape (OrthoPolyLine
uid 843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,40000,25000,40000"
pts [
"25000,40000"
"16000,40000"
]
)
end &23
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
font "arial,8,0"
)
xt "18000,39000,20700,40000"
st "wdata0"
blo "18000,39800"
tm "WireNameMgr"
)
)
on &42
)
*140 (Wire
uid 850,0
shape (OrthoPolyLine
uid 851,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,41000,25000,41000"
pts [
"25000,41000"
"16000,41000"
]
)
end &23
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 855,0
va (VaSet
font "arial,8,0"
)
xt "18000,40000,20700,41000"
st "wdata1"
blo "18000,40800"
tm "WireNameMgr"
)
)
on &40
)
*141 (Wire
uid 858,0
shape (OrthoPolyLine
uid 859,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,42000,25000,42000"
pts [
"25000,42000"
"16000,42000"
]
)
end &23
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 863,0
va (VaSet
font "arial,8,0"
)
xt "18000,41000,20700,42000"
st "wdata2"
blo "18000,41800"
tm "WireNameMgr"
)
)
on &41
)
*142 (Wire
uid 872,0
shape (OrthoPolyLine
uid 873,0
va (VaSet
vasetType 3
)
xt "45000,50000,52250,50000"
pts [
"45000,50000"
"52250,50000"
]
)
end &56
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 879,0
va (VaSet
font "arial,8,0"
)
xt "47000,49000,48300,50000"
st "rst"
blo "47000,49800"
tm "WireNameMgr"
)
)
on &19
)
*143 (Wire
uid 1226,0
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,37000,22000,37000"
pts [
"22000,37000"
"16000,37000"
]
)
end &23
sat 16
eat 4
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
font "arial,8,0"
)
xt "16000,36000,21000,37000"
st "m_scl : (8:0)"
blo "16000,36800"
tm "WireNameMgr"
)
)
on &39
)
*144 (Wire
uid 1236,0
shape (OrthoPolyLine
uid 1237,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,38000,22000,38000"
pts [
"22000,38000"
"16000,38000"
]
)
end &23
sat 16
eat 4
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1243,0
va (VaSet
font "arial,8,0"
)
xt "16000,37000,21200,38000"
st "m_sda : (8:0)"
blo "16000,37800"
tm "WireNameMgr"
)
)
on &38
)
*145 (Wire
uid 1276,0
shape (OrthoPolyLine
uid 1277,0
va (VaSet
vasetType 3
)
xt "31750,67000,39000,67000"
pts [
"31750,67000"
"39000,67000"
]
)
start &85
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
font "arial,8,0"
)
xt "36750,66000,41650,67000"
st "wdata : (7:0)"
blo "36750,66800"
tm "WireNameMgr"
)
)
on &53
)
*146 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,67000,17250,67000"
pts [
"10000,67000"
"17250,67000"
]
)
end &84
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1289,0
va (VaSet
font "arial,8,0"
)
xt "12000,66000,14600,67000"
st "sda(0)"
blo "12000,66800"
tm "WireNameMgr"
)
)
on &14
)
*147 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,68000,17250,68000"
pts [
"10000,68000"
"17250,68000"
]
)
end &83
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1297,0
va (VaSet
font "arial,8,0"
)
xt "12000,67000,14400,68000"
st "scl(0)"
blo "12000,67800"
tm "WireNameMgr"
)
)
on &15
)
*148 (Wire
uid 1298,0
shape (OrthoPolyLine
uid 1299,0
va (VaSet
vasetType 3
)
xt "10000,69000,17250,69000"
pts [
"17250,69000"
"10000,69000"
]
)
start &81
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 1304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1305,0
va (VaSet
font "arial,8,0"
)
xt "12000,68000,14000,69000"
st "F8M"
blo "12000,68800"
tm "WireNameMgr"
)
)
on &18
)
*149 (Wire
uid 1306,0
shape (OrthoPolyLine
uid 1307,0
va (VaSet
vasetType 3
)
xt "10000,70000,17250,70000"
pts [
"10000,70000"
"17250,70000"
]
)
end &82
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1313,0
va (VaSet
font "arial,8,0"
)
xt "12000,69000,13300,70000"
st "rst"
blo "12000,69800"
tm "WireNameMgr"
)
)
on &19
)
*150 (Wire
uid 1974,0
shape (OrthoPolyLine
uid 1975,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,49000,75000,49000"
pts [
"66750,49000"
"75000,49000"
]
)
start &61
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1979,0
va (VaSet
font "arial,8,0"
)
xt "68750,48000,73850,49000"
st "rdata1 : (7:0)"
blo "68750,48800"
tm "WireNameMgr"
)
t (Text
va (VaSet
font "arial,8,0"
)
xt "68750,49000,71050,50000"
st "X\"00\""
blo "68750,49800"
tm "InitValueDelayMgr"
)
)
on &106
)
*151 (Wire
uid 1982,0
shape (OrthoPolyLine
uid 1983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,59000,76000,59000"
pts [
"66750,59000"
"76000,59000"
]
)
start &74
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1987,0
va (VaSet
font "arial,8,0"
)
xt "68750,58000,73850,59000"
st "rdata2 : (7:0)"
blo "68750,58800"
tm "WireNameMgr"
)
t (Text
va (VaSet
font "arial,8,0"
)
xt "68750,59000,71050,60000"
st "X\"00\""
blo "68750,59800"
tm "InitValueDelayMgr"
)
)
on &107
)
*152 (Wire
uid 1990,0
shape (OrthoPolyLine
uid 1991,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,69000,76000,69000"
pts [
"66750,69000"
"76000,69000"
]
)
start &100
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1995,0
va (VaSet
font "arial,8,0"
)
xt "68750,68000,73850,69000"
st "rdata3 : (7:0)"
blo "68750,68800"
tm "WireNameMgr"
)
t (Text
va (VaSet
font "arial,8,0"
)
xt "68750,69000,71050,70000"
st "X\"00\""
blo "68750,69800"
tm "InitValueDelayMgr"
)
)
on &108
)
*153 (Wire
uid 1998,0
shape (OrthoPolyLine
uid 1999,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31750,69000,39000,69000"
pts [
"31750,69000"
"39000,69000"
]
)
start &87
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2003,0
va (VaSet
font "arial,8,0"
)
xt "33750,68000,38850,69000"
st "rdata4 : (7:0)"
blo "33750,68800"
tm "WireNameMgr"
)
t (Text
va (VaSet
font "arial,8,0"
)
xt "33750,69000,36050,70000"
st "X\"00\""
blo "33750,69800"
tm "InitValueDelayMgr"
)
)
on &109
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *154 (PackageList
uid 271,0
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
uid 272,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*156 (MLText
uid 273,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11400,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
LIBRARY idx_fpga_lib;
USE idx_fpga_lib.ptrhm.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 274,0
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
uid 275,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*158 (Text
uid 276,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*159 (MLText
uid 277,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*160 (Text
uid 278,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*161 (MLText
uid 279,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*162 (Text
uid 280,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*163 (MLText
uid 281,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "49,0,1216,800"
viewArea "-2066,-2066,133810,87322"
cachedDiagramExtent "0,0,114000,85000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 60
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2011,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*165 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*166 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*167 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*168 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*169 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*171 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*172 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*174 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*175 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*177 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*178 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*180 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*182 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*184 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 31,0
usingSuid 1
emptyRow *185 (LEmptyRow
)
uid 284,0
optionalChildren [
*186 (RefLabelRowHdr
)
*187 (TitleRowHdr
)
*188 (FilterRowHdr
)
*189 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*190 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*191 (GroupColHdr
tm "GroupColHdrMgr"
)
*192 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*193 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*194 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*195 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*196 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*197 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 12
suid 1,0
)
)
uid 253,0
)
*199 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 10
suid 2,0
)
)
uid 255,0
)
*200 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 3,0
)
)
uid 257,0
)
*201 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_ulogic"
o 2
suid 4,0
)
)
uid 259,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F8M"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 261,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 9
suid 6,0
)
)
uid 263,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_ulogic"
o 3
suid 7,0
)
)
uid 265,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_ulogic"
o 4
suid 8,0
)
)
uid 267,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 9,0
)
)
uid 269,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "m_sda"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 7
suid 15,0
)
)
uid 736,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "m_scl"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 6
suid 16,0
)
)
uid 738,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wdata1"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 15
suid 20,0
)
)
uid 866,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wdata2"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
)
uid 868,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wdata0"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 14
suid 23,0
)
)
uid 870,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 15
suid 27,0
)
)
uid 1314,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 28,0
i "X\"00\""
)
)
uid 2004,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 29,0
i "X\"00\""
)
)
uid 2006,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 18
suid 30,0
i "X\"00\""
)
)
uid 2008,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 31,0
i "X\"00\""
)
)
uid 2010,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 297,0
optionalChildren [
*217 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *218 (MRCItem
litem &185
pos 19
dimension 20
)
uid 299,0
optionalChildren [
*219 (MRCItem
litem &186
pos 0
dimension 20
uid 300,0
)
*220 (MRCItem
litem &187
pos 1
dimension 23
uid 301,0
)
*221 (MRCItem
litem &188
pos 2
hidden 1
dimension 20
uid 302,0
)
*222 (MRCItem
litem &198
pos 0
dimension 20
uid 254,0
)
*223 (MRCItem
litem &199
pos 1
dimension 20
uid 256,0
)
*224 (MRCItem
litem &200
pos 2
dimension 20
uid 258,0
)
*225 (MRCItem
litem &201
pos 3
dimension 20
uid 260,0
)
*226 (MRCItem
litem &202
pos 4
dimension 20
uid 262,0
)
*227 (MRCItem
litem &203
pos 5
dimension 20
uid 264,0
)
*228 (MRCItem
litem &204
pos 6
dimension 20
uid 266,0
)
*229 (MRCItem
litem &205
pos 7
dimension 20
uid 268,0
)
*230 (MRCItem
litem &206
pos 8
dimension 20
uid 270,0
)
*231 (MRCItem
litem &207
pos 9
dimension 20
uid 737,0
)
*232 (MRCItem
litem &208
pos 10
dimension 20
uid 739,0
)
*233 (MRCItem
litem &209
pos 11
dimension 20
uid 867,0
)
*234 (MRCItem
litem &210
pos 12
dimension 20
uid 869,0
)
*235 (MRCItem
litem &211
pos 13
dimension 20
uid 871,0
)
*236 (MRCItem
litem &212
pos 14
dimension 20
uid 1315,0
)
*237 (MRCItem
litem &213
pos 15
dimension 20
uid 2005,0
)
*238 (MRCItem
litem &214
pos 16
dimension 20
uid 2007,0
)
*239 (MRCItem
litem &215
pos 17
dimension 20
uid 2009,0
)
*240 (MRCItem
litem &216
pos 18
dimension 20
uid 2011,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 303,0
optionalChildren [
*241 (MRCItem
litem &189
pos 0
dimension 20
uid 304,0
)
*242 (MRCItem
litem &191
pos 1
dimension 50
uid 305,0
)
*243 (MRCItem
litem &192
pos 2
dimension 100
uid 306,0
)
*244 (MRCItem
litem &193
pos 3
dimension 50
uid 307,0
)
*245 (MRCItem
litem &194
pos 4
dimension 100
uid 308,0
)
*246 (MRCItem
litem &195
pos 5
dimension 100
uid 309,0
)
*247 (MRCItem
litem &196
pos 6
dimension 50
uid 310,0
)
*248 (MRCItem
litem &197
pos 7
dimension 80
uid 311,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 298,0
vaOverrides [
]
)
]
)
uid 283,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *249 (LEmptyRow
)
uid 313,0
optionalChildren [
*250 (RefLabelRowHdr
)
*251 (TitleRowHdr
)
*252 (FilterRowHdr
)
*253 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*254 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*255 (GroupColHdr
tm "GroupColHdrMgr"
)
*256 (NameColHdr
tm "GenericNameColHdrMgr"
)
*257 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*258 (InitColHdr
tm "GenericValueColHdrMgr"
)
*259 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*260 (EolColHdr
tm "GenericEolColHdrMgr"
)
*261 (LogGeneric
generic (GiElement
name "N_ISBITS"
type "integer"
value "4"
)
uid 9,0
)
*262 (LogGeneric
generic (GiElement
name "ESID"
type "ESID_array"
value "( 3, 2, 1, 0, 0, 0, 0, 0 )"
)
uid 11,0
)
*263 (LogGeneric
generic (GiElement
name "ISwitchBit"
type "ISB_array"
value "( 3, 2, 1, 0 )"
)
uid 13,0
)
*264 (LogGeneric
generic (GiElement
name "ESwitchAddr"
type "ESA_array"
value "( \"1110000\",  \"0000000\", \"0000000\", \"0000000\" )"
)
uid 15,0
)
*265 (LogGeneric
generic (GiElement
name "ESwitchBit"
type "ESB_array"
value "( 0, 0, 0, 4, 3, 2, 1, 0 )"
)
uid 17,0
)
*266 (LogGeneric
generic (GiElement
name "N_PTRH"
type "integer"
value "8"
)
uid 19,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 325,0
optionalChildren [
*267 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *268 (MRCItem
litem &249
pos 6
dimension 20
)
uid 327,0
optionalChildren [
*269 (MRCItem
litem &250
pos 0
dimension 20
uid 328,0
)
*270 (MRCItem
litem &251
pos 1
dimension 23
uid 329,0
)
*271 (MRCItem
litem &252
pos 2
hidden 1
dimension 20
uid 330,0
)
*272 (MRCItem
litem &261
pos 1
dimension 20
uid 10,0
)
*273 (MRCItem
litem &262
pos 2
dimension 20
uid 12,0
)
*274 (MRCItem
litem &263
pos 4
dimension 20
uid 14,0
)
*275 (MRCItem
litem &264
pos 5
dimension 20
uid 16,0
)
*276 (MRCItem
litem &265
pos 3
dimension 20
uid 18,0
)
*277 (MRCItem
litem &266
pos 0
dimension 20
uid 20,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 331,0
optionalChildren [
*278 (MRCItem
litem &253
pos 0
dimension 20
uid 332,0
)
*279 (MRCItem
litem &255
pos 1
dimension 50
uid 333,0
)
*280 (MRCItem
litem &256
pos 2
dimension 100
uid 334,0
)
*281 (MRCItem
litem &257
pos 3
dimension 100
uid 335,0
)
*282 (MRCItem
litem &258
pos 4
dimension 228
uid 336,0
)
*283 (MRCItem
litem &259
pos 5
dimension 50
uid 337,0
)
*284 (MRCItem
litem &260
pos 6
dimension 80
uid 338,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 326,0
vaOverrides [
]
)
]
)
uid 312,0
type 1
)
activeModelName "BlockDiag"
)
