<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2024.1 (64-bit)                                     -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z007s_1" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z007s_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/zynq_bd_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/zynq_bd_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/zynq_bd_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[31:0]" gui_info=""/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/S_AXI_AWPROT[2]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/S_AXI_AWPROT[1]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/S_AXI_AWPROT[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/led[7]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/led[6]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/led[5]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/led[4]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/led[3]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/led[2]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/led[1]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/led[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[31]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[30]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[29]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[28]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[27]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[26]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[25]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[24]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[23]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[22]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[21]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[20]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[19]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[18]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[17]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[16]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[15]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[14]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[13]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[12]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[11]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[10]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[9]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[8]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[7]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[6]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[5]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[4]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[3]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[2]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[1]"/>
        <net name="zynq_bd_i/myip_slave_lite_v1_0_0/inst/slv_reg1[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
