$date
    Sep 22, 2025  04:38:47
$end
$version
    TOOL:	xmsim	23.09-s001
$end
$timescale
    1 ns
$end

$scope module tb_fsm $end
$var reg       1 !    clk $end
$var reg       1 "    rst $end
$var reg       4 #    cell_volts [3:0] $end
$var reg       4 $    current [3:0] $end
$var reg       6 %    temp [5:0] $end
$var reg       1 &    minor_fault $end
$var reg       1 '    major_fault $end
$var reg       2 (    state [1:0] $end
$var parameter  4 )    Persistence $end

$scope module dut $end
$var wire      1 *    clk  $end
$var wire      1 +    rst  $end
$var wire      4 ,    cell_volts [3:0] $end
$var wire      4 -    current [3:0] $end
$var wire      6 .    temp [5:0] $end
$var reg       1 /    minor_fault $end
$var reg       1 0    major_fault $end
$var reg       2 1    state [1:0] $end
$var parameter  4 2    Persistence $end
$var parameter  2 3    Normal [1:0] $end
$var parameter  2 4    Warning [1:0] $end
$var parameter  2 5    Fault [1:0] $end
$var parameter  2 6    Shutdown [1:0] $end
$var reg       4 7    cnt [3:0] $end
$var reg       1 8    cur_fault $end
$var reg       1 9    volt_fault $end
$var reg       1 :    curr_fault $end
$var reg       1 ;    temp_fault $end
$var reg       2 <    fault_prio [1:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b11 6
b10 5
b1 4
b0 3
b1010 2
b1010 )
0!
1"
b1100 #
b1010 $
b11001 %
0&
0'
b0 (
0*
1+
b1100 ,
b1010 -
b11001 .
0/
00
b0 1
b0 7
08
09
0:
0;
b0 <
$end
#5
1!
1*
#10
0!
0*
#15
1!
1*
#20
0"
0!
0*
0+
#25
1!
1*
#30
0!
0*
#35
1!
1*
#40
b1000 #
0!
0*
b1000 ,
19
18
b10 <
1/
1&
#45
1!
1*
b1 1
b1 7
b1 (
#50
0!
0*
#55
1!
1*
b10 7
#60
0!
0*
#65
1!
1*
b11 7
#70
0!
0*
#75
1!
1*
b100 7
#80
b1100 #
0!
0*
b1100 ,
09
08
b0 <
0/
0&
#85
1!
1*
b0 1
b0 7
b0 (
#90
0!
0*
#95
1!
1*
#100
b1111 #
0!
0*
b1111 ,
19
18
b10 <
1/
1&
#105
1!
1*
b1 1
b1 7
b1 (
#110
0!
0*
#115
1!
1*
b10 7
#120
0!
0*
#125
1!
1*
b11 7
#130
0!
0*
#135
1!
1*
b100 7
#140
0!
0*
#145
1!
1*
b101 7
#150
0!
0*
#155
1!
1*
b110 7
#160
0!
0*
#165
1!
1*
b111 7
#170
0!
0*
#175
1!
1*
b1000 7
#180
0!
0*
#185
1!
1*
b1001 7
#190
0!
0*
#195
1!
1*
b1010 7
0/
10
1'
0&
#200
b1100 #
0!
0*
b1100 ,
09
08
b0 <
#205
1!
1*
b10 1
b0 7
00
0'
b10 (
#210
0!
0*
#215
1!
1*
b0 1
b0 (
#220
b111 $
0!
0*
b111 -
1:
18
b1 <
1/
1&
#225
1!
1*
b1 1
b1 7
b1 (
#230
0!
0*
#235
1!
1*
b10 7
#240
b1010 $
0!
0*
b1010 -
0:
08
b0 <
0/
0&
#245
1!
1*
b0 1
b0 7
b0 (
#250
0!
0*
#255
1!
1*
#260
0!
0*
#265
1!
1*
#270
b101101 %
0!
0*
b101101 .
1;
18
b11 <
1/
1&
#275
1!
1*
b10 1
b1 7
b10 (
#280
0!
0*
#285
1!
1*
b11 1
b10 7
b11 (
#290
0!
0*
#295
1!
1*
b11 7
#300
0!
0*
#305
1!
1*
b100 7
#310
0!
0*
#315
1!
1*
b101 7
#320
0!
0*
#325
1!
1*
b110 7
#330
0!
0*
#335
1!
1*
b111 7
#340
0!
0*
#345
1!
1*
b1000 7
#350
0!
0*
#355
1!
1*
b1001 7
#360
0!
0*
#365
1!
1*
b1010 7
0/
10
1'
0&
#370
0!
0*
#375
1!
1*
#380
0!
0*
#385
1!
1*
#390
0!
0*
#395
1!
1*
#400
0!
0*
#405
1!
1*
#410
