

================================================================
== Vivado HLS Report for 'int_32_mul3'
================================================================
* Date:           Thu Aug 23 12:23:50 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        result
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.216|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_mul3_chunk_fu_80   |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_101  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_122  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_143  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_164  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_185  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     134|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     108|     192|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      15|
|Register         |        -|      -|      40|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     148|     341|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------+---------+-------+----+----+
    |grp_lut_mul3_chunk_fu_80   |lut_mul3_chunk  |        0|      0|  18|  32|
    |grp_lut_mul3_chunk_fu_101  |lut_mul3_chunk  |        0|      0|  18|  32|
    |grp_lut_mul3_chunk_fu_122  |lut_mul3_chunk  |        0|      0|  18|  32|
    |grp_lut_mul3_chunk_fu_143  |lut_mul3_chunk  |        0|      0|  18|  32|
    |grp_lut_mul3_chunk_fu_164  |lut_mul3_chunk  |        0|      0|  18|  32|
    |grp_lut_mul3_chunk_fu_185  |lut_mul3_chunk  |        0|      0|  18|  32|
    +---------------------------+----------------+---------+-------+----+----+
    |Total                      |                |        0|      0| 108| 192|
    +---------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_return                        |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_328_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_340_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_334_p2                   |     +    |      0|  0|  32|          32|          32|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   6|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 134|         129|         129|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  2|   0|    2|          0|
    |grp_lut_mul3_chunk_fu_101_ap_start_reg  |  1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_122_ap_start_reg  |  1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_143_ap_start_reg  |  1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_164_ap_start_reg  |  1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_185_ap_start_reg  |  1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_80_ap_start_reg   |  1|   0|    1|          0|
    |p_Result_1_reg_362                      |  6|   0|    6|          0|
    |p_Result_2_reg_367                      |  6|   0|    6|          0|
    |p_Result_3_reg_372                      |  6|   0|    6|          0|
    |p_Result_4_reg_377                      |  6|   0|    6|          0|
    |this_assign_reg_352                     |  2|   0|    6|          4|
    |tmp_reg_357                             |  6|   0|    6|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   | 40|   0|   44|          4|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  int_32_mul3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  int_32_mul3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  int_32_mul3 | return value |
|ap_done    | out |    1| ap_ctrl_hs |  int_32_mul3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  int_32_mul3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  int_32_mul3 | return value |
|ap_return  | out |   32| ap_ctrl_hs |  int_32_mul3 | return value |
|in_V       |  in |   32|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

