|Part5
CLOCK_50 => CLOCK_50.IN3
KEY[0] => _.IN1
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
LEDR[0] <= keyboard:kbd.state
LEDR[1] <= keyboard:kbd.state
LEDR[2] <= keyboard:kbd.state
LEDR[3] <= keyboard:kbd.state
LEDR[4] <= keyboard:kbd.state
PS2_KBCLK <> keyboard:kbd.PS2_CLK
PS2_KBDAT <> keyboard:kbd.PS2_DAT
GPIO[0] <= GPIO[0].DB_MAX_OUTPUT_PORT_TYPE
GPIO[1] <= GPIO[1].DB_MAX_OUTPUT_PORT_TYPE
GPIO[2] <= GPIO[2].DB_MAX_OUTPUT_PORT_TYPE
GPIO[3] <= GPIO[3].DB_MAX_OUTPUT_PORT_TYPE
GPIO[4] <= GPIO[4].DB_MAX_OUTPUT_PORT_TYPE
GPIO[5] <= GPIO[5].DB_MAX_OUTPUT_PORT_TYPE
GPIO[6] <= GPIO[6].DB_MAX_OUTPUT_PORT_TYPE
GPIO[7] <= GPIO[7].DB_MAX_OUTPUT_PORT_TYPE
GPIO[8] <= <GND>
GPIO[9] <= <GND>
GPIO[10] <= <GND>
GPIO[11] <= <GND>
GPIO[12] <= <GND>
GPIO[13] <= <GND>
GPIO[14] <= <GND>
GPIO[15] <= <GND>
GPIO[16] <= <GND>
GPIO[17] <= <GND>
GPIO[18] <= <GND>
GPIO[19] <= <GND>
GPIO[20] <= <GND>
GPIO[21] <= <GND>
GPIO[22] <= <GND>
GPIO[23] <= <GND>
GPIO[24] <= <GND>
GPIO[25] <= <GND>
GPIO[26] <= <GND>
GPIO[27] <= <GND>
GPIO[28] <= <GND>
GPIO[29] <= <GND>
GPIO[30] <= <GND>
GPIO[31] <= <GND>
GPIO[32] <= <GND>
GPIO[33] <= <GND>
GPIO[34] <= <GND>
GPIO[35] <= <GND>


|Part5|keyboard:kbd
PS2_CLK <> ps2_bus:ps2_bus.PS2_CLK
PS2_DAT <> ps2_bus:ps2_bus.PS2_DAT
CLOCK_50 => CLOCK_50.IN1
start_tx => clk_out.OUTPUTSELECT
start_tx => dat_out.OUTPUTSELECT
start_tx => Selector0.IN3
start_tx => next_state.idel.DATAB
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => always3.IN1
tx_buf[0] => Mux0.IN7
tx_buf[0] => WideXor0.IN0
tx_buf[1] => Mux0.IN6
tx_buf[1] => WideXor0.IN1
tx_buf[2] => Mux0.IN5
tx_buf[2] => WideXor0.IN2
tx_buf[3] => Mux0.IN4
tx_buf[3] => WideXor0.IN3
tx_buf[4] => Mux0.IN3
tx_buf[4] => WideXor0.IN4
tx_buf[5] => Mux0.IN2
tx_buf[5] => WideXor0.IN5
tx_buf[6] => Mux0.IN1
tx_buf[6] => WideXor0.IN6
tx_buf[7] => Mux0.IN0
tx_buf[7] => WideXor0.IN7
state[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|Part5|keyboard:kbd|divider:comb_3
clk_in => out.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
clk_in => counter[24].CLK
clk_in => counter[25].CLK
clk_in => counter[26].CLK
clk_in => counter[27].CLK
clk_in => counter[28].CLK
clk_in => counter[29].CLK
clk_in => counter[30].CLK
clk_in => counter[31].CLK
clk_out <= out.DB_MAX_OUTPUT_PORT_TYPE


|Part5|keyboard:kbd|divider:comb_4
clk_in => out.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
clk_in => counter[24].CLK
clk_in => counter[25].CLK
clk_in => counter[26].CLK
clk_in => counter[27].CLK
clk_in => counter[28].CLK
clk_in => counter[29].CLK
clk_in => counter[30].CLK
clk_in => counter[31].CLK
clk_out <= out.DB_MAX_OUTPUT_PORT_TYPE


|Part5|keyboard:kbd|ps2_bus:ps2_bus
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
clock => dat_in~reg0.CLK
clock => clk_in~reg0.CLK
clk_out => PS2_CLK.OE
dat_out => PS2_DAT.OE
clk_in <= clk_in~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_in <= dat_in~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Part5|matrix:mat
clk_50 => clk_50.IN1
COL[0] => Mux0.IN7
COL[1] => Mux0.IN6
COL[2] => Mux0.IN5
COL[3] => Mux0.IN4
COL[4] => Mux0.IN3
ROW[0] <= ROW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROW[1] <= ROW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROW[2] <= ROW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROW[3] <= ROW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROW[4] <= ROW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_down <= key_down~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Part5|matrix:mat|divider:divider
clk_in => out.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
clk_in => counter[24].CLK
clk_in => counter[25].CLK
clk_in => counter[26].CLK
clk_in => counter[27].CLK
clk_in => counter[28].CLK
clk_in => counter[29].CLK
clk_in => counter[30].CLK
clk_in => counter[31].CLK
clk_out <= out.DB_MAX_OUTPUT_PORT_TYPE


|Part5|fifo:fifo
clk => buf_mem.we_a.CLK
clk => buf_mem.waddr_a[2].CLK
clk => buf_mem.waddr_a[1].CLK
clk => buf_mem.waddr_a[0].CLK
clk => buf_mem.data_a[7].CLK
clk => buf_mem.data_a[6].CLK
clk => buf_mem.data_a[5].CLK
clk => buf_mem.data_a[4].CLK
clk => buf_mem.data_a[3].CLK
clk => buf_mem.data_a[2].CLK
clk => buf_mem.data_a[1].CLK
clk => buf_mem.data_a[0].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => buf_out[0]~reg0.CLK
clk => buf_out[1]~reg0.CLK
clk => buf_out[2]~reg0.CLK
clk => buf_out[3]~reg0.CLK
clk => buf_out[4]~reg0.CLK
clk => buf_out[5]~reg0.CLK
clk => buf_out[6]~reg0.CLK
clk => buf_out[7]~reg0.CLK
clk => fifo_cnt[0]~reg0.CLK
clk => fifo_cnt[1]~reg0.CLK
clk => fifo_cnt[2]~reg0.CLK
clk => fifo_cnt[3]~reg0.CLK
clk => buf_mem.CLK0
rst_n => buf_out[0]~reg0.ACLR
rst_n => buf_out[1]~reg0.ACLR
rst_n => buf_out[2]~reg0.ACLR
rst_n => buf_out[3]~reg0.ACLR
rst_n => buf_out[4]~reg0.ACLR
rst_n => buf_out[5]~reg0.ACLR
rst_n => buf_out[6]~reg0.ACLR
rst_n => buf_out[7]~reg0.ACLR
rst_n => fifo_cnt[0]~reg0.ACLR
rst_n => fifo_cnt[1]~reg0.ACLR
rst_n => fifo_cnt[2]~reg0.ACLR
rst_n => fifo_cnt[3]~reg0.ACLR
rst_n => rd_ptr[0].ACLR
rst_n => rd_ptr[1].ACLR
rst_n => rd_ptr[2].ACLR
rst_n => wr_ptr[0].ACLR
rst_n => wr_ptr[1].ACLR
rst_n => wr_ptr[2].ACLR
buf_in[0] => buf_mem.data_a[0].DATAIN
buf_in[0] => buf_mem.DATAIN
buf_in[1] => buf_mem.data_a[1].DATAIN
buf_in[1] => buf_mem.DATAIN1
buf_in[2] => buf_mem.data_a[2].DATAIN
buf_in[2] => buf_mem.DATAIN2
buf_in[3] => buf_mem.data_a[3].DATAIN
buf_in[3] => buf_mem.DATAIN3
buf_in[4] => buf_mem.data_a[4].DATAIN
buf_in[4] => buf_mem.DATAIN4
buf_in[5] => buf_mem.data_a[5].DATAIN
buf_in[5] => buf_mem.DATAIN5
buf_in[6] => buf_mem.data_a[6].DATAIN
buf_in[6] => buf_mem.DATAIN6
buf_in[7] => buf_mem.data_a[7].DATAIN
buf_in[7] => buf_mem.DATAIN7
buf_out[0] <= buf_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_out[1] <= buf_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_out[2] <= buf_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_out[3] <= buf_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_out[4] <= buf_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_out[5] <= buf_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_out[6] <= buf_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_out[7] <= buf_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en => always0.IN1
rd_en => always1.IN1
buf_empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
buf_full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt[0] <= fifo_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt[1] <= fifo_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt[2] <= fifo_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt[3] <= fifo_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


