-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.2
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dct,hls_ip_2015_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.930000,HLS_SYN_LAT=508,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=8,HLS_SYN_FF=1243,HLS_SYN_LUT=634}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_pp0_stg0_fsm_4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_st7_fsm_5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_22 : BOOLEAN;
    signal indvar_flatten_reg_134 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_i_reg_145 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_i_reg_156 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_317 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_55 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal indvar_flatten_next_fu_224_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_i_mid2_fu_250_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_mid2_reg_326 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_i_fu_301_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_i_reg_336 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_307_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_81 : BOOLEAN;
    signal grp_dct_dct_2d_fu_167_ap_done : STD_LOGIC;
    signal buf_2d_in_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_0_ce0 : STD_LOGIC;
    signal buf_2d_in_0_we0 : STD_LOGIC;
    signal buf_2d_in_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_1_ce0 : STD_LOGIC;
    signal buf_2d_in_1_we0 : STD_LOGIC;
    signal buf_2d_in_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_2_ce0 : STD_LOGIC;
    signal buf_2d_in_2_we0 : STD_LOGIC;
    signal buf_2d_in_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_3_ce0 : STD_LOGIC;
    signal buf_2d_in_3_we0 : STD_LOGIC;
    signal buf_2d_in_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_4_ce0 : STD_LOGIC;
    signal buf_2d_in_4_we0 : STD_LOGIC;
    signal buf_2d_in_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_5_ce0 : STD_LOGIC;
    signal buf_2d_in_5_we0 : STD_LOGIC;
    signal buf_2d_in_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_6_ce0 : STD_LOGIC;
    signal buf_2d_in_6_we0 : STD_LOGIC;
    signal buf_2d_in_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_7_ce0 : STD_LOGIC;
    signal buf_2d_in_7_we0 : STD_LOGIC;
    signal buf_2d_in_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_out_ce0 : STD_LOGIC;
    signal buf_2d_out_we0 : STD_LOGIC;
    signal buf_2d_out_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_ap_start : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_ap_idle : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_ap_ready : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_0_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_1_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_2_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_3_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_4_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_5_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_6_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_2d_fu_167_in_block_7_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_in_block_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_2d_fu_167_out_block_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_dct_2d_fu_167_out_block_ce0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_out_block_we0 : STD_LOGIC;
    signal grp_dct_dct_2d_fu_167_out_block_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_ap_start : STD_LOGIC;
    signal grp_dct_read_data_fu_196_ap_done : STD_LOGIC;
    signal grp_dct_read_data_fu_196_ap_idle : STD_LOGIC;
    signal grp_dct_read_data_fu_196_ap_ready : STD_LOGIC;
    signal grp_dct_read_data_fu_196_input_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_read_data_fu_196_input_r_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_input_r_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_buf_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_read_data_fu_196_buf_0_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_0_we0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_buf_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_read_data_fu_196_buf_1_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_1_we0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_buf_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_read_data_fu_196_buf_2_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_2_we0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_buf_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_read_data_fu_196_buf_3_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_3_we0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_buf_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_read_data_fu_196_buf_4_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_4_we0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_buf_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_read_data_fu_196_buf_5_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_5_we0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_buf_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_read_data_fu_196_buf_6_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_6_we0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_read_data_fu_196_buf_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_read_data_fu_196_buf_7_ce0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_7_we0 : STD_LOGIC;
    signal grp_dct_read_data_fu_196_buf_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_i_phi_fu_149_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_dct_2d_fu_167_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_262 : BOOLEAN;
    signal grp_dct_read_data_fu_196_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_338 : BOOLEAN;
    signal tmp_2_fu_296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_i_fu_313_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_i5_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r3_fu_244_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_258_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_i_mid2_fu_236_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_278_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_addr_cast_fu_286_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_i_trn_cast_fu_274_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_addr2_fu_290_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_i_cast2_fu_270_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i_fu_262_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_411 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component dct_dct_2d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_block_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_0_ce0 : OUT STD_LOGIC;
        in_block_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_1_ce0 : OUT STD_LOGIC;
        in_block_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_2_ce0 : OUT STD_LOGIC;
        in_block_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_3_ce0 : OUT STD_LOGIC;
        in_block_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_4_ce0 : OUT STD_LOGIC;
        in_block_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_5_ce0 : OUT STD_LOGIC;
        in_block_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_6_ce0 : OUT STD_LOGIC;
        in_block_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_7_ce0 : OUT STD_LOGIC;
        in_block_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_block_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_block_ce0 : OUT STD_LOGIC;
        out_block_we0 : OUT STD_LOGIC;
        out_block_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_read_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_0_ce0 : OUT STD_LOGIC;
        buf_0_we0 : OUT STD_LOGIC;
        buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_1_ce0 : OUT STD_LOGIC;
        buf_1_we0 : OUT STD_LOGIC;
        buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2_ce0 : OUT STD_LOGIC;
        buf_2_we0 : OUT STD_LOGIC;
        buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_3_ce0 : OUT STD_LOGIC;
        buf_3_we0 : OUT STD_LOGIC;
        buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_4_ce0 : OUT STD_LOGIC;
        buf_4_we0 : OUT STD_LOGIC;
        buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_5_ce0 : OUT STD_LOGIC;
        buf_5_we0 : OUT STD_LOGIC;
        buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_6_ce0 : OUT STD_LOGIC;
        buf_6_we0 : OUT STD_LOGIC;
        buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_7_ce0 : OUT STD_LOGIC;
        buf_7_we0 : OUT STD_LOGIC;
        buf_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_2d_col_inbuf_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_2d_row_outbuf IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    buf_2d_in_0_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_0_address0,
        ce0 => buf_2d_in_0_ce0,
        we0 => buf_2d_in_0_we0,
        d0 => buf_2d_in_0_d0,
        q0 => buf_2d_in_0_q0);

    buf_2d_in_1_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_1_address0,
        ce0 => buf_2d_in_1_ce0,
        we0 => buf_2d_in_1_we0,
        d0 => buf_2d_in_1_d0,
        q0 => buf_2d_in_1_q0);

    buf_2d_in_2_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_2_address0,
        ce0 => buf_2d_in_2_ce0,
        we0 => buf_2d_in_2_we0,
        d0 => buf_2d_in_2_d0,
        q0 => buf_2d_in_2_q0);

    buf_2d_in_3_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_3_address0,
        ce0 => buf_2d_in_3_ce0,
        we0 => buf_2d_in_3_we0,
        d0 => buf_2d_in_3_d0,
        q0 => buf_2d_in_3_q0);

    buf_2d_in_4_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_4_address0,
        ce0 => buf_2d_in_4_ce0,
        we0 => buf_2d_in_4_we0,
        d0 => buf_2d_in_4_d0,
        q0 => buf_2d_in_4_q0);

    buf_2d_in_5_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_5_address0,
        ce0 => buf_2d_in_5_ce0,
        we0 => buf_2d_in_5_we0,
        d0 => buf_2d_in_5_d0,
        q0 => buf_2d_in_5_q0);

    buf_2d_in_6_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_6_address0,
        ce0 => buf_2d_in_6_ce0,
        we0 => buf_2d_in_6_we0,
        d0 => buf_2d_in_6_d0,
        q0 => buf_2d_in_6_q0);

    buf_2d_in_7_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_7_address0,
        ce0 => buf_2d_in_7_ce0,
        we0 => buf_2d_in_7_we0,
        d0 => buf_2d_in_7_d0,
        q0 => buf_2d_in_7_q0);

    buf_2d_out_U : component dct_dct_2d_row_outbuf
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_out_address0,
        ce0 => buf_2d_out_ce0,
        we0 => buf_2d_out_we0,
        d0 => buf_2d_out_d0,
        q0 => buf_2d_out_q0);

    grp_dct_dct_2d_fu_167 : component dct_dct_2d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_dct_2d_fu_167_ap_start,
        ap_done => grp_dct_dct_2d_fu_167_ap_done,
        ap_idle => grp_dct_dct_2d_fu_167_ap_idle,
        ap_ready => grp_dct_dct_2d_fu_167_ap_ready,
        in_block_0_address0 => grp_dct_dct_2d_fu_167_in_block_0_address0,
        in_block_0_ce0 => grp_dct_dct_2d_fu_167_in_block_0_ce0,
        in_block_0_q0 => grp_dct_dct_2d_fu_167_in_block_0_q0,
        in_block_1_address0 => grp_dct_dct_2d_fu_167_in_block_1_address0,
        in_block_1_ce0 => grp_dct_dct_2d_fu_167_in_block_1_ce0,
        in_block_1_q0 => grp_dct_dct_2d_fu_167_in_block_1_q0,
        in_block_2_address0 => grp_dct_dct_2d_fu_167_in_block_2_address0,
        in_block_2_ce0 => grp_dct_dct_2d_fu_167_in_block_2_ce0,
        in_block_2_q0 => grp_dct_dct_2d_fu_167_in_block_2_q0,
        in_block_3_address0 => grp_dct_dct_2d_fu_167_in_block_3_address0,
        in_block_3_ce0 => grp_dct_dct_2d_fu_167_in_block_3_ce0,
        in_block_3_q0 => grp_dct_dct_2d_fu_167_in_block_3_q0,
        in_block_4_address0 => grp_dct_dct_2d_fu_167_in_block_4_address0,
        in_block_4_ce0 => grp_dct_dct_2d_fu_167_in_block_4_ce0,
        in_block_4_q0 => grp_dct_dct_2d_fu_167_in_block_4_q0,
        in_block_5_address0 => grp_dct_dct_2d_fu_167_in_block_5_address0,
        in_block_5_ce0 => grp_dct_dct_2d_fu_167_in_block_5_ce0,
        in_block_5_q0 => grp_dct_dct_2d_fu_167_in_block_5_q0,
        in_block_6_address0 => grp_dct_dct_2d_fu_167_in_block_6_address0,
        in_block_6_ce0 => grp_dct_dct_2d_fu_167_in_block_6_ce0,
        in_block_6_q0 => grp_dct_dct_2d_fu_167_in_block_6_q0,
        in_block_7_address0 => grp_dct_dct_2d_fu_167_in_block_7_address0,
        in_block_7_ce0 => grp_dct_dct_2d_fu_167_in_block_7_ce0,
        in_block_7_q0 => grp_dct_dct_2d_fu_167_in_block_7_q0,
        out_block_address0 => grp_dct_dct_2d_fu_167_out_block_address0,
        out_block_ce0 => grp_dct_dct_2d_fu_167_out_block_ce0,
        out_block_we0 => grp_dct_dct_2d_fu_167_out_block_we0,
        out_block_d0 => grp_dct_dct_2d_fu_167_out_block_d0);

    grp_dct_read_data_fu_196 : component dct_read_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_read_data_fu_196_ap_start,
        ap_done => grp_dct_read_data_fu_196_ap_done,
        ap_idle => grp_dct_read_data_fu_196_ap_idle,
        ap_ready => grp_dct_read_data_fu_196_ap_ready,
        input_r_address0 => grp_dct_read_data_fu_196_input_r_address0,
        input_r_ce0 => grp_dct_read_data_fu_196_input_r_ce0,
        input_r_q0 => grp_dct_read_data_fu_196_input_r_q0,
        buf_0_address0 => grp_dct_read_data_fu_196_buf_0_address0,
        buf_0_ce0 => grp_dct_read_data_fu_196_buf_0_ce0,
        buf_0_we0 => grp_dct_read_data_fu_196_buf_0_we0,
        buf_0_d0 => grp_dct_read_data_fu_196_buf_0_d0,
        buf_1_address0 => grp_dct_read_data_fu_196_buf_1_address0,
        buf_1_ce0 => grp_dct_read_data_fu_196_buf_1_ce0,
        buf_1_we0 => grp_dct_read_data_fu_196_buf_1_we0,
        buf_1_d0 => grp_dct_read_data_fu_196_buf_1_d0,
        buf_2_address0 => grp_dct_read_data_fu_196_buf_2_address0,
        buf_2_ce0 => grp_dct_read_data_fu_196_buf_2_ce0,
        buf_2_we0 => grp_dct_read_data_fu_196_buf_2_we0,
        buf_2_d0 => grp_dct_read_data_fu_196_buf_2_d0,
        buf_3_address0 => grp_dct_read_data_fu_196_buf_3_address0,
        buf_3_ce0 => grp_dct_read_data_fu_196_buf_3_ce0,
        buf_3_we0 => grp_dct_read_data_fu_196_buf_3_we0,
        buf_3_d0 => grp_dct_read_data_fu_196_buf_3_d0,
        buf_4_address0 => grp_dct_read_data_fu_196_buf_4_address0,
        buf_4_ce0 => grp_dct_read_data_fu_196_buf_4_ce0,
        buf_4_we0 => grp_dct_read_data_fu_196_buf_4_we0,
        buf_4_d0 => grp_dct_read_data_fu_196_buf_4_d0,
        buf_5_address0 => grp_dct_read_data_fu_196_buf_5_address0,
        buf_5_ce0 => grp_dct_read_data_fu_196_buf_5_ce0,
        buf_5_we0 => grp_dct_read_data_fu_196_buf_5_we0,
        buf_5_d0 => grp_dct_read_data_fu_196_buf_5_d0,
        buf_6_address0 => grp_dct_read_data_fu_196_buf_6_address0,
        buf_6_ce0 => grp_dct_read_data_fu_196_buf_6_ce0,
        buf_6_we0 => grp_dct_read_data_fu_196_buf_6_we0,
        buf_6_d0 => grp_dct_read_data_fu_196_buf_6_d0,
        buf_7_address0 => grp_dct_read_data_fu_196_buf_7_address0,
        buf_7_ce0 => grp_dct_read_data_fu_196_buf_7_ce0,
        buf_7_we0 => grp_dct_read_data_fu_196_buf_7_we0,
        buf_7_d0 => grp_dct_read_data_fu_196_buf_7_d0);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and not((exitcond_flatten_fu_218_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_logic_0 = grp_dct_dct_2d_fu_167_ap_done)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (exitcond_flatten_fu_218_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_logic_0 = grp_dct_dct_2d_fu_167_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and not((exitcond_flatten_fu_218_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_dct_dct_2d_fu_167_ap_start_ap_start_reg assign process. --
    grp_dct_dct_2d_fu_167_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_dct_2d_fu_167_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                    grp_dct_dct_2d_fu_167_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dct_dct_2d_fu_167_ap_ready)) then 
                    grp_dct_dct_2d_fu_167_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_dct_read_data_fu_196_ap_start_ap_start_reg assign process. --
    grp_dct_read_data_fu_196_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_read_data_fu_196_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    grp_dct_read_data_fu_196_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dct_read_data_fu_196_ap_ready)) then 
                    grp_dct_read_data_fu_196_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- c_i_reg_156 assign process. --
    c_i_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_218_p2 = ap_const_lv1_0))) then 
                c_i_reg_156 <= c_fu_307_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_logic_0 = grp_dct_dct_2d_fu_167_ap_done)))) then 
                c_i_reg_156 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- indvar_flatten_reg_134 assign process. --
    indvar_flatten_reg_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_218_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_134 <= indvar_flatten_next_fu_224_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_logic_0 = grp_dct_dct_2d_fu_167_ap_done)))) then 
                indvar_flatten_reg_134 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    -- r_i_reg_145 assign process. --
    r_i_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then 
                r_i_reg_145 <= r_i_mid2_reg_326;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_logic_0 = grp_dct_dct_2d_fu_167_ap_done)))) then 
                r_i_reg_145 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4)) then
                exitcond_flatten_reg_317 <= exitcond_flatten_fu_218_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_218_p2 = ap_const_lv1_0))) then
                r_i_mid2_reg_326 <= r_i_mid2_fu_250_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (exitcond_flatten_fu_218_p2 = ap_const_lv1_0))) then
                tmp_9_i_reg_336 <= tmp_9_i_fu_301_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond_flatten_fu_218_p2, ap_reg_ppiten_pp0_it0, grp_dct_dct_2d_fu_167_ap_done, grp_dct_read_data_fu_196_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_logic_0 = grp_dct_read_data_fu_196_ap_done))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_logic_0 = grp_dct_dct_2d_fu_167_ap_done))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_pp0_stg0_fsm_4 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((exitcond_flatten_fu_218_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                end if;
            when ap_ST_st7_fsm_5 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_22 assign process. --
    ap_sig_bdd_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_262 assign process. --
    ap_sig_bdd_262_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_262 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_338 assign process. --
    ap_sig_bdd_338_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_338 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_411 assign process. --
    ap_sig_bdd_411_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_411 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_55 assign process. --
    ap_sig_bdd_55_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_55 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_81 assign process. --
    ap_sig_bdd_81_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_81 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_4 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_4_assign_proc : process(ap_sig_bdd_55)
    begin
        if (ap_sig_bdd_55) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_22)
    begin
        if (ap_sig_bdd_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_338)
    begin
        if (ap_sig_bdd_338) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_262)
    begin
        if (ap_sig_bdd_262) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_81)
    begin
        if (ap_sig_bdd_81) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st7_fsm_5 assign process. --
    ap_sig_cseq_ST_st7_fsm_5_assign_proc : process(ap_sig_bdd_411)
    begin
        if (ap_sig_bdd_411) then 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_in_0_address0 assign process. --
    buf_2d_in_0_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_0_address0, grp_dct_read_data_fu_196_buf_0_address0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_0_address0 <= grp_dct_read_data_fu_196_buf_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_0_address0 <= grp_dct_dct_2d_fu_167_in_block_0_address0;
        else 
            buf_2d_in_0_address0 <= "XXX";
        end if; 
    end process;


    -- buf_2d_in_0_ce0 assign process. --
    buf_2d_in_0_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_0_ce0, grp_dct_read_data_fu_196_buf_0_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_0_ce0 <= grp_dct_read_data_fu_196_buf_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_0_ce0 <= grp_dct_dct_2d_fu_167_in_block_0_ce0;
        else 
            buf_2d_in_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_0_d0 <= grp_dct_read_data_fu_196_buf_0_d0;

    -- buf_2d_in_0_we0 assign process. --
    buf_2d_in_0_we0_assign_proc : process(grp_dct_read_data_fu_196_buf_0_we0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_0_we0 <= grp_dct_read_data_fu_196_buf_0_we0;
        else 
            buf_2d_in_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_in_1_address0 assign process. --
    buf_2d_in_1_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_1_address0, grp_dct_read_data_fu_196_buf_1_address0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_1_address0 <= grp_dct_read_data_fu_196_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_1_address0 <= grp_dct_dct_2d_fu_167_in_block_1_address0;
        else 
            buf_2d_in_1_address0 <= "XXX";
        end if; 
    end process;


    -- buf_2d_in_1_ce0 assign process. --
    buf_2d_in_1_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_1_ce0, grp_dct_read_data_fu_196_buf_1_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_1_ce0 <= grp_dct_read_data_fu_196_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_1_ce0 <= grp_dct_dct_2d_fu_167_in_block_1_ce0;
        else 
            buf_2d_in_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_1_d0 <= grp_dct_read_data_fu_196_buf_1_d0;

    -- buf_2d_in_1_we0 assign process. --
    buf_2d_in_1_we0_assign_proc : process(grp_dct_read_data_fu_196_buf_1_we0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_1_we0 <= grp_dct_read_data_fu_196_buf_1_we0;
        else 
            buf_2d_in_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_in_2_address0 assign process. --
    buf_2d_in_2_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_2_address0, grp_dct_read_data_fu_196_buf_2_address0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_2_address0 <= grp_dct_read_data_fu_196_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_2_address0 <= grp_dct_dct_2d_fu_167_in_block_2_address0;
        else 
            buf_2d_in_2_address0 <= "XXX";
        end if; 
    end process;


    -- buf_2d_in_2_ce0 assign process. --
    buf_2d_in_2_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_2_ce0, grp_dct_read_data_fu_196_buf_2_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_2_ce0 <= grp_dct_read_data_fu_196_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_2_ce0 <= grp_dct_dct_2d_fu_167_in_block_2_ce0;
        else 
            buf_2d_in_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_2_d0 <= grp_dct_read_data_fu_196_buf_2_d0;

    -- buf_2d_in_2_we0 assign process. --
    buf_2d_in_2_we0_assign_proc : process(grp_dct_read_data_fu_196_buf_2_we0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_2_we0 <= grp_dct_read_data_fu_196_buf_2_we0;
        else 
            buf_2d_in_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_in_3_address0 assign process. --
    buf_2d_in_3_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_3_address0, grp_dct_read_data_fu_196_buf_3_address0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_3_address0 <= grp_dct_read_data_fu_196_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_3_address0 <= grp_dct_dct_2d_fu_167_in_block_3_address0;
        else 
            buf_2d_in_3_address0 <= "XXX";
        end if; 
    end process;


    -- buf_2d_in_3_ce0 assign process. --
    buf_2d_in_3_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_3_ce0, grp_dct_read_data_fu_196_buf_3_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_3_ce0 <= grp_dct_read_data_fu_196_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_3_ce0 <= grp_dct_dct_2d_fu_167_in_block_3_ce0;
        else 
            buf_2d_in_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_3_d0 <= grp_dct_read_data_fu_196_buf_3_d0;

    -- buf_2d_in_3_we0 assign process. --
    buf_2d_in_3_we0_assign_proc : process(grp_dct_read_data_fu_196_buf_3_we0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_3_we0 <= grp_dct_read_data_fu_196_buf_3_we0;
        else 
            buf_2d_in_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_in_4_address0 assign process. --
    buf_2d_in_4_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_4_address0, grp_dct_read_data_fu_196_buf_4_address0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_4_address0 <= grp_dct_read_data_fu_196_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_4_address0 <= grp_dct_dct_2d_fu_167_in_block_4_address0;
        else 
            buf_2d_in_4_address0 <= "XXX";
        end if; 
    end process;


    -- buf_2d_in_4_ce0 assign process. --
    buf_2d_in_4_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_4_ce0, grp_dct_read_data_fu_196_buf_4_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_4_ce0 <= grp_dct_read_data_fu_196_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_4_ce0 <= grp_dct_dct_2d_fu_167_in_block_4_ce0;
        else 
            buf_2d_in_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_4_d0 <= grp_dct_read_data_fu_196_buf_4_d0;

    -- buf_2d_in_4_we0 assign process. --
    buf_2d_in_4_we0_assign_proc : process(grp_dct_read_data_fu_196_buf_4_we0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_4_we0 <= grp_dct_read_data_fu_196_buf_4_we0;
        else 
            buf_2d_in_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_in_5_address0 assign process. --
    buf_2d_in_5_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_5_address0, grp_dct_read_data_fu_196_buf_5_address0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_5_address0 <= grp_dct_read_data_fu_196_buf_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_5_address0 <= grp_dct_dct_2d_fu_167_in_block_5_address0;
        else 
            buf_2d_in_5_address0 <= "XXX";
        end if; 
    end process;


    -- buf_2d_in_5_ce0 assign process. --
    buf_2d_in_5_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_5_ce0, grp_dct_read_data_fu_196_buf_5_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_5_ce0 <= grp_dct_read_data_fu_196_buf_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_5_ce0 <= grp_dct_dct_2d_fu_167_in_block_5_ce0;
        else 
            buf_2d_in_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_5_d0 <= grp_dct_read_data_fu_196_buf_5_d0;

    -- buf_2d_in_5_we0 assign process. --
    buf_2d_in_5_we0_assign_proc : process(grp_dct_read_data_fu_196_buf_5_we0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_5_we0 <= grp_dct_read_data_fu_196_buf_5_we0;
        else 
            buf_2d_in_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_in_6_address0 assign process. --
    buf_2d_in_6_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_6_address0, grp_dct_read_data_fu_196_buf_6_address0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_6_address0 <= grp_dct_read_data_fu_196_buf_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_6_address0 <= grp_dct_dct_2d_fu_167_in_block_6_address0;
        else 
            buf_2d_in_6_address0 <= "XXX";
        end if; 
    end process;


    -- buf_2d_in_6_ce0 assign process. --
    buf_2d_in_6_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_6_ce0, grp_dct_read_data_fu_196_buf_6_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_6_ce0 <= grp_dct_read_data_fu_196_buf_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_6_ce0 <= grp_dct_dct_2d_fu_167_in_block_6_ce0;
        else 
            buf_2d_in_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_6_d0 <= grp_dct_read_data_fu_196_buf_6_d0;

    -- buf_2d_in_6_we0 assign process. --
    buf_2d_in_6_we0_assign_proc : process(grp_dct_read_data_fu_196_buf_6_we0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_6_we0 <= grp_dct_read_data_fu_196_buf_6_we0;
        else 
            buf_2d_in_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_in_7_address0 assign process. --
    buf_2d_in_7_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_7_address0, grp_dct_read_data_fu_196_buf_7_address0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_7_address0 <= grp_dct_read_data_fu_196_buf_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_7_address0 <= grp_dct_dct_2d_fu_167_in_block_7_address0;
        else 
            buf_2d_in_7_address0 <= "XXX";
        end if; 
    end process;


    -- buf_2d_in_7_ce0 assign process. --
    buf_2d_in_7_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_in_block_7_ce0, grp_dct_read_data_fu_196_buf_7_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_7_ce0 <= grp_dct_read_data_fu_196_buf_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_in_7_ce0 <= grp_dct_dct_2d_fu_167_in_block_7_ce0;
        else 
            buf_2d_in_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_7_d0 <= grp_dct_read_data_fu_196_buf_7_d0;

    -- buf_2d_in_7_we0 assign process. --
    buf_2d_in_7_we0_assign_proc : process(grp_dct_read_data_fu_196_buf_7_we0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_in_7_we0 <= grp_dct_read_data_fu_196_buf_7_we0;
        else 
            buf_2d_in_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- buf_2d_out_address0 assign process. --
    buf_2d_out_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_4, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_out_block_address0, tmp_2_fu_296_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            buf_2d_out_address0 <= tmp_2_fu_296_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_out_address0 <= grp_dct_dct_2d_fu_167_out_block_address0;
        else 
            buf_2d_out_address0 <= "XXXXXX";
        end if; 
    end process;


    -- buf_2d_out_ce0 assign process. --
    buf_2d_out_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_4, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_out_block_ce0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            buf_2d_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_out_ce0 <= grp_dct_dct_2d_fu_167_out_block_ce0;
        else 
            buf_2d_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_out_d0 <= grp_dct_dct_2d_fu_167_out_block_d0;

    -- buf_2d_out_we0 assign process. --
    buf_2d_out_we0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, grp_dct_dct_2d_fu_167_out_block_we0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            buf_2d_out_we0 <= grp_dct_dct_2d_fu_167_out_block_we0;
        else 
            buf_2d_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    c_fu_307_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(c_i_mid2_fu_236_p3));
    c_i_cast2_fu_270_p1 <= std_logic_vector(resize(unsigned(c_i_mid2_fu_236_p3),6));
    c_i_mid2_fu_236_p3 <= 
        ap_const_lv4_0 when (exitcond_i5_fu_230_p2(0) = '1') else 
        c_i_reg_156;
    exitcond_flatten_fu_218_p2 <= "1" when (indvar_flatten_reg_134 = ap_const_lv7_40) else "0";
    exitcond_i5_fu_230_p2 <= "1" when (c_i_reg_156 = ap_const_lv4_8) else "0";
    grp_dct_dct_2d_fu_167_ap_start <= grp_dct_dct_2d_fu_167_ap_start_ap_start_reg;
    grp_dct_dct_2d_fu_167_in_block_0_q0 <= buf_2d_in_0_q0;
    grp_dct_dct_2d_fu_167_in_block_1_q0 <= buf_2d_in_1_q0;
    grp_dct_dct_2d_fu_167_in_block_2_q0 <= buf_2d_in_2_q0;
    grp_dct_dct_2d_fu_167_in_block_3_q0 <= buf_2d_in_3_q0;
    grp_dct_dct_2d_fu_167_in_block_4_q0 <= buf_2d_in_4_q0;
    grp_dct_dct_2d_fu_167_in_block_5_q0 <= buf_2d_in_5_q0;
    grp_dct_dct_2d_fu_167_in_block_6_q0 <= buf_2d_in_6_q0;
    grp_dct_dct_2d_fu_167_in_block_7_q0 <= buf_2d_in_7_q0;
    grp_dct_read_data_fu_196_ap_start <= grp_dct_read_data_fu_196_ap_start_ap_start_reg;
    grp_dct_read_data_fu_196_input_r_q0 <= input_r_q0;
    indvar_flatten_next_fu_224_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_134) + unsigned(ap_const_lv7_1));
    input_r_address0 <= grp_dct_read_data_fu_196_input_r_address0;

    -- input_r_ce0 assign process. --
    input_r_ce0_assign_proc : process(grp_dct_read_data_fu_196_input_r_ce0, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            input_r_ce0 <= grp_dct_read_data_fu_196_input_r_ce0;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_address0 <= tmp_3_i_fu_313_p1(6 - 1 downto 0);

    -- output_r_ce0 assign process. --
    output_r_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_4, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= buf_2d_out_q0;

    -- output_r_we0 assign process. --
    output_r_we0_assign_proc : process(exitcond_flatten_reg_317, ap_sig_cseq_ST_pp0_stg0_fsm_4, ap_reg_ppiten_pp0_it1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_addr2_fu_290_p2 <= std_logic_vector(unsigned(p_addr_cast_fu_286_p1) + unsigned(tmp_8_i_trn_cast_fu_274_p1));
    p_addr_cast_fu_286_p1 <= std_logic_vector(resize(unsigned(tmp_1_fu_278_p3),8));
    r3_fu_244_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(r_i_phi_fu_149_p4));
    r_i_mid2_fu_250_p3 <= 
        r3_fu_244_p2 when (exitcond_i5_fu_230_p2(0) = '1') else 
        r_i_phi_fu_149_p4;

    -- r_i_phi_fu_149_p4 assign process. --
    r_i_phi_fu_149_p4_assign_proc : process(r_i_reg_145, exitcond_flatten_reg_317, ap_sig_cseq_ST_pp0_stg0_fsm_4, ap_reg_ppiten_pp0_it1, r_i_mid2_reg_326)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then 
            r_i_phi_fu_149_p4 <= r_i_mid2_reg_326;
        else 
            r_i_phi_fu_149_p4 <= r_i_reg_145;
        end if; 
    end process;

    tmp_1_fu_278_p3 <= (r_i_mid2_fu_250_p3 & ap_const_lv3_0);
    tmp_2_fu_296_p1 <= std_logic_vector(resize(unsigned(p_addr2_fu_290_p2),64));
    tmp_3_i_fu_313_p1 <= std_logic_vector(resize(unsigned(tmp_9_i_reg_336),64));
    tmp_8_i_trn_cast_fu_274_p1 <= std_logic_vector(resize(unsigned(c_i_mid2_fu_236_p3),8));
    tmp_9_i_fu_301_p2 <= std_logic_vector(unsigned(c_i_cast2_fu_270_p1) + unsigned(tmp_i_fu_262_p3));
    tmp_fu_258_p1 <= r_i_mid2_fu_250_p3(3 - 1 downto 0);
    tmp_i_fu_262_p3 <= (tmp_fu_258_p1 & ap_const_lv3_0);
end behav;
