

================================================================
== Vitis HLS Report for 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1'
================================================================
* Date:           Fri Mar 21 12:03:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       14|       14|  0.140 us|  0.140 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_161_1  |       12|       12|         6|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 9 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%biases_val_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_val"   --->   Operation 10 'read' 'biases_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_5" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 11 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_162_2"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i4 %i_5" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln161 = icmp_eq  i4 %i, i4 8" [../layer.h:161]   --->   Operation 14 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.86ns)   --->   "%i_9 = add i4 %i, i4 1" [../layer.h:161]   --->   Operation 15 'add' 'i_9' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %VITIS_LOOP_162_2.split, void %memset.loop4.preheader.exitStub" [../layer.h:161]   --->   Operation 16 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i4 %i" [../layer.h:161]   --->   Operation 17 'zext' 'zext_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i4 %i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 18 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln56, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 %zext_ln161" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 20 'getelementptr' 'C_0_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.79ns)   --->   "%C_0_load = load i3 %C_0_addr" [../layer.h:163]   --->   Operation 21 'load' 'C_0_load' <Predicate = (!icmp_ln161)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i9 %shl_ln" [../layer.h:163]   --->   Operation 22 'zext' 'zext_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%lshr_ln163 = lshr i512 %biases_val_read, i512 %zext_ln163" [../layer.h:163]   --->   Operation 23 'lshr' 'lshr_ln163' <Predicate = (!icmp_ln161)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i512 %lshr_ln163" [../layer.h:163]   --->   Operation 24 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %i_9, i4 %i_5" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 25 'store' 'store_ln55' <Predicate = (!icmp_ln161)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.70>
ST_2 : Operation 26 [1/2] (0.79ns)   --->   "%C_0_load = load i3 %C_0_addr" [../layer.h:163]   --->   Operation 26 'load' 'C_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln163 = bitcast i64 %trunc_ln163" [../layer.h:163]   --->   Operation 27 'bitcast' 'bitcast_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [5/5] (6.91ns)   --->   "%add = dadd i64 %C_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 28 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 29 [4/5] (6.91ns)   --->   "%add = dadd i64 %C_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 29 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 30 [3/5] (6.91ns)   --->   "%add = dadd i64 %C_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 30 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 31 [2/5] (6.91ns)   --->   "%add = dadd i64 %C_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 31 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln161)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 7.70>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:161]   --->   Operation 32 'specpipeline' 'specpipeline_ln161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln161 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:161]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../layer.h:161]   --->   Operation 34 'specloopname' 'specloopname_ln161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/5] (6.91ns)   --->   "%add = dadd i64 %C_0_load, i64 %bitcast_ln163" [../layer.h:163]   --->   Operation 35 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 %zext_ln161" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163]   --->   Operation 36 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln163 = store i64 %add, i3 %net_0_addr" [../layer.h:163]   --->   Operation 37 'store' 'store_ln163' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln161 = br void %VITIS_LOOP_162_2" [../layer.h:161]   --->   Operation 38 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.622ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163) of constant 0 on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163 [6]  (0.489 ns)
	'load' operation 4 bit ('i', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163) on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:163 [9]  (0.000 ns)
	'lshr' operation 512 bit ('lshr_ln163', ../layer.h:163) [23]  (2.133 ns)

 <State 2>: 7.709ns
The critical path consists of the following:
	'load' operation 64 bit ('C_0_load', ../layer.h:163) on array 'C_0' [21]  (0.790 ns)
	'dadd' operation 64 bit ('add', ../layer.h:163) [26]  (6.919 ns)

 <State 3>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../layer.h:163) [26]  (6.919 ns)

 <State 4>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../layer.h:163) [26]  (6.919 ns)

 <State 5>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../layer.h:163) [26]  (6.919 ns)

 <State 6>: 7.709ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../layer.h:163) [26]  (6.919 ns)
	'store' operation 0 bit ('store_ln163', ../layer.h:163) of variable 'add', ../layer.h:163 on array 'net_0' [28]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
