Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUTestbench_behav xil_defaultlib.CPUTestbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'overwriteFlagsMaskTest' [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/CPUTestbench.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.MemoryAddressRegister
Compiling module xil_defaultlib.StackPointer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ArithmeticLogicUnit
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ControlLogic
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPUTestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUTestbench_behav
