
DumBadgeFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000282c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000010  20000000  0000282c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000a8  20000010  0000283c  00020010  2**2
                  ALLOC
  3 .stack        00002000  200000b8  000028e4  00020010  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
  6 .debug_info   00023da6  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002d1e  00000000  00000000  00043e37  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000040ce  00000000  00000000  00046b55  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000428  00000000  00000000  0004ac23  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004b8  00000000  00000000  0004b04b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00019c45  00000000  00000000  0004b503  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009b71  00000000  00000000  00065148  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008df96  00000000  00000000  0006ecb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000a58  00000000  00000000  000fcc50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 20 00 20 05 11 00 00 01 11 00 00 01 11 00 00     . . ............
	...
      2c:	01 11 00 00 00 00 00 00 00 00 00 00 01 11 00 00     ................
      3c:	01 11 00 00 01 11 00 00 01 11 00 00 01 11 00 00     ................
      4c:	01 11 00 00 01 11 00 00 01 11 00 00 01 11 00 00     ................
      5c:	01 11 00 00 01 11 00 00 31 06 00 00 41 06 00 00     ........1...A...
      6c:	51 06 00 00 61 06 00 00 71 06 00 00 81 06 00 00     Q...a...q.......
      7c:	01 11 00 00 01 11 00 00 01 11 00 00 01 11 00 00     ................
      8c:	01 11 00 00 01 11 00 00 01 11 00 00 01 11 00 00     ................
      9c:	01 11 00 00 01 11 00 00 01 11 00 00 01 11 00 00     ................
      ac:	01 11 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000010 	.word	0x20000010
      d4:	00000000 	.word	0x00000000
      d8:	0000282c 	.word	0x0000282c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000014 	.word	0x20000014
     108:	0000282c 	.word	0x0000282c
     10c:	0000282c 	.word	0x0000282c
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00000e91 	.word	0x00000e91
     140:	000025f9 	.word	0x000025f9
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_ms+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_ms+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_ms+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_ms+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000000 	.word	0x20000000
     17c:	e000e010 	.word	0xe000e010

00000180 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     180:	4b0c      	ldr	r3, [pc, #48]	; (1b4 <cpu_irq_enter_critical+0x34>)
     182:	681b      	ldr	r3, [r3, #0]
     184:	2b00      	cmp	r3, #0
     186:	d106      	bne.n	196 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     188:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     18c:	2b00      	cmp	r3, #0
     18e:	d007      	beq.n	1a0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     190:	2200      	movs	r2, #0
     192:	4b09      	ldr	r3, [pc, #36]	; (1b8 <cpu_irq_enter_critical+0x38>)
     194:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     196:	4a07      	ldr	r2, [pc, #28]	; (1b4 <cpu_irq_enter_critical+0x34>)
     198:	6813      	ldr	r3, [r2, #0]
     19a:	3301      	adds	r3, #1
     19c:	6013      	str	r3, [r2, #0]
}
     19e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1a0:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     1a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1a6:	2200      	movs	r2, #0
     1a8:	4b04      	ldr	r3, [pc, #16]	; (1bc <cpu_irq_enter_critical+0x3c>)
     1aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1ac:	3201      	adds	r2, #1
     1ae:	4b02      	ldr	r3, [pc, #8]	; (1b8 <cpu_irq_enter_critical+0x38>)
     1b0:	701a      	strb	r2, [r3, #0]
     1b2:	e7f0      	b.n	196 <cpu_irq_enter_critical+0x16>
     1b4:	2000002c 	.word	0x2000002c
     1b8:	20000030 	.word	0x20000030
     1bc:	20000008 	.word	0x20000008

000001c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1c0:	4b08      	ldr	r3, [pc, #32]	; (1e4 <cpu_irq_leave_critical+0x24>)
     1c2:	681a      	ldr	r2, [r3, #0]
     1c4:	3a01      	subs	r2, #1
     1c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c8:	681b      	ldr	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d109      	bne.n	1e2 <cpu_irq_leave_critical+0x22>
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <cpu_irq_leave_critical+0x28>)
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d005      	beq.n	1e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1d6:	2201      	movs	r2, #1
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <cpu_irq_leave_critical+0x2c>)
     1da:	701a      	strb	r2, [r3, #0]
     1dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     1e0:	b662      	cpsie	i
	}
}
     1e2:	4770      	bx	lr
     1e4:	2000002c 	.word	0x2000002c
     1e8:	20000030 	.word	0x20000030
     1ec:	20000008 	.word	0x20000008

000001f0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f4:	ac01      	add	r4, sp, #4
     1f6:	2501      	movs	r5, #1
     1f8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     1fa:	2700      	movs	r7, #0
     1fc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1fe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     200:	0021      	movs	r1, r4
     202:	203e      	movs	r0, #62	; 0x3e
     204:	4e06      	ldr	r6, [pc, #24]	; (220 <system_board_init+0x30>)
     206:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     208:	2280      	movs	r2, #128	; 0x80
     20a:	05d2      	lsls	r2, r2, #23
     20c:	4b05      	ldr	r3, [pc, #20]	; (224 <system_board_init+0x34>)
     20e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     210:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     212:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200f      	movs	r0, #15
     218:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     21a:	b003      	add	sp, #12
     21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     21e:	46c0      	nop			; (mov r8, r8)
     220:	00000229 	.word	0x00000229
     224:	41004480 	.word	0x41004480

00000228 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     228:	b500      	push	{lr}
     22a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     22c:	ab01      	add	r3, sp, #4
     22e:	2280      	movs	r2, #128	; 0x80
     230:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     232:	780a      	ldrb	r2, [r1, #0]
     234:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     236:	784a      	ldrb	r2, [r1, #1]
     238:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     23a:	788a      	ldrb	r2, [r1, #2]
     23c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     23e:	0019      	movs	r1, r3
     240:	4b01      	ldr	r3, [pc, #4]	; (248 <port_pin_set_config+0x20>)
     242:	4798      	blx	r3
}
     244:	b003      	add	sp, #12
     246:	bd00      	pop	{pc}
     248:	000010a1 	.word	0x000010a1

0000024c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     24c:	b5f0      	push	{r4, r5, r6, r7, lr}
     24e:	46de      	mov	lr, fp
     250:	4657      	mov	r7, sl
     252:	464e      	mov	r6, r9
     254:	4645      	mov	r5, r8
     256:	b5e0      	push	{r5, r6, r7, lr}
     258:	b087      	sub	sp, #28
     25a:	4680      	mov	r8, r0
     25c:	9104      	str	r1, [sp, #16]
     25e:	0016      	movs	r6, r2
     260:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     262:	2200      	movs	r2, #0
     264:	2300      	movs	r3, #0
     266:	2100      	movs	r1, #0
     268:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     26a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     26c:	2001      	movs	r0, #1
     26e:	0021      	movs	r1, r4
     270:	9600      	str	r6, [sp, #0]
     272:	9701      	str	r7, [sp, #4]
     274:	465c      	mov	r4, fp
     276:	9403      	str	r4, [sp, #12]
     278:	4644      	mov	r4, r8
     27a:	9405      	str	r4, [sp, #20]
     27c:	e013      	b.n	2a6 <long_division+0x5a>
     27e:	2420      	movs	r4, #32
     280:	1a64      	subs	r4, r4, r1
     282:	0005      	movs	r5, r0
     284:	40e5      	lsrs	r5, r4
     286:	46a8      	mov	r8, r5
     288:	e014      	b.n	2b4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     28a:	9c00      	ldr	r4, [sp, #0]
     28c:	9d01      	ldr	r5, [sp, #4]
     28e:	1b12      	subs	r2, r2, r4
     290:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     292:	465c      	mov	r4, fp
     294:	464d      	mov	r5, r9
     296:	432c      	orrs	r4, r5
     298:	46a3      	mov	fp, r4
     29a:	9c03      	ldr	r4, [sp, #12]
     29c:	4645      	mov	r5, r8
     29e:	432c      	orrs	r4, r5
     2a0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     2a2:	3901      	subs	r1, #1
     2a4:	d325      	bcc.n	2f2 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     2a6:	2420      	movs	r4, #32
     2a8:	4264      	negs	r4, r4
     2aa:	190c      	adds	r4, r1, r4
     2ac:	d4e7      	bmi.n	27e <long_division+0x32>
     2ae:	0005      	movs	r5, r0
     2b0:	40a5      	lsls	r5, r4
     2b2:	46a8      	mov	r8, r5
     2b4:	0004      	movs	r4, r0
     2b6:	408c      	lsls	r4, r1
     2b8:	46a1      	mov	r9, r4
		r = r << 1;
     2ba:	1892      	adds	r2, r2, r2
     2bc:	415b      	adcs	r3, r3
     2be:	0014      	movs	r4, r2
     2c0:	001d      	movs	r5, r3
		if (n & bit_shift) {
     2c2:	9e05      	ldr	r6, [sp, #20]
     2c4:	464f      	mov	r7, r9
     2c6:	403e      	ands	r6, r7
     2c8:	46b4      	mov	ip, r6
     2ca:	9e04      	ldr	r6, [sp, #16]
     2cc:	4647      	mov	r7, r8
     2ce:	403e      	ands	r6, r7
     2d0:	46b2      	mov	sl, r6
     2d2:	4666      	mov	r6, ip
     2d4:	4657      	mov	r7, sl
     2d6:	433e      	orrs	r6, r7
     2d8:	d003      	beq.n	2e2 <long_division+0x96>
			r |= 0x01;
     2da:	0006      	movs	r6, r0
     2dc:	4326      	orrs	r6, r4
     2de:	0032      	movs	r2, r6
     2e0:	002b      	movs	r3, r5
		if (r >= d) {
     2e2:	9c00      	ldr	r4, [sp, #0]
     2e4:	9d01      	ldr	r5, [sp, #4]
     2e6:	429d      	cmp	r5, r3
     2e8:	d8db      	bhi.n	2a2 <long_division+0x56>
     2ea:	d1ce      	bne.n	28a <long_division+0x3e>
     2ec:	4294      	cmp	r4, r2
     2ee:	d8d8      	bhi.n	2a2 <long_division+0x56>
     2f0:	e7cb      	b.n	28a <long_division+0x3e>
     2f2:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     2f4:	4658      	mov	r0, fp
     2f6:	0019      	movs	r1, r3
     2f8:	b007      	add	sp, #28
     2fa:	bc3c      	pop	{r2, r3, r4, r5}
     2fc:	4690      	mov	r8, r2
     2fe:	4699      	mov	r9, r3
     300:	46a2      	mov	sl, r4
     302:	46ab      	mov	fp, r5
     304:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000306 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     306:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     308:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     30a:	2340      	movs	r3, #64	; 0x40
     30c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     30e:	4281      	cmp	r1, r0
     310:	d202      	bcs.n	318 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     312:	0018      	movs	r0, r3
     314:	bd10      	pop	{r4, pc}
		baud_calculated++;
     316:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     318:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     31a:	1c63      	adds	r3, r4, #1
     31c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     31e:	4288      	cmp	r0, r1
     320:	d9f9      	bls.n	316 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     322:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     324:	2cff      	cmp	r4, #255	; 0xff
     326:	d8f4      	bhi.n	312 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     328:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     32a:	2300      	movs	r3, #0
     32c:	e7f1      	b.n	312 <_sercom_get_sync_baud_val+0xc>
	...

00000330 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     330:	b5f0      	push	{r4, r5, r6, r7, lr}
     332:	b083      	sub	sp, #12
     334:	000f      	movs	r7, r1
     336:	0016      	movs	r6, r2
     338:	aa08      	add	r2, sp, #32
     33a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     33c:	0004      	movs	r4, r0
     33e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     340:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     342:	42bc      	cmp	r4, r7
     344:	d902      	bls.n	34c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     346:	0010      	movs	r0, r2
     348:	b003      	add	sp, #12
     34a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     34c:	2b00      	cmp	r3, #0
     34e:	d114      	bne.n	37a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     350:	0002      	movs	r2, r0
     352:	0008      	movs	r0, r1
     354:	2100      	movs	r1, #0
     356:	4c19      	ldr	r4, [pc, #100]	; (3bc <_sercom_get_async_baud_val+0x8c>)
     358:	47a0      	blx	r4
     35a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     35c:	003a      	movs	r2, r7
     35e:	2300      	movs	r3, #0
     360:	2000      	movs	r0, #0
     362:	4c17      	ldr	r4, [pc, #92]	; (3c0 <_sercom_get_async_baud_val+0x90>)
     364:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     366:	2200      	movs	r2, #0
     368:	2301      	movs	r3, #1
     36a:	1a12      	subs	r2, r2, r0
     36c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     36e:	0c12      	lsrs	r2, r2, #16
     370:	041b      	lsls	r3, r3, #16
     372:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     374:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     376:	2200      	movs	r2, #0
     378:	e7e5      	b.n	346 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     37a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     37c:	2b01      	cmp	r3, #1
     37e:	d1f9      	bne.n	374 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     380:	000a      	movs	r2, r1
     382:	2300      	movs	r3, #0
     384:	2100      	movs	r1, #0
     386:	4c0d      	ldr	r4, [pc, #52]	; (3bc <_sercom_get_async_baud_val+0x8c>)
     388:	47a0      	blx	r4
     38a:	0002      	movs	r2, r0
     38c:	000b      	movs	r3, r1
     38e:	9200      	str	r2, [sp, #0]
     390:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     392:	0038      	movs	r0, r7
     394:	2100      	movs	r1, #0
     396:	4c0a      	ldr	r4, [pc, #40]	; (3c0 <_sercom_get_async_baud_val+0x90>)
     398:	47a0      	blx	r4
     39a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     39c:	2380      	movs	r3, #128	; 0x80
     39e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     3a0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     3a2:	4298      	cmp	r0, r3
     3a4:	d8cf      	bhi.n	346 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     3a6:	0f79      	lsrs	r1, r7, #29
     3a8:	00f8      	lsls	r0, r7, #3
     3aa:	9a00      	ldr	r2, [sp, #0]
     3ac:	9b01      	ldr	r3, [sp, #4]
     3ae:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     3b0:	00ea      	lsls	r2, r5, #3
     3b2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     3b4:	b2d2      	uxtb	r2, r2
     3b6:	0352      	lsls	r2, r2, #13
     3b8:	432a      	orrs	r2, r5
     3ba:	e7db      	b.n	374 <_sercom_get_async_baud_val+0x44>
     3bc:	00002711 	.word	0x00002711
     3c0:	0000024d 	.word	0x0000024d

000003c4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     3c4:	b510      	push	{r4, lr}
     3c6:	b082      	sub	sp, #8
     3c8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     3ca:	4b0e      	ldr	r3, [pc, #56]	; (404 <sercom_set_gclk_generator+0x40>)
     3cc:	781b      	ldrb	r3, [r3, #0]
     3ce:	2b00      	cmp	r3, #0
     3d0:	d007      	beq.n	3e2 <sercom_set_gclk_generator+0x1e>
     3d2:	2900      	cmp	r1, #0
     3d4:	d105      	bne.n	3e2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     3d6:	4b0b      	ldr	r3, [pc, #44]	; (404 <sercom_set_gclk_generator+0x40>)
     3d8:	785b      	ldrb	r3, [r3, #1]
     3da:	4283      	cmp	r3, r0
     3dc:	d010      	beq.n	400 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     3de:	201d      	movs	r0, #29
     3e0:	e00c      	b.n	3fc <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     3e2:	a901      	add	r1, sp, #4
     3e4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     3e6:	2013      	movs	r0, #19
     3e8:	4b07      	ldr	r3, [pc, #28]	; (408 <sercom_set_gclk_generator+0x44>)
     3ea:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     3ec:	2013      	movs	r0, #19
     3ee:	4b07      	ldr	r3, [pc, #28]	; (40c <sercom_set_gclk_generator+0x48>)
     3f0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     3f2:	4b04      	ldr	r3, [pc, #16]	; (404 <sercom_set_gclk_generator+0x40>)
     3f4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     3f6:	2201      	movs	r2, #1
     3f8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     3fa:	2000      	movs	r0, #0
}
     3fc:	b002      	add	sp, #8
     3fe:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     400:	2000      	movs	r0, #0
     402:	e7fb      	b.n	3fc <sercom_set_gclk_generator+0x38>
     404:	20000034 	.word	0x20000034
     408:	00000fa9 	.word	0x00000fa9
     40c:	00000f1d 	.word	0x00000f1d

00000410 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     410:	4b40      	ldr	r3, [pc, #256]	; (514 <_sercom_get_default_pad+0x104>)
     412:	4298      	cmp	r0, r3
     414:	d031      	beq.n	47a <_sercom_get_default_pad+0x6a>
     416:	d90a      	bls.n	42e <_sercom_get_default_pad+0x1e>
     418:	4b3f      	ldr	r3, [pc, #252]	; (518 <_sercom_get_default_pad+0x108>)
     41a:	4298      	cmp	r0, r3
     41c:	d04d      	beq.n	4ba <_sercom_get_default_pad+0xaa>
     41e:	4b3f      	ldr	r3, [pc, #252]	; (51c <_sercom_get_default_pad+0x10c>)
     420:	4298      	cmp	r0, r3
     422:	d05a      	beq.n	4da <_sercom_get_default_pad+0xca>
     424:	4b3e      	ldr	r3, [pc, #248]	; (520 <_sercom_get_default_pad+0x110>)
     426:	4298      	cmp	r0, r3
     428:	d037      	beq.n	49a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     42a:	2000      	movs	r0, #0
}
     42c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     42e:	4b3d      	ldr	r3, [pc, #244]	; (524 <_sercom_get_default_pad+0x114>)
     430:	4298      	cmp	r0, r3
     432:	d00c      	beq.n	44e <_sercom_get_default_pad+0x3e>
     434:	4b3c      	ldr	r3, [pc, #240]	; (528 <_sercom_get_default_pad+0x118>)
     436:	4298      	cmp	r0, r3
     438:	d1f7      	bne.n	42a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     43a:	2901      	cmp	r1, #1
     43c:	d017      	beq.n	46e <_sercom_get_default_pad+0x5e>
     43e:	2900      	cmp	r1, #0
     440:	d05d      	beq.n	4fe <_sercom_get_default_pad+0xee>
     442:	2902      	cmp	r1, #2
     444:	d015      	beq.n	472 <_sercom_get_default_pad+0x62>
     446:	2903      	cmp	r1, #3
     448:	d015      	beq.n	476 <_sercom_get_default_pad+0x66>
	return 0;
     44a:	2000      	movs	r0, #0
     44c:	e7ee      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     44e:	2901      	cmp	r1, #1
     450:	d007      	beq.n	462 <_sercom_get_default_pad+0x52>
     452:	2900      	cmp	r1, #0
     454:	d051      	beq.n	4fa <_sercom_get_default_pad+0xea>
     456:	2902      	cmp	r1, #2
     458:	d005      	beq.n	466 <_sercom_get_default_pad+0x56>
     45a:	2903      	cmp	r1, #3
     45c:	d005      	beq.n	46a <_sercom_get_default_pad+0x5a>
	return 0;
     45e:	2000      	movs	r0, #0
     460:	e7e4      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     462:	4832      	ldr	r0, [pc, #200]	; (52c <_sercom_get_default_pad+0x11c>)
     464:	e7e2      	b.n	42c <_sercom_get_default_pad+0x1c>
     466:	4832      	ldr	r0, [pc, #200]	; (530 <_sercom_get_default_pad+0x120>)
     468:	e7e0      	b.n	42c <_sercom_get_default_pad+0x1c>
     46a:	4832      	ldr	r0, [pc, #200]	; (534 <_sercom_get_default_pad+0x124>)
     46c:	e7de      	b.n	42c <_sercom_get_default_pad+0x1c>
     46e:	4832      	ldr	r0, [pc, #200]	; (538 <_sercom_get_default_pad+0x128>)
     470:	e7dc      	b.n	42c <_sercom_get_default_pad+0x1c>
     472:	4832      	ldr	r0, [pc, #200]	; (53c <_sercom_get_default_pad+0x12c>)
     474:	e7da      	b.n	42c <_sercom_get_default_pad+0x1c>
     476:	4832      	ldr	r0, [pc, #200]	; (540 <_sercom_get_default_pad+0x130>)
     478:	e7d8      	b.n	42c <_sercom_get_default_pad+0x1c>
     47a:	2901      	cmp	r1, #1
     47c:	d007      	beq.n	48e <_sercom_get_default_pad+0x7e>
     47e:	2900      	cmp	r1, #0
     480:	d03f      	beq.n	502 <_sercom_get_default_pad+0xf2>
     482:	2902      	cmp	r1, #2
     484:	d005      	beq.n	492 <_sercom_get_default_pad+0x82>
     486:	2903      	cmp	r1, #3
     488:	d005      	beq.n	496 <_sercom_get_default_pad+0x86>
	return 0;
     48a:	2000      	movs	r0, #0
     48c:	e7ce      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     48e:	482d      	ldr	r0, [pc, #180]	; (544 <_sercom_get_default_pad+0x134>)
     490:	e7cc      	b.n	42c <_sercom_get_default_pad+0x1c>
     492:	482d      	ldr	r0, [pc, #180]	; (548 <_sercom_get_default_pad+0x138>)
     494:	e7ca      	b.n	42c <_sercom_get_default_pad+0x1c>
     496:	482d      	ldr	r0, [pc, #180]	; (54c <_sercom_get_default_pad+0x13c>)
     498:	e7c8      	b.n	42c <_sercom_get_default_pad+0x1c>
     49a:	2901      	cmp	r1, #1
     49c:	d007      	beq.n	4ae <_sercom_get_default_pad+0x9e>
     49e:	2900      	cmp	r1, #0
     4a0:	d031      	beq.n	506 <_sercom_get_default_pad+0xf6>
     4a2:	2902      	cmp	r1, #2
     4a4:	d005      	beq.n	4b2 <_sercom_get_default_pad+0xa2>
     4a6:	2903      	cmp	r1, #3
     4a8:	d005      	beq.n	4b6 <_sercom_get_default_pad+0xa6>
	return 0;
     4aa:	2000      	movs	r0, #0
     4ac:	e7be      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ae:	4828      	ldr	r0, [pc, #160]	; (550 <_sercom_get_default_pad+0x140>)
     4b0:	e7bc      	b.n	42c <_sercom_get_default_pad+0x1c>
     4b2:	4828      	ldr	r0, [pc, #160]	; (554 <_sercom_get_default_pad+0x144>)
     4b4:	e7ba      	b.n	42c <_sercom_get_default_pad+0x1c>
     4b6:	4828      	ldr	r0, [pc, #160]	; (558 <_sercom_get_default_pad+0x148>)
     4b8:	e7b8      	b.n	42c <_sercom_get_default_pad+0x1c>
     4ba:	2901      	cmp	r1, #1
     4bc:	d007      	beq.n	4ce <_sercom_get_default_pad+0xbe>
     4be:	2900      	cmp	r1, #0
     4c0:	d023      	beq.n	50a <_sercom_get_default_pad+0xfa>
     4c2:	2902      	cmp	r1, #2
     4c4:	d005      	beq.n	4d2 <_sercom_get_default_pad+0xc2>
     4c6:	2903      	cmp	r1, #3
     4c8:	d005      	beq.n	4d6 <_sercom_get_default_pad+0xc6>
	return 0;
     4ca:	2000      	movs	r0, #0
     4cc:	e7ae      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ce:	4823      	ldr	r0, [pc, #140]	; (55c <_sercom_get_default_pad+0x14c>)
     4d0:	e7ac      	b.n	42c <_sercom_get_default_pad+0x1c>
     4d2:	4823      	ldr	r0, [pc, #140]	; (560 <_sercom_get_default_pad+0x150>)
     4d4:	e7aa      	b.n	42c <_sercom_get_default_pad+0x1c>
     4d6:	4823      	ldr	r0, [pc, #140]	; (564 <_sercom_get_default_pad+0x154>)
     4d8:	e7a8      	b.n	42c <_sercom_get_default_pad+0x1c>
     4da:	2901      	cmp	r1, #1
     4dc:	d007      	beq.n	4ee <_sercom_get_default_pad+0xde>
     4de:	2900      	cmp	r1, #0
     4e0:	d015      	beq.n	50e <_sercom_get_default_pad+0xfe>
     4e2:	2902      	cmp	r1, #2
     4e4:	d005      	beq.n	4f2 <_sercom_get_default_pad+0xe2>
     4e6:	2903      	cmp	r1, #3
     4e8:	d005      	beq.n	4f6 <_sercom_get_default_pad+0xe6>
	return 0;
     4ea:	2000      	movs	r0, #0
     4ec:	e79e      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ee:	481e      	ldr	r0, [pc, #120]	; (568 <_sercom_get_default_pad+0x158>)
     4f0:	e79c      	b.n	42c <_sercom_get_default_pad+0x1c>
     4f2:	481e      	ldr	r0, [pc, #120]	; (56c <_sercom_get_default_pad+0x15c>)
     4f4:	e79a      	b.n	42c <_sercom_get_default_pad+0x1c>
     4f6:	481e      	ldr	r0, [pc, #120]	; (570 <_sercom_get_default_pad+0x160>)
     4f8:	e798      	b.n	42c <_sercom_get_default_pad+0x1c>
     4fa:	481e      	ldr	r0, [pc, #120]	; (574 <_sercom_get_default_pad+0x164>)
     4fc:	e796      	b.n	42c <_sercom_get_default_pad+0x1c>
     4fe:	2003      	movs	r0, #3
     500:	e794      	b.n	42c <_sercom_get_default_pad+0x1c>
     502:	481d      	ldr	r0, [pc, #116]	; (578 <_sercom_get_default_pad+0x168>)
     504:	e792      	b.n	42c <_sercom_get_default_pad+0x1c>
     506:	481d      	ldr	r0, [pc, #116]	; (57c <_sercom_get_default_pad+0x16c>)
     508:	e790      	b.n	42c <_sercom_get_default_pad+0x1c>
     50a:	481d      	ldr	r0, [pc, #116]	; (580 <_sercom_get_default_pad+0x170>)
     50c:	e78e      	b.n	42c <_sercom_get_default_pad+0x1c>
     50e:	481d      	ldr	r0, [pc, #116]	; (584 <_sercom_get_default_pad+0x174>)
     510:	e78c      	b.n	42c <_sercom_get_default_pad+0x1c>
     512:	46c0      	nop			; (mov r8, r8)
     514:	42001000 	.word	0x42001000
     518:	42001800 	.word	0x42001800
     51c:	42001c00 	.word	0x42001c00
     520:	42001400 	.word	0x42001400
     524:	42000800 	.word	0x42000800
     528:	42000c00 	.word	0x42000c00
     52c:	00050003 	.word	0x00050003
     530:	00060003 	.word	0x00060003
     534:	00070003 	.word	0x00070003
     538:	00010003 	.word	0x00010003
     53c:	001e0003 	.word	0x001e0003
     540:	001f0003 	.word	0x001f0003
     544:	00090003 	.word	0x00090003
     548:	000a0003 	.word	0x000a0003
     54c:	000b0003 	.word	0x000b0003
     550:	00110003 	.word	0x00110003
     554:	00120003 	.word	0x00120003
     558:	00130003 	.word	0x00130003
     55c:	000d0003 	.word	0x000d0003
     560:	000e0003 	.word	0x000e0003
     564:	000f0003 	.word	0x000f0003
     568:	00170003 	.word	0x00170003
     56c:	00180003 	.word	0x00180003
     570:	00190003 	.word	0x00190003
     574:	00040003 	.word	0x00040003
     578:	00080003 	.word	0x00080003
     57c:	00100003 	.word	0x00100003
     580:	000c0003 	.word	0x000c0003
     584:	00160003 	.word	0x00160003

00000588 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     588:	b530      	push	{r4, r5, lr}
     58a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     58c:	4b0b      	ldr	r3, [pc, #44]	; (5bc <_sercom_get_sercom_inst_index+0x34>)
     58e:	466a      	mov	r2, sp
     590:	cb32      	ldmia	r3!, {r1, r4, r5}
     592:	c232      	stmia	r2!, {r1, r4, r5}
     594:	cb32      	ldmia	r3!, {r1, r4, r5}
     596:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     598:	9b00      	ldr	r3, [sp, #0]
     59a:	4283      	cmp	r3, r0
     59c:	d00b      	beq.n	5b6 <_sercom_get_sercom_inst_index+0x2e>
     59e:	2301      	movs	r3, #1
     5a0:	009a      	lsls	r2, r3, #2
     5a2:	4669      	mov	r1, sp
     5a4:	5852      	ldr	r2, [r2, r1]
     5a6:	4282      	cmp	r2, r0
     5a8:	d006      	beq.n	5b8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5aa:	3301      	adds	r3, #1
     5ac:	2b06      	cmp	r3, #6
     5ae:	d1f7      	bne.n	5a0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     5b0:	2000      	movs	r0, #0
}
     5b2:	b007      	add	sp, #28
     5b4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5b6:	2300      	movs	r3, #0
			return i;
     5b8:	b2d8      	uxtb	r0, r3
     5ba:	e7fa      	b.n	5b2 <_sercom_get_sercom_inst_index+0x2a>
     5bc:	000027ac 	.word	0x000027ac

000005c0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     5c0:	4770      	bx	lr
	...

000005c4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     5c4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     5c6:	4b0a      	ldr	r3, [pc, #40]	; (5f0 <_sercom_set_handler+0x2c>)
     5c8:	781b      	ldrb	r3, [r3, #0]
     5ca:	2b00      	cmp	r3, #0
     5cc:	d10c      	bne.n	5e8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     5ce:	4f09      	ldr	r7, [pc, #36]	; (5f4 <_sercom_set_handler+0x30>)
     5d0:	4e09      	ldr	r6, [pc, #36]	; (5f8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     5d2:	4d0a      	ldr	r5, [pc, #40]	; (5fc <_sercom_set_handler+0x38>)
     5d4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     5d6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     5d8:	195a      	adds	r2, r3, r5
     5da:	6014      	str	r4, [r2, #0]
     5dc:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5de:	2b18      	cmp	r3, #24
     5e0:	d1f9      	bne.n	5d6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     5e2:	2201      	movs	r2, #1
     5e4:	4b02      	ldr	r3, [pc, #8]	; (5f0 <_sercom_set_handler+0x2c>)
     5e6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     5e8:	0080      	lsls	r0, r0, #2
     5ea:	4b02      	ldr	r3, [pc, #8]	; (5f4 <_sercom_set_handler+0x30>)
     5ec:	50c1      	str	r1, [r0, r3]
}
     5ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5f0:	20000036 	.word	0x20000036
     5f4:	20000038 	.word	0x20000038
     5f8:	000005c1 	.word	0x000005c1
     5fc:	20000068 	.word	0x20000068

00000600 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     600:	b500      	push	{lr}
     602:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     604:	2309      	movs	r3, #9
     606:	466a      	mov	r2, sp
     608:	7013      	strb	r3, [r2, #0]
     60a:	3301      	adds	r3, #1
     60c:	7053      	strb	r3, [r2, #1]
     60e:	3301      	adds	r3, #1
     610:	7093      	strb	r3, [r2, #2]
     612:	3301      	adds	r3, #1
     614:	70d3      	strb	r3, [r2, #3]
     616:	3301      	adds	r3, #1
     618:	7113      	strb	r3, [r2, #4]
     61a:	3301      	adds	r3, #1
     61c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     61e:	4b03      	ldr	r3, [pc, #12]	; (62c <_sercom_get_interrupt_vector+0x2c>)
     620:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     622:	466b      	mov	r3, sp
     624:	5618      	ldrsb	r0, [r3, r0]
}
     626:	b003      	add	sp, #12
     628:	bd00      	pop	{pc}
     62a:	46c0      	nop			; (mov r8, r8)
     62c:	00000589 	.word	0x00000589

00000630 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     630:	b510      	push	{r4, lr}
     632:	4b02      	ldr	r3, [pc, #8]	; (63c <SERCOM0_Handler+0xc>)
     634:	681b      	ldr	r3, [r3, #0]
     636:	2000      	movs	r0, #0
     638:	4798      	blx	r3
     63a:	bd10      	pop	{r4, pc}
     63c:	20000038 	.word	0x20000038

00000640 <SERCOM1_Handler>:
     640:	b510      	push	{r4, lr}
     642:	4b02      	ldr	r3, [pc, #8]	; (64c <SERCOM1_Handler+0xc>)
     644:	685b      	ldr	r3, [r3, #4]
     646:	2001      	movs	r0, #1
     648:	4798      	blx	r3
     64a:	bd10      	pop	{r4, pc}
     64c:	20000038 	.word	0x20000038

00000650 <SERCOM2_Handler>:
     650:	b510      	push	{r4, lr}
     652:	4b02      	ldr	r3, [pc, #8]	; (65c <SERCOM2_Handler+0xc>)
     654:	689b      	ldr	r3, [r3, #8]
     656:	2002      	movs	r0, #2
     658:	4798      	blx	r3
     65a:	bd10      	pop	{r4, pc}
     65c:	20000038 	.word	0x20000038

00000660 <SERCOM3_Handler>:
     660:	b510      	push	{r4, lr}
     662:	4b02      	ldr	r3, [pc, #8]	; (66c <SERCOM3_Handler+0xc>)
     664:	68db      	ldr	r3, [r3, #12]
     666:	2003      	movs	r0, #3
     668:	4798      	blx	r3
     66a:	bd10      	pop	{r4, pc}
     66c:	20000038 	.word	0x20000038

00000670 <SERCOM4_Handler>:
     670:	b510      	push	{r4, lr}
     672:	4b02      	ldr	r3, [pc, #8]	; (67c <SERCOM4_Handler+0xc>)
     674:	691b      	ldr	r3, [r3, #16]
     676:	2004      	movs	r0, #4
     678:	4798      	blx	r3
     67a:	bd10      	pop	{r4, pc}
     67c:	20000038 	.word	0x20000038

00000680 <SERCOM5_Handler>:
     680:	b510      	push	{r4, lr}
     682:	4b02      	ldr	r3, [pc, #8]	; (68c <SERCOM5_Handler+0xc>)
     684:	695b      	ldr	r3, [r3, #20]
     686:	2005      	movs	r0, #5
     688:	4798      	blx	r3
     68a:	bd10      	pop	{r4, pc}
     68c:	20000038 	.word	0x20000038

00000690 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     690:	b5f0      	push	{r4, r5, r6, r7, lr}
     692:	46de      	mov	lr, fp
     694:	4657      	mov	r7, sl
     696:	464e      	mov	r6, r9
     698:	4645      	mov	r5, r8
     69a:	b5e0      	push	{r5, r6, r7, lr}
     69c:	b091      	sub	sp, #68	; 0x44
     69e:	0005      	movs	r5, r0
     6a0:	000c      	movs	r4, r1
     6a2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     6a4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     6a6:	0008      	movs	r0, r1
     6a8:	4bba      	ldr	r3, [pc, #744]	; (994 <usart_init+0x304>)
     6aa:	4798      	blx	r3
     6ac:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     6ae:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     6b0:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     6b2:	07db      	lsls	r3, r3, #31
     6b4:	d506      	bpl.n	6c4 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     6b6:	b011      	add	sp, #68	; 0x44
     6b8:	bc3c      	pop	{r2, r3, r4, r5}
     6ba:	4690      	mov	r8, r2
     6bc:	4699      	mov	r9, r3
     6be:	46a2      	mov	sl, r4
     6c0:	46ab      	mov	fp, r5
     6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     6c4:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     6c6:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     6c8:	079b      	lsls	r3, r3, #30
     6ca:	d4f4      	bmi.n	6b6 <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     6cc:	49b2      	ldr	r1, [pc, #712]	; (998 <usart_init+0x308>)
     6ce:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     6d0:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     6d2:	2301      	movs	r3, #1
     6d4:	40bb      	lsls	r3, r7
     6d6:	4303      	orrs	r3, r0
     6d8:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     6da:	a90f      	add	r1, sp, #60	; 0x3c
     6dc:	272d      	movs	r7, #45	; 0x2d
     6de:	5df3      	ldrb	r3, [r6, r7]
     6e0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     6e2:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     6e4:	b2d3      	uxtb	r3, r2
     6e6:	9302      	str	r3, [sp, #8]
     6e8:	0018      	movs	r0, r3
     6ea:	4bac      	ldr	r3, [pc, #688]	; (99c <usart_init+0x30c>)
     6ec:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     6ee:	9802      	ldr	r0, [sp, #8]
     6f0:	4bab      	ldr	r3, [pc, #684]	; (9a0 <usart_init+0x310>)
     6f2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     6f4:	5df0      	ldrb	r0, [r6, r7]
     6f6:	2100      	movs	r1, #0
     6f8:	4baa      	ldr	r3, [pc, #680]	; (9a4 <usart_init+0x314>)
     6fa:	4798      	blx	r3
	module->character_size = config->character_size;
     6fc:	7af3      	ldrb	r3, [r6, #11]
     6fe:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     700:	2324      	movs	r3, #36	; 0x24
     702:	5cf3      	ldrb	r3, [r6, r3]
     704:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     706:	2325      	movs	r3, #37	; 0x25
     708:	5cf3      	ldrb	r3, [r6, r3]
     70a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     70c:	7ef3      	ldrb	r3, [r6, #27]
     70e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     710:	7f33      	ldrb	r3, [r6, #28]
     712:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     714:	682b      	ldr	r3, [r5, #0]
     716:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     718:	0018      	movs	r0, r3
     71a:	4b9e      	ldr	r3, [pc, #632]	; (994 <usart_init+0x304>)
     71c:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     71e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     720:	2200      	movs	r2, #0
     722:	230e      	movs	r3, #14
     724:	a906      	add	r1, sp, #24
     726:	468c      	mov	ip, r1
     728:	4463      	add	r3, ip
     72a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     72c:	8a32      	ldrh	r2, [r6, #16]
     72e:	9202      	str	r2, [sp, #8]
     730:	2380      	movs	r3, #128	; 0x80
     732:	01db      	lsls	r3, r3, #7
     734:	429a      	cmp	r2, r3
     736:	d100      	bne.n	73a <usart_init+0xaa>
     738:	e09a      	b.n	870 <usart_init+0x1e0>
     73a:	d90f      	bls.n	75c <usart_init+0xcc>
     73c:	23c0      	movs	r3, #192	; 0xc0
     73e:	01db      	lsls	r3, r3, #7
     740:	9a02      	ldr	r2, [sp, #8]
     742:	429a      	cmp	r2, r3
     744:	d100      	bne.n	748 <usart_init+0xb8>
     746:	e08e      	b.n	866 <usart_init+0x1d6>
     748:	2380      	movs	r3, #128	; 0x80
     74a:	021b      	lsls	r3, r3, #8
     74c:	429a      	cmp	r2, r3
     74e:	d000      	beq.n	752 <usart_init+0xc2>
     750:	e11b      	b.n	98a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     752:	2303      	movs	r3, #3
     754:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     756:	2300      	movs	r3, #0
     758:	9307      	str	r3, [sp, #28]
     75a:	e008      	b.n	76e <usart_init+0xde>
	switch (config->sample_rate) {
     75c:	2380      	movs	r3, #128	; 0x80
     75e:	019b      	lsls	r3, r3, #6
     760:	429a      	cmp	r2, r3
     762:	d000      	beq.n	766 <usart_init+0xd6>
     764:	e111      	b.n	98a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     766:	2310      	movs	r3, #16
     768:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     76a:	3b0f      	subs	r3, #15
     76c:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     76e:	6833      	ldr	r3, [r6, #0]
     770:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     772:	68f3      	ldr	r3, [r6, #12]
     774:	469b      	mov	fp, r3
		config->sample_adjustment |
     776:	6973      	ldr	r3, [r6, #20]
     778:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     77a:	7e33      	ldrb	r3, [r6, #24]
     77c:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     77e:	2326      	movs	r3, #38	; 0x26
     780:	5cf3      	ldrb	r3, [r6, r3]
     782:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     784:	6873      	ldr	r3, [r6, #4]
     786:	4699      	mov	r9, r3
	switch (transfer_mode)
     788:	2b00      	cmp	r3, #0
     78a:	d100      	bne.n	78e <usart_init+0xfe>
     78c:	e09c      	b.n	8c8 <usart_init+0x238>
     78e:	2380      	movs	r3, #128	; 0x80
     790:	055b      	lsls	r3, r3, #21
     792:	4599      	cmp	r9, r3
     794:	d100      	bne.n	798 <usart_init+0x108>
     796:	e080      	b.n	89a <usart_init+0x20a>
	if(config->encoding_format_enable) {
     798:	7e73      	ldrb	r3, [r6, #25]
     79a:	2b00      	cmp	r3, #0
     79c:	d002      	beq.n	7a4 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     79e:	7eb3      	ldrb	r3, [r6, #26]
     7a0:	4642      	mov	r2, r8
     7a2:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
     7a4:	230e      	movs	r3, #14
     7a6:	aa06      	add	r2, sp, #24
     7a8:	4694      	mov	ip, r2
     7aa:	4463      	add	r3, ip
     7ac:	881b      	ldrh	r3, [r3, #0]
     7ae:	4642      	mov	r2, r8
     7b0:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     7b2:	9b05      	ldr	r3, [sp, #20]
     7b4:	465a      	mov	r2, fp
     7b6:	4313      	orrs	r3, r2
     7b8:	9a03      	ldr	r2, [sp, #12]
     7ba:	4313      	orrs	r3, r2
     7bc:	464a      	mov	r2, r9
     7be:	4313      	orrs	r3, r2
     7c0:	9f02      	ldr	r7, [sp, #8]
     7c2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     7c4:	9b04      	ldr	r3, [sp, #16]
     7c6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     7c8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     7ca:	4653      	mov	r3, sl
     7cc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     7ce:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     7d0:	2327      	movs	r3, #39	; 0x27
     7d2:	5cf3      	ldrb	r3, [r6, r3]
     7d4:	2b00      	cmp	r3, #0
     7d6:	d101      	bne.n	7dc <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     7d8:	3304      	adds	r3, #4
     7da:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     7dc:	7e73      	ldrb	r3, [r6, #25]
     7de:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     7e0:	7f32      	ldrb	r2, [r6, #28]
     7e2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     7e4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     7e6:	7f72      	ldrb	r2, [r6, #29]
     7e8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     7ea:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     7ec:	2224      	movs	r2, #36	; 0x24
     7ee:	5cb2      	ldrb	r2, [r6, r2]
     7f0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     7f2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     7f4:	2225      	movs	r2, #37	; 0x25
     7f6:	5cb2      	ldrb	r2, [r6, r2]
     7f8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     7fa:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     7fc:	7ab1      	ldrb	r1, [r6, #10]
     7fe:	7af2      	ldrb	r2, [r6, #11]
     800:	4311      	orrs	r1, r2
     802:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     804:	8933      	ldrh	r3, [r6, #8]
     806:	2bff      	cmp	r3, #255	; 0xff
     808:	d100      	bne.n	80c <usart_init+0x17c>
     80a:	e081      	b.n	910 <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     80c:	2280      	movs	r2, #128	; 0x80
     80e:	0452      	lsls	r2, r2, #17
     810:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     812:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     814:	232c      	movs	r3, #44	; 0x2c
     816:	5cf3      	ldrb	r3, [r6, r3]
     818:	2b00      	cmp	r3, #0
     81a:	d103      	bne.n	824 <usart_init+0x194>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     81c:	4b62      	ldr	r3, [pc, #392]	; (9a8 <usart_init+0x318>)
     81e:	789b      	ldrb	r3, [r3, #2]
     820:	079b      	lsls	r3, r3, #30
     822:	d501      	bpl.n	828 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     824:	2380      	movs	r3, #128	; 0x80
     826:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     828:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     82a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     82c:	2b00      	cmp	r3, #0
     82e:	d1fc      	bne.n	82a <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
     830:	4643      	mov	r3, r8
     832:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     834:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     836:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     838:	2b00      	cmp	r3, #0
     83a:	d1fc      	bne.n	836 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
     83c:	4643      	mov	r3, r8
     83e:	601f      	str	r7, [r3, #0]
     840:	ab0e      	add	r3, sp, #56	; 0x38
     842:	2280      	movs	r2, #128	; 0x80
     844:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     846:	2200      	movs	r2, #0
     848:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     84a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     84c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     84e:	6b33      	ldr	r3, [r6, #48]	; 0x30
     850:	930a      	str	r3, [sp, #40]	; 0x28
     852:	6b73      	ldr	r3, [r6, #52]	; 0x34
     854:	930b      	str	r3, [sp, #44]	; 0x2c
     856:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     858:	930c      	str	r3, [sp, #48]	; 0x30
     85a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     85c:	9302      	str	r3, [sp, #8]
     85e:	930d      	str	r3, [sp, #52]	; 0x34
     860:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     862:	ae0a      	add	r6, sp, #40	; 0x28
     864:	e063      	b.n	92e <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     866:	2308      	movs	r3, #8
     868:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     86a:	3b07      	subs	r3, #7
     86c:	9307      	str	r3, [sp, #28]
     86e:	e77e      	b.n	76e <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     870:	6833      	ldr	r3, [r6, #0]
     872:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     874:	68f3      	ldr	r3, [r6, #12]
     876:	469b      	mov	fp, r3
		config->sample_adjustment |
     878:	6973      	ldr	r3, [r6, #20]
     87a:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     87c:	7e33      	ldrb	r3, [r6, #24]
     87e:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     880:	2326      	movs	r3, #38	; 0x26
     882:	5cf3      	ldrb	r3, [r6, r3]
     884:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     886:	6873      	ldr	r3, [r6, #4]
     888:	4699      	mov	r9, r3
	switch (transfer_mode)
     88a:	2b00      	cmp	r3, #0
     88c:	d018      	beq.n	8c0 <usart_init+0x230>
     88e:	2380      	movs	r3, #128	; 0x80
     890:	055b      	lsls	r3, r3, #21
     892:	4599      	cmp	r9, r3
     894:	d001      	beq.n	89a <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
     896:	2000      	movs	r0, #0
     898:	e025      	b.n	8e6 <usart_init+0x256>
			if (!config->use_external_clock) {
     89a:	2327      	movs	r3, #39	; 0x27
     89c:	5cf3      	ldrb	r3, [r6, r3]
     89e:	2b00      	cmp	r3, #0
     8a0:	d000      	beq.n	8a4 <usart_init+0x214>
     8a2:	e779      	b.n	798 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     8a4:	6a33      	ldr	r3, [r6, #32]
     8a6:	001f      	movs	r7, r3
     8a8:	b2c0      	uxtb	r0, r0
     8aa:	4b40      	ldr	r3, [pc, #256]	; (9ac <usart_init+0x31c>)
     8ac:	4798      	blx	r3
     8ae:	0001      	movs	r1, r0
     8b0:	220e      	movs	r2, #14
     8b2:	ab06      	add	r3, sp, #24
     8b4:	469c      	mov	ip, r3
     8b6:	4462      	add	r2, ip
     8b8:	0038      	movs	r0, r7
     8ba:	4b3d      	ldr	r3, [pc, #244]	; (9b0 <usart_init+0x320>)
     8bc:	4798      	blx	r3
     8be:	e012      	b.n	8e6 <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     8c0:	2308      	movs	r3, #8
     8c2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     8c4:	2300      	movs	r3, #0
     8c6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     8c8:	2327      	movs	r3, #39	; 0x27
     8ca:	5cf3      	ldrb	r3, [r6, r3]
     8cc:	2b00      	cmp	r3, #0
     8ce:	d00e      	beq.n	8ee <usart_init+0x25e>
				status_code =
     8d0:	9b06      	ldr	r3, [sp, #24]
     8d2:	9300      	str	r3, [sp, #0]
     8d4:	9b07      	ldr	r3, [sp, #28]
     8d6:	220e      	movs	r2, #14
     8d8:	a906      	add	r1, sp, #24
     8da:	468c      	mov	ip, r1
     8dc:	4462      	add	r2, ip
     8de:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     8e0:	6a30      	ldr	r0, [r6, #32]
     8e2:	4f34      	ldr	r7, [pc, #208]	; (9b4 <usart_init+0x324>)
     8e4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     8e6:	2800      	cmp	r0, #0
     8e8:	d000      	beq.n	8ec <usart_init+0x25c>
     8ea:	e6e4      	b.n	6b6 <usart_init+0x26>
     8ec:	e754      	b.n	798 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     8ee:	6a33      	ldr	r3, [r6, #32]
     8f0:	001f      	movs	r7, r3
     8f2:	b2c0      	uxtb	r0, r0
     8f4:	4b2d      	ldr	r3, [pc, #180]	; (9ac <usart_init+0x31c>)
     8f6:	4798      	blx	r3
     8f8:	0001      	movs	r1, r0
				status_code =
     8fa:	9b06      	ldr	r3, [sp, #24]
     8fc:	9300      	str	r3, [sp, #0]
     8fe:	9b07      	ldr	r3, [sp, #28]
     900:	220e      	movs	r2, #14
     902:	a806      	add	r0, sp, #24
     904:	4684      	mov	ip, r0
     906:	4462      	add	r2, ip
     908:	0038      	movs	r0, r7
     90a:	4f2a      	ldr	r7, [pc, #168]	; (9b4 <usart_init+0x324>)
     90c:	47b8      	blx	r7
     90e:	e7ea      	b.n	8e6 <usart_init+0x256>
		if(config->lin_slave_enable) {
     910:	7ef3      	ldrb	r3, [r6, #27]
     912:	2b00      	cmp	r3, #0
     914:	d100      	bne.n	918 <usart_init+0x288>
     916:	e77d      	b.n	814 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     918:	2380      	movs	r3, #128	; 0x80
     91a:	04db      	lsls	r3, r3, #19
     91c:	431f      	orrs	r7, r3
     91e:	e779      	b.n	814 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     920:	0020      	movs	r0, r4
     922:	4b25      	ldr	r3, [pc, #148]	; (9b8 <usart_init+0x328>)
     924:	4798      	blx	r3
     926:	e007      	b.n	938 <usart_init+0x2a8>
     928:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     92a:	2f04      	cmp	r7, #4
     92c:	d00d      	beq.n	94a <usart_init+0x2ba>
     92e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     930:	00bb      	lsls	r3, r7, #2
     932:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     934:	2800      	cmp	r0, #0
     936:	d0f3      	beq.n	920 <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
     938:	1c43      	adds	r3, r0, #1
     93a:	d0f5      	beq.n	928 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     93c:	a90e      	add	r1, sp, #56	; 0x38
     93e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     940:	0c00      	lsrs	r0, r0, #16
     942:	b2c0      	uxtb	r0, r0
     944:	4b1d      	ldr	r3, [pc, #116]	; (9bc <usart_init+0x32c>)
     946:	4798      	blx	r3
     948:	e7ee      	b.n	928 <usart_init+0x298>
		module->callback[i]            = NULL;
     94a:	2300      	movs	r3, #0
     94c:	60eb      	str	r3, [r5, #12]
     94e:	612b      	str	r3, [r5, #16]
     950:	616b      	str	r3, [r5, #20]
     952:	61ab      	str	r3, [r5, #24]
     954:	61eb      	str	r3, [r5, #28]
     956:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     958:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     95a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     95c:	2200      	movs	r2, #0
     95e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     960:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     962:	3330      	adds	r3, #48	; 0x30
     964:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     966:	3301      	adds	r3, #1
     968:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     96a:	3301      	adds	r3, #1
     96c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     96e:	3301      	adds	r3, #1
     970:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     972:	6828      	ldr	r0, [r5, #0]
     974:	4b07      	ldr	r3, [pc, #28]	; (994 <usart_init+0x304>)
     976:	4798      	blx	r3
     978:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     97a:	4911      	ldr	r1, [pc, #68]	; (9c0 <usart_init+0x330>)
     97c:	4b11      	ldr	r3, [pc, #68]	; (9c4 <usart_init+0x334>)
     97e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     980:	00a4      	lsls	r4, r4, #2
     982:	4b11      	ldr	r3, [pc, #68]	; (9c8 <usart_init+0x338>)
     984:	50e5      	str	r5, [r4, r3]
	return status_code;
     986:	2000      	movs	r0, #0
     988:	e695      	b.n	6b6 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     98a:	2310      	movs	r3, #16
     98c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     98e:	2300      	movs	r3, #0
     990:	9307      	str	r3, [sp, #28]
     992:	e6ec      	b.n	76e <usart_init+0xde>
     994:	00000589 	.word	0x00000589
     998:	40000400 	.word	0x40000400
     99c:	00000fa9 	.word	0x00000fa9
     9a0:	00000f1d 	.word	0x00000f1d
     9a4:	000003c5 	.word	0x000003c5
     9a8:	41002000 	.word	0x41002000
     9ac:	00000fc5 	.word	0x00000fc5
     9b0:	00000307 	.word	0x00000307
     9b4:	00000331 	.word	0x00000331
     9b8:	00000411 	.word	0x00000411
     9bc:	000010a1 	.word	0x000010a1
     9c0:	000009cd 	.word	0x000009cd
     9c4:	000005c5 	.word	0x000005c5
     9c8:	20000068 	.word	0x20000068

000009cc <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     9ce:	0080      	lsls	r0, r0, #2
     9d0:	4b62      	ldr	r3, [pc, #392]	; (b5c <_usart_interrupt_handler+0x190>)
     9d2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     9d4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     9d6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     9d8:	2b00      	cmp	r3, #0
     9da:	d1fc      	bne.n	9d6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     9dc:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     9de:	7da6      	ldrb	r6, [r4, #22]
     9e0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     9e2:	2330      	movs	r3, #48	; 0x30
     9e4:	5ceb      	ldrb	r3, [r5, r3]
     9e6:	2231      	movs	r2, #49	; 0x31
     9e8:	5caf      	ldrb	r7, [r5, r2]
     9ea:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     9ec:	07f3      	lsls	r3, r6, #31
     9ee:	d522      	bpl.n	a36 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     9f0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     9f2:	b29b      	uxth	r3, r3
     9f4:	2b00      	cmp	r3, #0
     9f6:	d01c      	beq.n	a32 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     9f8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     9fa:	7813      	ldrb	r3, [r2, #0]
     9fc:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     9fe:	1c51      	adds	r1, r2, #1
     a00:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     a02:	7969      	ldrb	r1, [r5, #5]
     a04:	2901      	cmp	r1, #1
     a06:	d00e      	beq.n	a26 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     a08:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     a0a:	05db      	lsls	r3, r3, #23
     a0c:	0ddb      	lsrs	r3, r3, #23
     a0e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     a10:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     a12:	3b01      	subs	r3, #1
     a14:	b29b      	uxth	r3, r3
     a16:	85eb      	strh	r3, [r5, #46]	; 0x2e
     a18:	2b00      	cmp	r3, #0
     a1a:	d10c      	bne.n	a36 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     a1c:	3301      	adds	r3, #1
     a1e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     a20:	3301      	adds	r3, #1
     a22:	75a3      	strb	r3, [r4, #22]
     a24:	e007      	b.n	a36 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     a26:	7851      	ldrb	r1, [r2, #1]
     a28:	0209      	lsls	r1, r1, #8
     a2a:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     a2c:	3202      	adds	r2, #2
     a2e:	62aa      	str	r2, [r5, #40]	; 0x28
     a30:	e7eb      	b.n	a0a <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     a32:	2301      	movs	r3, #1
     a34:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     a36:	07b3      	lsls	r3, r6, #30
     a38:	d506      	bpl.n	a48 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     a3a:	2302      	movs	r3, #2
     a3c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     a3e:	2200      	movs	r2, #0
     a40:	3331      	adds	r3, #49	; 0x31
     a42:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     a44:	07fb      	lsls	r3, r7, #31
     a46:	d41a      	bmi.n	a7e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     a48:	0773      	lsls	r3, r6, #29
     a4a:	d565      	bpl.n	b18 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
     a4c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     a4e:	b29b      	uxth	r3, r3
     a50:	2b00      	cmp	r3, #0
     a52:	d05f      	beq.n	b14 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     a54:	8b63      	ldrh	r3, [r4, #26]
     a56:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     a58:	071a      	lsls	r2, r3, #28
     a5a:	d414      	bmi.n	a86 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     a5c:	223f      	movs	r2, #63	; 0x3f
     a5e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     a60:	2b00      	cmp	r3, #0
     a62:	d034      	beq.n	ace <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     a64:	079a      	lsls	r2, r3, #30
     a66:	d511      	bpl.n	a8c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     a68:	221a      	movs	r2, #26
     a6a:	2332      	movs	r3, #50	; 0x32
     a6c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     a6e:	3b30      	subs	r3, #48	; 0x30
     a70:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     a72:	077b      	lsls	r3, r7, #29
     a74:	d550      	bpl.n	b18 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     a76:	0028      	movs	r0, r5
     a78:	696b      	ldr	r3, [r5, #20]
     a7a:	4798      	blx	r3
     a7c:	e04c      	b.n	b18 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     a7e:	0028      	movs	r0, r5
     a80:	68eb      	ldr	r3, [r5, #12]
     a82:	4798      	blx	r3
     a84:	e7e0      	b.n	a48 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     a86:	2237      	movs	r2, #55	; 0x37
     a88:	4013      	ands	r3, r2
     a8a:	e7e9      	b.n	a60 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     a8c:	075a      	lsls	r2, r3, #29
     a8e:	d505      	bpl.n	a9c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
     a90:	221e      	movs	r2, #30
     a92:	2332      	movs	r3, #50	; 0x32
     a94:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     a96:	3b2e      	subs	r3, #46	; 0x2e
     a98:	8363      	strh	r3, [r4, #26]
     a9a:	e7ea      	b.n	a72 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a9c:	07da      	lsls	r2, r3, #31
     a9e:	d505      	bpl.n	aac <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     aa0:	2213      	movs	r2, #19
     aa2:	2332      	movs	r3, #50	; 0x32
     aa4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     aa6:	3b31      	subs	r3, #49	; 0x31
     aa8:	8363      	strh	r3, [r4, #26]
     aaa:	e7e2      	b.n	a72 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     aac:	06da      	lsls	r2, r3, #27
     aae:	d505      	bpl.n	abc <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
     ab0:	2242      	movs	r2, #66	; 0x42
     ab2:	2332      	movs	r3, #50	; 0x32
     ab4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     ab6:	3b22      	subs	r3, #34	; 0x22
     ab8:	8363      	strh	r3, [r4, #26]
     aba:	e7da      	b.n	a72 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     abc:	2220      	movs	r2, #32
     abe:	421a      	tst	r2, r3
     ac0:	d0d7      	beq.n	a72 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     ac2:	3221      	adds	r2, #33	; 0x21
     ac4:	2332      	movs	r3, #50	; 0x32
     ac6:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     ac8:	3b12      	subs	r3, #18
     aca:	8363      	strh	r3, [r4, #26]
     acc:	e7d1      	b.n	a72 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     ace:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     ad0:	05db      	lsls	r3, r3, #23
     ad2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     ad4:	b2da      	uxtb	r2, r3
     ad6:	6a69      	ldr	r1, [r5, #36]	; 0x24
     ad8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     ada:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     adc:	1c51      	adds	r1, r2, #1
     ade:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     ae0:	7969      	ldrb	r1, [r5, #5]
     ae2:	2901      	cmp	r1, #1
     ae4:	d010      	beq.n	b08 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     ae6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     ae8:	3b01      	subs	r3, #1
     aea:	b29b      	uxth	r3, r3
     aec:	85ab      	strh	r3, [r5, #44]	; 0x2c
     aee:	2b00      	cmp	r3, #0
     af0:	d112      	bne.n	b18 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     af2:	3304      	adds	r3, #4
     af4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     af6:	2200      	movs	r2, #0
     af8:	332e      	adds	r3, #46	; 0x2e
     afa:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     afc:	07bb      	lsls	r3, r7, #30
     afe:	d50b      	bpl.n	b18 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     b00:	0028      	movs	r0, r5
     b02:	692b      	ldr	r3, [r5, #16]
     b04:	4798      	blx	r3
     b06:	e007      	b.n	b18 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     b08:	0a1b      	lsrs	r3, r3, #8
     b0a:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     b0c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     b0e:	3301      	adds	r3, #1
     b10:	626b      	str	r3, [r5, #36]	; 0x24
     b12:	e7e8      	b.n	ae6 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     b14:	2304      	movs	r3, #4
     b16:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     b18:	06f3      	lsls	r3, r6, #27
     b1a:	d504      	bpl.n	b26 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     b1c:	2310      	movs	r3, #16
     b1e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     b20:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     b22:	06fb      	lsls	r3, r7, #27
     b24:	d40e      	bmi.n	b44 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     b26:	06b3      	lsls	r3, r6, #26
     b28:	d504      	bpl.n	b34 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     b2a:	2320      	movs	r3, #32
     b2c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     b2e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     b30:	073b      	lsls	r3, r7, #28
     b32:	d40b      	bmi.n	b4c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     b34:	0733      	lsls	r3, r6, #28
     b36:	d504      	bpl.n	b42 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     b38:	2308      	movs	r3, #8
     b3a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     b3c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     b3e:	06bb      	lsls	r3, r7, #26
     b40:	d408      	bmi.n	b54 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     b44:	0028      	movs	r0, r5
     b46:	69eb      	ldr	r3, [r5, #28]
     b48:	4798      	blx	r3
     b4a:	e7ec      	b.n	b26 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     b4c:	0028      	movs	r0, r5
     b4e:	69ab      	ldr	r3, [r5, #24]
     b50:	4798      	blx	r3
     b52:	e7ef      	b.n	b34 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     b54:	6a2b      	ldr	r3, [r5, #32]
     b56:	0028      	movs	r0, r5
     b58:	4798      	blx	r3
}
     b5a:	e7f2      	b.n	b42 <_usart_interrupt_handler+0x176>
     b5c:	20000068 	.word	0x20000068

00000b60 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     b60:	b510      	push	{r4, lr}
	switch (clock_source) {
     b62:	2808      	cmp	r0, #8
     b64:	d803      	bhi.n	b6e <system_clock_source_get_hz+0xe>
     b66:	0080      	lsls	r0, r0, #2
     b68:	4b1c      	ldr	r3, [pc, #112]	; (bdc <system_clock_source_get_hz+0x7c>)
     b6a:	581b      	ldr	r3, [r3, r0]
     b6c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     b6e:	2000      	movs	r0, #0
     b70:	e032      	b.n	bd8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     b72:	4b1b      	ldr	r3, [pc, #108]	; (be0 <system_clock_source_get_hz+0x80>)
     b74:	6918      	ldr	r0, [r3, #16]
     b76:	e02f      	b.n	bd8 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     b78:	4b1a      	ldr	r3, [pc, #104]	; (be4 <system_clock_source_get_hz+0x84>)
     b7a:	6a1b      	ldr	r3, [r3, #32]
     b7c:	059b      	lsls	r3, r3, #22
     b7e:	0f9b      	lsrs	r3, r3, #30
     b80:	4819      	ldr	r0, [pc, #100]	; (be8 <system_clock_source_get_hz+0x88>)
     b82:	40d8      	lsrs	r0, r3
     b84:	e028      	b.n	bd8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     b86:	4b16      	ldr	r3, [pc, #88]	; (be0 <system_clock_source_get_hz+0x80>)
     b88:	6958      	ldr	r0, [r3, #20]
     b8a:	e025      	b.n	bd8 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     b8c:	4b14      	ldr	r3, [pc, #80]	; (be0 <system_clock_source_get_hz+0x80>)
     b8e:	681b      	ldr	r3, [r3, #0]
			return 0;
     b90:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     b92:	079b      	lsls	r3, r3, #30
     b94:	d520      	bpl.n	bd8 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     b96:	4913      	ldr	r1, [pc, #76]	; (be4 <system_clock_source_get_hz+0x84>)
     b98:	2210      	movs	r2, #16
     b9a:	68cb      	ldr	r3, [r1, #12]
     b9c:	421a      	tst	r2, r3
     b9e:	d0fc      	beq.n	b9a <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     ba0:	4b0f      	ldr	r3, [pc, #60]	; (be0 <system_clock_source_get_hz+0x80>)
     ba2:	681a      	ldr	r2, [r3, #0]
     ba4:	2324      	movs	r3, #36	; 0x24
     ba6:	4013      	ands	r3, r2
     ba8:	2b04      	cmp	r3, #4
     baa:	d001      	beq.n	bb0 <system_clock_source_get_hz+0x50>
			return 48000000UL;
     bac:	480f      	ldr	r0, [pc, #60]	; (bec <system_clock_source_get_hz+0x8c>)
     bae:	e013      	b.n	bd8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     bb0:	2000      	movs	r0, #0
     bb2:	4b0f      	ldr	r3, [pc, #60]	; (bf0 <system_clock_source_get_hz+0x90>)
     bb4:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     bb6:	4b0a      	ldr	r3, [pc, #40]	; (be0 <system_clock_source_get_hz+0x80>)
     bb8:	689b      	ldr	r3, [r3, #8]
     bba:	041b      	lsls	r3, r3, #16
     bbc:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     bbe:	4358      	muls	r0, r3
     bc0:	e00a      	b.n	bd8 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     bc2:	2350      	movs	r3, #80	; 0x50
     bc4:	4a07      	ldr	r2, [pc, #28]	; (be4 <system_clock_source_get_hz+0x84>)
     bc6:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     bc8:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     bca:	075b      	lsls	r3, r3, #29
     bcc:	d504      	bpl.n	bd8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     bce:	4b04      	ldr	r3, [pc, #16]	; (be0 <system_clock_source_get_hz+0x80>)
     bd0:	68d8      	ldr	r0, [r3, #12]
     bd2:	e001      	b.n	bd8 <system_clock_source_get_hz+0x78>
		return 32768UL;
     bd4:	2080      	movs	r0, #128	; 0x80
     bd6:	0200      	lsls	r0, r0, #8
	}
}
     bd8:	bd10      	pop	{r4, pc}
     bda:	46c0      	nop			; (mov r8, r8)
     bdc:	000027c4 	.word	0x000027c4
     be0:	20000050 	.word	0x20000050
     be4:	40000800 	.word	0x40000800
     be8:	007a1200 	.word	0x007a1200
     bec:	02dc6c00 	.word	0x02dc6c00
     bf0:	00000fc5 	.word	0x00000fc5

00000bf4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     bf4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     bf6:	490c      	ldr	r1, [pc, #48]	; (c28 <system_clock_source_osc8m_set_config+0x34>)
     bf8:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     bfa:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     bfc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     bfe:	7840      	ldrb	r0, [r0, #1]
     c00:	2201      	movs	r2, #1
     c02:	4010      	ands	r0, r2
     c04:	0180      	lsls	r0, r0, #6
     c06:	2640      	movs	r6, #64	; 0x40
     c08:	43b3      	bics	r3, r6
     c0a:	4303      	orrs	r3, r0
     c0c:	402a      	ands	r2, r5
     c0e:	01d2      	lsls	r2, r2, #7
     c10:	2080      	movs	r0, #128	; 0x80
     c12:	4383      	bics	r3, r0
     c14:	4313      	orrs	r3, r2
     c16:	2203      	movs	r2, #3
     c18:	4022      	ands	r2, r4
     c1a:	0212      	lsls	r2, r2, #8
     c1c:	4803      	ldr	r0, [pc, #12]	; (c2c <system_clock_source_osc8m_set_config+0x38>)
     c1e:	4003      	ands	r3, r0
     c20:	4313      	orrs	r3, r2
     c22:	620b      	str	r3, [r1, #32]
}
     c24:	bd70      	pop	{r4, r5, r6, pc}
     c26:	46c0      	nop			; (mov r8, r8)
     c28:	40000800 	.word	0x40000800
     c2c:	fffffcff 	.word	0xfffffcff

00000c30 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     c30:	2808      	cmp	r0, #8
     c32:	d803      	bhi.n	c3c <system_clock_source_enable+0xc>
     c34:	0080      	lsls	r0, r0, #2
     c36:	4b25      	ldr	r3, [pc, #148]	; (ccc <system_clock_source_enable+0x9c>)
     c38:	581b      	ldr	r3, [r3, r0]
     c3a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     c3c:	2017      	movs	r0, #23
     c3e:	e044      	b.n	cca <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     c40:	4a23      	ldr	r2, [pc, #140]	; (cd0 <system_clock_source_enable+0xa0>)
     c42:	6a13      	ldr	r3, [r2, #32]
     c44:	2102      	movs	r1, #2
     c46:	430b      	orrs	r3, r1
     c48:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     c4a:	2000      	movs	r0, #0
     c4c:	e03d      	b.n	cca <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     c4e:	4a20      	ldr	r2, [pc, #128]	; (cd0 <system_clock_source_enable+0xa0>)
     c50:	6993      	ldr	r3, [r2, #24]
     c52:	2102      	movs	r1, #2
     c54:	430b      	orrs	r3, r1
     c56:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     c58:	2000      	movs	r0, #0
		break;
     c5a:	e036      	b.n	cca <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     c5c:	4a1c      	ldr	r2, [pc, #112]	; (cd0 <system_clock_source_enable+0xa0>)
     c5e:	8a13      	ldrh	r3, [r2, #16]
     c60:	2102      	movs	r1, #2
     c62:	430b      	orrs	r3, r1
     c64:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     c66:	2000      	movs	r0, #0
		break;
     c68:	e02f      	b.n	cca <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     c6a:	4a19      	ldr	r2, [pc, #100]	; (cd0 <system_clock_source_enable+0xa0>)
     c6c:	8a93      	ldrh	r3, [r2, #20]
     c6e:	2102      	movs	r1, #2
     c70:	430b      	orrs	r3, r1
     c72:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     c74:	2000      	movs	r0, #0
		break;
     c76:	e028      	b.n	cca <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     c78:	4916      	ldr	r1, [pc, #88]	; (cd4 <system_clock_source_enable+0xa4>)
     c7a:	680b      	ldr	r3, [r1, #0]
     c7c:	2202      	movs	r2, #2
     c7e:	4313      	orrs	r3, r2
     c80:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     c82:	4b13      	ldr	r3, [pc, #76]	; (cd0 <system_clock_source_enable+0xa0>)
     c84:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     c86:	0019      	movs	r1, r3
     c88:	320e      	adds	r2, #14
     c8a:	68cb      	ldr	r3, [r1, #12]
     c8c:	421a      	tst	r2, r3
     c8e:	d0fc      	beq.n	c8a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     c90:	4a10      	ldr	r2, [pc, #64]	; (cd4 <system_clock_source_enable+0xa4>)
     c92:	6891      	ldr	r1, [r2, #8]
     c94:	4b0e      	ldr	r3, [pc, #56]	; (cd0 <system_clock_source_enable+0xa0>)
     c96:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     c98:	6852      	ldr	r2, [r2, #4]
     c9a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     c9c:	2200      	movs	r2, #0
     c9e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ca0:	0019      	movs	r1, r3
     ca2:	3210      	adds	r2, #16
     ca4:	68cb      	ldr	r3, [r1, #12]
     ca6:	421a      	tst	r2, r3
     ca8:	d0fc      	beq.n	ca4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     caa:	4b0a      	ldr	r3, [pc, #40]	; (cd4 <system_clock_source_enable+0xa4>)
     cac:	681b      	ldr	r3, [r3, #0]
     cae:	b29b      	uxth	r3, r3
     cb0:	4a07      	ldr	r2, [pc, #28]	; (cd0 <system_clock_source_enable+0xa0>)
     cb2:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     cb4:	2000      	movs	r0, #0
     cb6:	e008      	b.n	cca <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     cb8:	4905      	ldr	r1, [pc, #20]	; (cd0 <system_clock_source_enable+0xa0>)
     cba:	2244      	movs	r2, #68	; 0x44
     cbc:	5c8b      	ldrb	r3, [r1, r2]
     cbe:	2002      	movs	r0, #2
     cc0:	4303      	orrs	r3, r0
     cc2:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     cc4:	2000      	movs	r0, #0
		break;
     cc6:	e000      	b.n	cca <system_clock_source_enable+0x9a>
		return STATUS_OK;
     cc8:	2000      	movs	r0, #0
}
     cca:	4770      	bx	lr
     ccc:	000027e8 	.word	0x000027e8
     cd0:	40000800 	.word	0x40000800
     cd4:	20000050 	.word	0x20000050

00000cd8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     cd8:	b530      	push	{r4, r5, lr}
     cda:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     cdc:	22c2      	movs	r2, #194	; 0xc2
     cde:	00d2      	lsls	r2, r2, #3
     ce0:	4b1a      	ldr	r3, [pc, #104]	; (d4c <system_clock_init+0x74>)
     ce2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     ce4:	4a1a      	ldr	r2, [pc, #104]	; (d50 <system_clock_init+0x78>)
     ce6:	6853      	ldr	r3, [r2, #4]
     ce8:	211e      	movs	r1, #30
     cea:	438b      	bics	r3, r1
     cec:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     cee:	2301      	movs	r3, #1
     cf0:	466a      	mov	r2, sp
     cf2:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     cf4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     cf6:	4d17      	ldr	r5, [pc, #92]	; (d54 <system_clock_init+0x7c>)
     cf8:	b2e0      	uxtb	r0, r4
     cfa:	4669      	mov	r1, sp
     cfc:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     cfe:	3401      	adds	r4, #1
     d00:	2c25      	cmp	r4, #37	; 0x25
     d02:	d1f9      	bne.n	cf8 <system_clock_init+0x20>
	config->run_in_standby  = false;
     d04:	a803      	add	r0, sp, #12
     d06:	2400      	movs	r4, #0
     d08:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     d0a:	2501      	movs	r5, #1
     d0c:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     d0e:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     d10:	4b11      	ldr	r3, [pc, #68]	; (d58 <system_clock_init+0x80>)
     d12:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     d14:	2006      	movs	r0, #6
     d16:	4b11      	ldr	r3, [pc, #68]	; (d5c <system_clock_init+0x84>)
     d18:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     d1a:	4b11      	ldr	r3, [pc, #68]	; (d60 <system_clock_init+0x88>)
     d1c:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     d1e:	4b11      	ldr	r3, [pc, #68]	; (d64 <system_clock_init+0x8c>)
     d20:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     d22:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     d24:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     d26:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     d28:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     d2a:	466b      	mov	r3, sp
     d2c:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30 || SAMR34 || SAMR35
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
     d2e:	2306      	movs	r3, #6
     d30:	466a      	mov	r2, sp
     d32:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
     d34:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     d36:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     d38:	4669      	mov	r1, sp
     d3a:	2000      	movs	r0, #0
     d3c:	4b0a      	ldr	r3, [pc, #40]	; (d68 <system_clock_init+0x90>)
     d3e:	4798      	blx	r3
     d40:	2000      	movs	r0, #0
     d42:	4b0a      	ldr	r3, [pc, #40]	; (d6c <system_clock_init+0x94>)
     d44:	4798      	blx	r3
#endif
}
     d46:	b005      	add	sp, #20
     d48:	bd30      	pop	{r4, r5, pc}
     d4a:	46c0      	nop			; (mov r8, r8)
     d4c:	40000800 	.word	0x40000800
     d50:	41004000 	.word	0x41004000
     d54:	00000fa9 	.word	0x00000fa9
     d58:	00000bf5 	.word	0x00000bf5
     d5c:	00000c31 	.word	0x00000c31
     d60:	00000d71 	.word	0x00000d71
     d64:	40000400 	.word	0x40000400
     d68:	00000d95 	.word	0x00000d95
     d6c:	00000e4d 	.word	0x00000e4d

00000d70 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     d70:	4a06      	ldr	r2, [pc, #24]	; (d8c <system_gclk_init+0x1c>)
     d72:	6993      	ldr	r3, [r2, #24]
     d74:	2108      	movs	r1, #8
     d76:	430b      	orrs	r3, r1
     d78:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     d7a:	2201      	movs	r2, #1
     d7c:	4b04      	ldr	r3, [pc, #16]	; (d90 <system_gclk_init+0x20>)
     d7e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     d80:	0019      	movs	r1, r3
     d82:	780b      	ldrb	r3, [r1, #0]
     d84:	4213      	tst	r3, r2
     d86:	d1fc      	bne.n	d82 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     d88:	4770      	bx	lr
     d8a:	46c0      	nop			; (mov r8, r8)
     d8c:	40000400 	.word	0x40000400
     d90:	40000c00 	.word	0x40000c00

00000d94 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     d94:	b570      	push	{r4, r5, r6, lr}
     d96:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     d98:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     d9a:	780d      	ldrb	r5, [r1, #0]
     d9c:	022d      	lsls	r5, r5, #8
     d9e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     da0:	784b      	ldrb	r3, [r1, #1]
     da2:	2b00      	cmp	r3, #0
     da4:	d002      	beq.n	dac <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     da6:	2380      	movs	r3, #128	; 0x80
     da8:	02db      	lsls	r3, r3, #11
     daa:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     dac:	7a4b      	ldrb	r3, [r1, #9]
     dae:	2b00      	cmp	r3, #0
     db0:	d002      	beq.n	db8 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     db2:	2380      	movs	r3, #128	; 0x80
     db4:	031b      	lsls	r3, r3, #12
     db6:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     db8:	6848      	ldr	r0, [r1, #4]
     dba:	2801      	cmp	r0, #1
     dbc:	d910      	bls.n	de0 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     dbe:	1e43      	subs	r3, r0, #1
     dc0:	4218      	tst	r0, r3
     dc2:	d134      	bne.n	e2e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     dc4:	2802      	cmp	r0, #2
     dc6:	d930      	bls.n	e2a <system_gclk_gen_set_config+0x96>
     dc8:	2302      	movs	r3, #2
     dca:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     dcc:	3201      	adds	r2, #1
						mask <<= 1) {
     dce:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     dd0:	4298      	cmp	r0, r3
     dd2:	d8fb      	bhi.n	dcc <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     dd4:	0212      	lsls	r2, r2, #8
     dd6:	4332      	orrs	r2, r6
     dd8:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     dda:	2380      	movs	r3, #128	; 0x80
     ddc:	035b      	lsls	r3, r3, #13
     dde:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     de0:	7a0b      	ldrb	r3, [r1, #8]
     de2:	2b00      	cmp	r3, #0
     de4:	d002      	beq.n	dec <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     de6:	2380      	movs	r3, #128	; 0x80
     de8:	039b      	lsls	r3, r3, #14
     dea:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     dec:	4a13      	ldr	r2, [pc, #76]	; (e3c <system_gclk_gen_set_config+0xa8>)
     dee:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     df0:	b25b      	sxtb	r3, r3
     df2:	2b00      	cmp	r3, #0
     df4:	dbfb      	blt.n	dee <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     df6:	4b12      	ldr	r3, [pc, #72]	; (e40 <system_gclk_gen_set_config+0xac>)
     df8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     dfa:	4b12      	ldr	r3, [pc, #72]	; (e44 <system_gclk_gen_set_config+0xb0>)
     dfc:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     dfe:	4a0f      	ldr	r2, [pc, #60]	; (e3c <system_gclk_gen_set_config+0xa8>)
     e00:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     e02:	b25b      	sxtb	r3, r3
     e04:	2b00      	cmp	r3, #0
     e06:	dbfb      	blt.n	e00 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     e08:	4b0c      	ldr	r3, [pc, #48]	; (e3c <system_gclk_gen_set_config+0xa8>)
     e0a:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     e0c:	001a      	movs	r2, r3
     e0e:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     e10:	b25b      	sxtb	r3, r3
     e12:	2b00      	cmp	r3, #0
     e14:	dbfb      	blt.n	e0e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     e16:	4a09      	ldr	r2, [pc, #36]	; (e3c <system_gclk_gen_set_config+0xa8>)
     e18:	6853      	ldr	r3, [r2, #4]
     e1a:	2180      	movs	r1, #128	; 0x80
     e1c:	0249      	lsls	r1, r1, #9
     e1e:	400b      	ands	r3, r1
     e20:	431d      	orrs	r5, r3
     e22:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     e24:	4b08      	ldr	r3, [pc, #32]	; (e48 <system_gclk_gen_set_config+0xb4>)
     e26:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     e28:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     e2a:	2200      	movs	r2, #0
     e2c:	e7d2      	b.n	dd4 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     e2e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     e30:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     e32:	2380      	movs	r3, #128	; 0x80
     e34:	029b      	lsls	r3, r3, #10
     e36:	431d      	orrs	r5, r3
     e38:	e7d2      	b.n	de0 <system_gclk_gen_set_config+0x4c>
     e3a:	46c0      	nop			; (mov r8, r8)
     e3c:	40000c00 	.word	0x40000c00
     e40:	00000181 	.word	0x00000181
     e44:	40000c08 	.word	0x40000c08
     e48:	000001c1 	.word	0x000001c1

00000e4c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     e4c:	b510      	push	{r4, lr}
     e4e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     e50:	4a0b      	ldr	r2, [pc, #44]	; (e80 <system_gclk_gen_enable+0x34>)
     e52:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     e54:	b25b      	sxtb	r3, r3
     e56:	2b00      	cmp	r3, #0
     e58:	dbfb      	blt.n	e52 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     e5a:	4b0a      	ldr	r3, [pc, #40]	; (e84 <system_gclk_gen_enable+0x38>)
     e5c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     e5e:	4b0a      	ldr	r3, [pc, #40]	; (e88 <system_gclk_gen_enable+0x3c>)
     e60:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     e62:	4a07      	ldr	r2, [pc, #28]	; (e80 <system_gclk_gen_enable+0x34>)
     e64:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     e66:	b25b      	sxtb	r3, r3
     e68:	2b00      	cmp	r3, #0
     e6a:	dbfb      	blt.n	e64 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     e6c:	4a04      	ldr	r2, [pc, #16]	; (e80 <system_gclk_gen_enable+0x34>)
     e6e:	6851      	ldr	r1, [r2, #4]
     e70:	2380      	movs	r3, #128	; 0x80
     e72:	025b      	lsls	r3, r3, #9
     e74:	430b      	orrs	r3, r1
     e76:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
     e78:	4b04      	ldr	r3, [pc, #16]	; (e8c <system_gclk_gen_enable+0x40>)
     e7a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     e7c:	bd10      	pop	{r4, pc}
     e7e:	46c0      	nop			; (mov r8, r8)
     e80:	40000c00 	.word	0x40000c00
     e84:	00000181 	.word	0x00000181
     e88:	40000c04 	.word	0x40000c04
     e8c:	000001c1 	.word	0x000001c1

00000e90 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
     e90:	b570      	push	{r4, r5, r6, lr}
     e92:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     e94:	4a1a      	ldr	r2, [pc, #104]	; (f00 <system_gclk_gen_get_hz+0x70>)
     e96:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     e98:	b25b      	sxtb	r3, r3
     e9a:	2b00      	cmp	r3, #0
     e9c:	dbfb      	blt.n	e96 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
     e9e:	4b19      	ldr	r3, [pc, #100]	; (f04 <system_gclk_gen_get_hz+0x74>)
     ea0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     ea2:	4b19      	ldr	r3, [pc, #100]	; (f08 <system_gclk_gen_get_hz+0x78>)
     ea4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     ea6:	4a16      	ldr	r2, [pc, #88]	; (f00 <system_gclk_gen_get_hz+0x70>)
     ea8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     eaa:	b25b      	sxtb	r3, r3
     eac:	2b00      	cmp	r3, #0
     eae:	dbfb      	blt.n	ea8 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
     eb0:	4e13      	ldr	r6, [pc, #76]	; (f00 <system_gclk_gen_get_hz+0x70>)
     eb2:	6870      	ldr	r0, [r6, #4]
     eb4:	04c0      	lsls	r0, r0, #19
     eb6:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
     eb8:	4b14      	ldr	r3, [pc, #80]	; (f0c <system_gclk_gen_get_hz+0x7c>)
     eba:	4798      	blx	r3
     ebc:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     ebe:	4b12      	ldr	r3, [pc, #72]	; (f08 <system_gclk_gen_get_hz+0x78>)
     ec0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
     ec2:	6876      	ldr	r6, [r6, #4]
     ec4:	02f6      	lsls	r6, r6, #11
     ec6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     ec8:	4b11      	ldr	r3, [pc, #68]	; (f10 <system_gclk_gen_get_hz+0x80>)
     eca:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     ecc:	4a0c      	ldr	r2, [pc, #48]	; (f00 <system_gclk_gen_get_hz+0x70>)
     ece:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     ed0:	b25b      	sxtb	r3, r3
     ed2:	2b00      	cmp	r3, #0
     ed4:	dbfb      	blt.n	ece <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
     ed6:	4b0a      	ldr	r3, [pc, #40]	; (f00 <system_gclk_gen_get_hz+0x70>)
     ed8:	689c      	ldr	r4, [r3, #8]
     eda:	0224      	lsls	r4, r4, #8
     edc:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
     ede:	4b0d      	ldr	r3, [pc, #52]	; (f14 <system_gclk_gen_get_hz+0x84>)
     ee0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
     ee2:	2e00      	cmp	r6, #0
     ee4:	d107      	bne.n	ef6 <system_gclk_gen_get_hz+0x66>
     ee6:	2c01      	cmp	r4, #1
     ee8:	d907      	bls.n	efa <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
     eea:	0021      	movs	r1, r4
     eec:	0028      	movs	r0, r5
     eee:	4b0a      	ldr	r3, [pc, #40]	; (f18 <system_gclk_gen_get_hz+0x88>)
     ef0:	4798      	blx	r3
     ef2:	0005      	movs	r5, r0
     ef4:	e001      	b.n	efa <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
     ef6:	3401      	adds	r4, #1
     ef8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
     efa:	0028      	movs	r0, r5
     efc:	bd70      	pop	{r4, r5, r6, pc}
     efe:	46c0      	nop			; (mov r8, r8)
     f00:	40000c00 	.word	0x40000c00
     f04:	00000181 	.word	0x00000181
     f08:	40000c04 	.word	0x40000c04
     f0c:	00000b61 	.word	0x00000b61
     f10:	40000c08 	.word	0x40000c08
     f14:	000001c1 	.word	0x000001c1
     f18:	000025f9 	.word	0x000025f9

00000f1c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
     f1c:	b510      	push	{r4, lr}
     f1e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     f20:	4b06      	ldr	r3, [pc, #24]	; (f3c <system_gclk_chan_enable+0x20>)
     f22:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     f24:	4b06      	ldr	r3, [pc, #24]	; (f40 <system_gclk_chan_enable+0x24>)
     f26:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
     f28:	4a06      	ldr	r2, [pc, #24]	; (f44 <system_gclk_chan_enable+0x28>)
     f2a:	8853      	ldrh	r3, [r2, #2]
     f2c:	2180      	movs	r1, #128	; 0x80
     f2e:	01c9      	lsls	r1, r1, #7
     f30:	430b      	orrs	r3, r1
     f32:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
     f34:	4b04      	ldr	r3, [pc, #16]	; (f48 <system_gclk_chan_enable+0x2c>)
     f36:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     f38:	bd10      	pop	{r4, pc}
     f3a:	46c0      	nop			; (mov r8, r8)
     f3c:	00000181 	.word	0x00000181
     f40:	40000c02 	.word	0x40000c02
     f44:	40000c00 	.word	0x40000c00
     f48:	000001c1 	.word	0x000001c1

00000f4c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
     f4c:	b510      	push	{r4, lr}
     f4e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     f50:	4b0f      	ldr	r3, [pc, #60]	; (f90 <system_gclk_chan_disable+0x44>)
     f52:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     f54:	4b0f      	ldr	r3, [pc, #60]	; (f94 <system_gclk_chan_disable+0x48>)
     f56:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
     f58:	4a0f      	ldr	r2, [pc, #60]	; (f98 <system_gclk_chan_disable+0x4c>)
     f5a:	8853      	ldrh	r3, [r2, #2]
     f5c:	051b      	lsls	r3, r3, #20
     f5e:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
     f60:	8853      	ldrh	r3, [r2, #2]
     f62:	490e      	ldr	r1, [pc, #56]	; (f9c <system_gclk_chan_disable+0x50>)
     f64:	400b      	ands	r3, r1
     f66:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
     f68:	8853      	ldrh	r3, [r2, #2]
     f6a:	490d      	ldr	r1, [pc, #52]	; (fa0 <system_gclk_chan_disable+0x54>)
     f6c:	400b      	ands	r3, r1
     f6e:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
     f70:	0011      	movs	r1, r2
     f72:	2280      	movs	r2, #128	; 0x80
     f74:	01d2      	lsls	r2, r2, #7
     f76:	884b      	ldrh	r3, [r1, #2]
     f78:	4213      	tst	r3, r2
     f7a:	d1fc      	bne.n	f76 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
     f7c:	4906      	ldr	r1, [pc, #24]	; (f98 <system_gclk_chan_disable+0x4c>)
     f7e:	884a      	ldrh	r2, [r1, #2]
     f80:	0203      	lsls	r3, r0, #8
     f82:	4806      	ldr	r0, [pc, #24]	; (f9c <system_gclk_chan_disable+0x50>)
     f84:	4002      	ands	r2, r0
     f86:	4313      	orrs	r3, r2
     f88:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
     f8a:	4b06      	ldr	r3, [pc, #24]	; (fa4 <system_gclk_chan_disable+0x58>)
     f8c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     f8e:	bd10      	pop	{r4, pc}
     f90:	00000181 	.word	0x00000181
     f94:	40000c02 	.word	0x40000c02
     f98:	40000c00 	.word	0x40000c00
     f9c:	fffff0ff 	.word	0xfffff0ff
     fa0:	ffffbfff 	.word	0xffffbfff
     fa4:	000001c1 	.word	0x000001c1

00000fa8 <system_gclk_chan_set_config>:
{
     fa8:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
     faa:	780c      	ldrb	r4, [r1, #0]
     fac:	0224      	lsls	r4, r4, #8
     fae:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
     fb0:	4b02      	ldr	r3, [pc, #8]	; (fbc <system_gclk_chan_set_config+0x14>)
     fb2:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
     fb4:	b2a4      	uxth	r4, r4
     fb6:	4b02      	ldr	r3, [pc, #8]	; (fc0 <system_gclk_chan_set_config+0x18>)
     fb8:	805c      	strh	r4, [r3, #2]
}
     fba:	bd10      	pop	{r4, pc}
     fbc:	00000f4d 	.word	0x00000f4d
     fc0:	40000c00 	.word	0x40000c00

00000fc4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
     fc4:	b510      	push	{r4, lr}
     fc6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     fc8:	4b06      	ldr	r3, [pc, #24]	; (fe4 <system_gclk_chan_get_hz+0x20>)
     fca:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     fcc:	4b06      	ldr	r3, [pc, #24]	; (fe8 <system_gclk_chan_get_hz+0x24>)
     fce:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
     fd0:	4b06      	ldr	r3, [pc, #24]	; (fec <system_gclk_chan_get_hz+0x28>)
     fd2:	885c      	ldrh	r4, [r3, #2]
     fd4:	0524      	lsls	r4, r4, #20
     fd6:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
     fd8:	4b05      	ldr	r3, [pc, #20]	; (ff0 <system_gclk_chan_get_hz+0x2c>)
     fda:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
     fdc:	0020      	movs	r0, r4
     fde:	4b05      	ldr	r3, [pc, #20]	; (ff4 <system_gclk_chan_get_hz+0x30>)
     fe0:	4798      	blx	r3
}
     fe2:	bd10      	pop	{r4, pc}
     fe4:	00000181 	.word	0x00000181
     fe8:	40000c02 	.word	0x40000c02
     fec:	40000c00 	.word	0x40000c00
     ff0:	000001c1 	.word	0x000001c1
     ff4:	00000e91 	.word	0x00000e91

00000ff8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
     ff8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
     ffa:	78d3      	ldrb	r3, [r2, #3]
     ffc:	2b00      	cmp	r3, #0
     ffe:	d135      	bne.n	106c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1000:	7813      	ldrb	r3, [r2, #0]
    1002:	2b80      	cmp	r3, #128	; 0x80
    1004:	d029      	beq.n	105a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1006:	061b      	lsls	r3, r3, #24
    1008:	2480      	movs	r4, #128	; 0x80
    100a:	0264      	lsls	r4, r4, #9
    100c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    100e:	7854      	ldrb	r4, [r2, #1]
    1010:	2502      	movs	r5, #2
    1012:	43ac      	bics	r4, r5
    1014:	d106      	bne.n	1024 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1016:	7894      	ldrb	r4, [r2, #2]
    1018:	2c00      	cmp	r4, #0
    101a:	d120      	bne.n	105e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    101c:	2480      	movs	r4, #128	; 0x80
    101e:	02a4      	lsls	r4, r4, #10
    1020:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1022:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1024:	7854      	ldrb	r4, [r2, #1]
    1026:	3c01      	subs	r4, #1
    1028:	2c01      	cmp	r4, #1
    102a:	d91c      	bls.n	1066 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    102c:	040d      	lsls	r5, r1, #16
    102e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1030:	24a0      	movs	r4, #160	; 0xa0
    1032:	05e4      	lsls	r4, r4, #23
    1034:	432c      	orrs	r4, r5
    1036:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1038:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    103a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    103c:	24d0      	movs	r4, #208	; 0xd0
    103e:	0624      	lsls	r4, r4, #24
    1040:	432c      	orrs	r4, r5
    1042:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1044:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1046:	78d4      	ldrb	r4, [r2, #3]
    1048:	2c00      	cmp	r4, #0
    104a:	d122      	bne.n	1092 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    104c:	035b      	lsls	r3, r3, #13
    104e:	d51c      	bpl.n	108a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1050:	7893      	ldrb	r3, [r2, #2]
    1052:	2b01      	cmp	r3, #1
    1054:	d01e      	beq.n	1094 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1056:	6141      	str	r1, [r0, #20]
    1058:	e017      	b.n	108a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    105a:	2300      	movs	r3, #0
    105c:	e7d7      	b.n	100e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    105e:	24c0      	movs	r4, #192	; 0xc0
    1060:	02e4      	lsls	r4, r4, #11
    1062:	4323      	orrs	r3, r4
    1064:	e7dd      	b.n	1022 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1066:	4c0d      	ldr	r4, [pc, #52]	; (109c <_system_pinmux_config+0xa4>)
    1068:	4023      	ands	r3, r4
    106a:	e7df      	b.n	102c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    106c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    106e:	040c      	lsls	r4, r1, #16
    1070:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1072:	23a0      	movs	r3, #160	; 0xa0
    1074:	05db      	lsls	r3, r3, #23
    1076:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1078:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    107a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    107c:	23d0      	movs	r3, #208	; 0xd0
    107e:	061b      	lsls	r3, r3, #24
    1080:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1082:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1084:	78d3      	ldrb	r3, [r2, #3]
    1086:	2b00      	cmp	r3, #0
    1088:	d103      	bne.n	1092 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    108a:	7853      	ldrb	r3, [r2, #1]
    108c:	3b01      	subs	r3, #1
    108e:	2b01      	cmp	r3, #1
    1090:	d902      	bls.n	1098 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1092:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1094:	6181      	str	r1, [r0, #24]
    1096:	e7f8      	b.n	108a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1098:	6081      	str	r1, [r0, #8]
}
    109a:	e7fa      	b.n	1092 <_system_pinmux_config+0x9a>
    109c:	fffbffff 	.word	0xfffbffff

000010a0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    10a0:	b510      	push	{r4, lr}
    10a2:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    10a4:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    10a6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    10a8:	2900      	cmp	r1, #0
    10aa:	d104      	bne.n	10b6 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    10ac:	0943      	lsrs	r3, r0, #5
    10ae:	01db      	lsls	r3, r3, #7
    10b0:	4905      	ldr	r1, [pc, #20]	; (10c8 <system_pinmux_pin_set_config+0x28>)
    10b2:	468c      	mov	ip, r1
    10b4:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    10b6:	241f      	movs	r4, #31
    10b8:	4020      	ands	r0, r4
    10ba:	2101      	movs	r1, #1
    10bc:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    10be:	0018      	movs	r0, r3
    10c0:	4b02      	ldr	r3, [pc, #8]	; (10cc <system_pinmux_pin_set_config+0x2c>)
    10c2:	4798      	blx	r3
}
    10c4:	bd10      	pop	{r4, pc}
    10c6:	46c0      	nop			; (mov r8, r8)
    10c8:	41004400 	.word	0x41004400
    10cc:	00000ff9 	.word	0x00000ff9

000010d0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    10d0:	4770      	bx	lr
	...

000010d4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    10d4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    10d6:	4b05      	ldr	r3, [pc, #20]	; (10ec <system_init+0x18>)
    10d8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    10da:	4b05      	ldr	r3, [pc, #20]	; (10f0 <system_init+0x1c>)
    10dc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    10de:	4b05      	ldr	r3, [pc, #20]	; (10f4 <system_init+0x20>)
    10e0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    10e2:	4b05      	ldr	r3, [pc, #20]	; (10f8 <system_init+0x24>)
    10e4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    10e6:	4b05      	ldr	r3, [pc, #20]	; (10fc <system_init+0x28>)
    10e8:	4798      	blx	r3
}
    10ea:	bd10      	pop	{r4, pc}
    10ec:	00000cd9 	.word	0x00000cd9
    10f0:	000001f1 	.word	0x000001f1
    10f4:	000010d1 	.word	0x000010d1
    10f8:	000010d1 	.word	0x000010d1
    10fc:	000010d1 	.word	0x000010d1

00001100 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1100:	e7fe      	b.n	1100 <Dummy_Handler>
	...

00001104 <Reset_Handler>:
{
    1104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1106:	4a2a      	ldr	r2, [pc, #168]	; (11b0 <Reset_Handler+0xac>)
    1108:	4b2a      	ldr	r3, [pc, #168]	; (11b4 <Reset_Handler+0xb0>)
    110a:	429a      	cmp	r2, r3
    110c:	d011      	beq.n	1132 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    110e:	001a      	movs	r2, r3
    1110:	4b29      	ldr	r3, [pc, #164]	; (11b8 <Reset_Handler+0xb4>)
    1112:	429a      	cmp	r2, r3
    1114:	d20d      	bcs.n	1132 <Reset_Handler+0x2e>
    1116:	4a29      	ldr	r2, [pc, #164]	; (11bc <Reset_Handler+0xb8>)
    1118:	3303      	adds	r3, #3
    111a:	1a9b      	subs	r3, r3, r2
    111c:	089b      	lsrs	r3, r3, #2
    111e:	3301      	adds	r3, #1
    1120:	009b      	lsls	r3, r3, #2
    1122:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1124:	4823      	ldr	r0, [pc, #140]	; (11b4 <Reset_Handler+0xb0>)
    1126:	4922      	ldr	r1, [pc, #136]	; (11b0 <Reset_Handler+0xac>)
    1128:	588c      	ldr	r4, [r1, r2]
    112a:	5084      	str	r4, [r0, r2]
    112c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    112e:	429a      	cmp	r2, r3
    1130:	d1fa      	bne.n	1128 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1132:	4a23      	ldr	r2, [pc, #140]	; (11c0 <Reset_Handler+0xbc>)
    1134:	4b23      	ldr	r3, [pc, #140]	; (11c4 <Reset_Handler+0xc0>)
    1136:	429a      	cmp	r2, r3
    1138:	d20a      	bcs.n	1150 <Reset_Handler+0x4c>
    113a:	43d3      	mvns	r3, r2
    113c:	4921      	ldr	r1, [pc, #132]	; (11c4 <Reset_Handler+0xc0>)
    113e:	185b      	adds	r3, r3, r1
    1140:	2103      	movs	r1, #3
    1142:	438b      	bics	r3, r1
    1144:	3304      	adds	r3, #4
    1146:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1148:	2100      	movs	r1, #0
    114a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    114c:	4293      	cmp	r3, r2
    114e:	d1fc      	bne.n	114a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1150:	4a1d      	ldr	r2, [pc, #116]	; (11c8 <Reset_Handler+0xc4>)
    1152:	21ff      	movs	r1, #255	; 0xff
    1154:	4b1d      	ldr	r3, [pc, #116]	; (11cc <Reset_Handler+0xc8>)
    1156:	438b      	bics	r3, r1
    1158:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    115a:	39fd      	subs	r1, #253	; 0xfd
    115c:	2390      	movs	r3, #144	; 0x90
    115e:	005b      	lsls	r3, r3, #1
    1160:	4a1b      	ldr	r2, [pc, #108]	; (11d0 <Reset_Handler+0xcc>)
    1162:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1164:	4a1b      	ldr	r2, [pc, #108]	; (11d4 <Reset_Handler+0xd0>)
    1166:	78d3      	ldrb	r3, [r2, #3]
    1168:	2503      	movs	r5, #3
    116a:	43ab      	bics	r3, r5
    116c:	2402      	movs	r4, #2
    116e:	4323      	orrs	r3, r4
    1170:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1172:	78d3      	ldrb	r3, [r2, #3]
    1174:	270c      	movs	r7, #12
    1176:	43bb      	bics	r3, r7
    1178:	2608      	movs	r6, #8
    117a:	4333      	orrs	r3, r6
    117c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    117e:	4b16      	ldr	r3, [pc, #88]	; (11d8 <Reset_Handler+0xd4>)
    1180:	7b98      	ldrb	r0, [r3, #14]
    1182:	2230      	movs	r2, #48	; 0x30
    1184:	4390      	bics	r0, r2
    1186:	2220      	movs	r2, #32
    1188:	4310      	orrs	r0, r2
    118a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    118c:	7b99      	ldrb	r1, [r3, #14]
    118e:	43b9      	bics	r1, r7
    1190:	4331      	orrs	r1, r6
    1192:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1194:	7b9a      	ldrb	r2, [r3, #14]
    1196:	43aa      	bics	r2, r5
    1198:	4322      	orrs	r2, r4
    119a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    119c:	4a0f      	ldr	r2, [pc, #60]	; (11dc <Reset_Handler+0xd8>)
    119e:	6853      	ldr	r3, [r2, #4]
    11a0:	2180      	movs	r1, #128	; 0x80
    11a2:	430b      	orrs	r3, r1
    11a4:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    11a6:	4b0e      	ldr	r3, [pc, #56]	; (11e0 <Reset_Handler+0xdc>)
    11a8:	4798      	blx	r3
        main();
    11aa:	4b0e      	ldr	r3, [pc, #56]	; (11e4 <Reset_Handler+0xe0>)
    11ac:	4798      	blx	r3
    11ae:	e7fe      	b.n	11ae <Reset_Handler+0xaa>
    11b0:	0000282c 	.word	0x0000282c
    11b4:	20000000 	.word	0x20000000
    11b8:	20000010 	.word	0x20000010
    11bc:	20000004 	.word	0x20000004
    11c0:	20000010 	.word	0x20000010
    11c4:	200000b8 	.word	0x200000b8
    11c8:	e000ed00 	.word	0xe000ed00
    11cc:	00000000 	.word	0x00000000
    11d0:	41007000 	.word	0x41007000
    11d4:	41005000 	.word	0x41005000
    11d8:	41004800 	.word	0x41004800
    11dc:	41004000 	.word	0x41004000
    11e0:	00002765 	.word	0x00002765
    11e4:	00002455 	.word	0x00002455

000011e8 <configure_usart>:
	}
}

/**************************SERCOM STUFF*******************************/
void configure_usart(void)
{
    11e8:	b530      	push	{r4, r5, lr}
    11ea:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    11ec:	2380      	movs	r3, #128	; 0x80
    11ee:	05db      	lsls	r3, r3, #23
    11f0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    11f2:	2300      	movs	r3, #0
    11f4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    11f6:	22ff      	movs	r2, #255	; 0xff
    11f8:	4669      	mov	r1, sp
    11fa:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    11fc:	2200      	movs	r2, #0
    11fe:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1200:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    1202:	2196      	movs	r1, #150	; 0x96
    1204:	0189      	lsls	r1, r1, #6
    1206:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    1208:	2101      	movs	r1, #1
    120a:	2024      	movs	r0, #36	; 0x24
    120c:	466c      	mov	r4, sp
    120e:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1210:	3001      	adds	r0, #1
    1212:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1214:	3125      	adds	r1, #37	; 0x25
    1216:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1218:	3101      	adds	r1, #1
    121a:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    121c:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    121e:	3105      	adds	r1, #5
    1220:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1222:	3101      	adds	r1, #1
    1224:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1226:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1228:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    122a:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    122c:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    122e:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1230:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1232:	2313      	movs	r3, #19
    1234:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1236:	7762      	strb	r2, [r4, #29]
		}
	}
	#else
	{
		config_usart.baudrate    = 9600;
		config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    1238:	2380      	movs	r3, #128	; 0x80
    123a:	035b      	lsls	r3, r3, #13
    123c:	9303      	str	r3, [sp, #12]
		config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    123e:	4b12      	ldr	r3, [pc, #72]	; (1288 <configure_usart+0xa0>)
    1240:	930c      	str	r3, [sp, #48]	; 0x30
		config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    1242:	4b12      	ldr	r3, [pc, #72]	; (128c <configure_usart+0xa4>)
    1244:	930d      	str	r3, [sp, #52]	; 0x34
		config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    1246:	2301      	movs	r3, #1
    1248:	425b      	negs	r3, r3
    124a:	930e      	str	r3, [sp, #56]	; 0x38
		config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    124c:	930f      	str	r3, [sp, #60]	; 0x3c
		while (usart_init(&usart_instance,
    124e:	4d10      	ldr	r5, [pc, #64]	; (1290 <configure_usart+0xa8>)
    1250:	4c10      	ldr	r4, [pc, #64]	; (1294 <configure_usart+0xac>)
    1252:	466a      	mov	r2, sp
    1254:	4910      	ldr	r1, [pc, #64]	; (1298 <configure_usart+0xb0>)
    1256:	0028      	movs	r0, r5
    1258:	47a0      	blx	r4
    125a:	2800      	cmp	r0, #0
    125c:	d1f9      	bne.n	1252 <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    125e:	4d0c      	ldr	r5, [pc, #48]	; (1290 <configure_usart+0xa8>)
    1260:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1262:	0020      	movs	r0, r4
    1264:	4b0d      	ldr	r3, [pc, #52]	; (129c <configure_usart+0xb4>)
    1266:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1268:	231f      	movs	r3, #31
    126a:	4018      	ands	r0, r3
    126c:	3b1e      	subs	r3, #30
    126e:	4083      	lsls	r3, r0
    1270:	4a0b      	ldr	r2, [pc, #44]	; (12a0 <configure_usart+0xb8>)
    1272:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1274:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1276:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1278:	2b00      	cmp	r3, #0
    127a:	d1fc      	bne.n	1276 <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    127c:	6823      	ldr	r3, [r4, #0]
    127e:	2202      	movs	r2, #2
    1280:	4313      	orrs	r3, r2
    1282:	6023      	str	r3, [r4, #0]
		EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {
		}
	}
	#endif
	usart_enable(&usart_instance);
}
    1284:	b011      	add	sp, #68	; 0x44
    1286:	bd30      	pop	{r4, r5, pc}
    1288:	00160002 	.word	0x00160002
    128c:	00170002 	.word	0x00170002
    1290:	20000080 	.word	0x20000080
    1294:	00000691 	.word	0x00000691
    1298:	42001400 	.word	0x42001400
    129c:	00000601 	.word	0x00000601
    12a0:	e000e100 	.word	0xe000e100

000012a4 <LCD_Fast_Fill>:
	LCD_Fast_Fill(fore_Color_High, fore_Color_Low, (((x2-x1)+1)*((y2-y1)+1)));
	REG_PORT_OUTSET1 = LCD_CS;
}

void LCD_Fast_Fill(int ch, int cl, uint16_t pix)
{
    12a4:	b530      	push	{r4, r5, lr}
	int blocks;

	REG_PORT_OUTCLR1 = 0x0000ffff;
    12a6:	4c20      	ldr	r4, [pc, #128]	; (1328 <LCD_Fast_Fill+0x84>)
    12a8:	4b20      	ldr	r3, [pc, #128]	; (132c <LCD_Fast_Fill+0x88>)
    12aa:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTSET1 = (ch << 8) | cl;
    12ac:	0200      	lsls	r0, r0, #8
    12ae:	4301      	orrs	r1, r0
    12b0:	4b1f      	ldr	r3, [pc, #124]	; (1330 <LCD_Fast_Fill+0x8c>)
    12b2:	6019      	str	r1, [r3, #0]

	blocks = pix/16;
    12b4:	0915      	lsrs	r5, r2, #4
	for (int i=0; i<blocks; i++)
    12b6:	2d00      	cmp	r5, #0
    12b8:	dd27      	ble.n	130a <LCD_Fast_Fill+0x66>
    12ba:	2400      	movs	r4, #0
	{
		REG_PORT_OUTCLR1 = LCD_WR;
    12bc:	481b      	ldr	r0, [pc, #108]	; (132c <LCD_Fast_Fill+0x88>)
    12be:	2380      	movs	r3, #128	; 0x80
    12c0:	029b      	lsls	r3, r3, #10
		REG_PORT_OUTSET1 = LCD_WR;
    12c2:	491b      	ldr	r1, [pc, #108]	; (1330 <LCD_Fast_Fill+0x8c>)
		REG_PORT_OUTCLR1 = LCD_WR;
    12c4:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12c6:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12c8:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12ca:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12cc:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12ce:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12d0:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12d2:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12d4:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12d6:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12d8:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12da:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12dc:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12de:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12e0:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12e2:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12e4:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12e6:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12e8:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12ea:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12ec:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12ee:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12f0:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12f2:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12f4:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12f6:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12f8:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12fa:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    12fc:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    12fe:	600b      	str	r3, [r1, #0]
		
		REG_PORT_OUTCLR1 = LCD_WR;
    1300:	6003      	str	r3, [r0, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    1302:	600b      	str	r3, [r1, #0]
	for (int i=0; i<blocks; i++)
    1304:	3401      	adds	r4, #1
    1306:	42a5      	cmp	r5, r4
    1308:	dcdc      	bgt.n	12c4 <LCD_Fast_Fill+0x20>
	}
	
	if ((pix % 16) != 0)
    130a:	230f      	movs	r3, #15
    130c:	401a      	ands	r2, r3
    130e:	d00a      	beq.n	1326 <LCD_Fast_Fill+0x82>
		for (int i=0; i<(pix % 16)+1; i++)
    1310:	3201      	adds	r2, #1
    1312:	2300      	movs	r3, #0
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    1314:	4c05      	ldr	r4, [pc, #20]	; (132c <LCD_Fast_Fill+0x88>)
    1316:	2180      	movs	r1, #128	; 0x80
    1318:	0289      	lsls	r1, r1, #10
			REG_PORT_OUTSET1 = LCD_WR;
    131a:	4805      	ldr	r0, [pc, #20]	; (1330 <LCD_Fast_Fill+0x8c>)
			REG_PORT_OUTCLR1 = LCD_WR;
    131c:	6021      	str	r1, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    131e:	6001      	str	r1, [r0, #0]
		for (int i=0; i<(pix % 16)+1; i++)
    1320:	3301      	adds	r3, #1
    1322:	4293      	cmp	r3, r2
    1324:	dbfa      	blt.n	131c <LCD_Fast_Fill+0x78>
		}
}
    1326:	bd30      	pop	{r4, r5, pc}
    1328:	0000ffff 	.word	0x0000ffff
    132c:	41004494 	.word	0x41004494
    1330:	41004498 	.word	0x41004498

00001334 <LCD_Write_Bus>:
	LCD_Write_COM16(0x2c,0x00);
}


void LCD_Write_Bus(char VH, char VL)
{
    1334:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = 0x0000ffff;
    1336:	4c06      	ldr	r4, [pc, #24]	; (1350 <LCD_Write_Bus+0x1c>)
    1338:	4b06      	ldr	r3, [pc, #24]	; (1354 <LCD_Write_Bus+0x20>)
    133a:	6023      	str	r3, [r4, #0]
	REG_PORT_OUTSET1 = (VH << 8) | VL;
    133c:	0200      	lsls	r0, r0, #8
    133e:	4301      	orrs	r1, r0
    1340:	4b05      	ldr	r3, [pc, #20]	; (1358 <LCD_Write_Bus+0x24>)
    1342:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    1344:	2280      	movs	r2, #128	; 0x80
    1346:	0292      	lsls	r2, r2, #10
    1348:	6022      	str	r2, [r4, #0]
	REG_PORT_OUTSET1 = LCD_WR;
    134a:	601a      	str	r2, [r3, #0]
}
    134c:	bd10      	pop	{r4, pc}
    134e:	46c0      	nop			; (mov r8, r8)
    1350:	41004494 	.word	0x41004494
    1354:	0000ffff 	.word	0x0000ffff
    1358:	41004498 	.word	0x41004498

0000135c <LCD_Write_COM16>:

void LCD_Write_COM16(char VH, char VL)
{
    135c:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_DC;
    135e:	2280      	movs	r2, #128	; 0x80
    1360:	0412      	lsls	r2, r2, #16
    1362:	4b02      	ldr	r3, [pc, #8]	; (136c <LCD_Write_COM16+0x10>)
    1364:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    1366:	4b02      	ldr	r3, [pc, #8]	; (1370 <LCD_Write_COM16+0x14>)
    1368:	4798      	blx	r3
}
    136a:	bd10      	pop	{r4, pc}
    136c:	41004494 	.word	0x41004494
    1370:	00001335 	.word	0x00001335

00001374 <LCD_Write_DATA8>:
	REG_PORT_OUTSET1 = LCD_DC;
	LCD_Write_Bus(VH,VL);
}

void LCD_Write_DATA8(char VL)
{
    1374:	b510      	push	{r4, lr}
    1376:	0001      	movs	r1, r0
	REG_PORT_OUTSET1 = LCD_DC;
    1378:	2280      	movs	r2, #128	; 0x80
    137a:	0412      	lsls	r2, r2, #16
    137c:	4b02      	ldr	r3, [pc, #8]	; (1388 <LCD_Write_DATA8+0x14>)
    137e:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(0x00, VL);
    1380:	2000      	movs	r0, #0
    1382:	4b02      	ldr	r3, [pc, #8]	; (138c <LCD_Write_DATA8+0x18>)
    1384:	4798      	blx	r3
}
    1386:	bd10      	pop	{r4, pc}
    1388:	41004498 	.word	0x41004498
    138c:	00001335 	.word	0x00001335

00001390 <setXY>:
{
    1390:	b5f0      	push	{r4, r5, r6, r7, lr}
    1392:	b083      	sub	sp, #12
    1394:	0006      	movs	r6, r0
    1396:	9200      	str	r2, [sp, #0]
	y1=display_Y_size-y1;
    1398:	4a1c      	ldr	r2, [pc, #112]	; (140c <setXY+0x7c>)
    139a:	8815      	ldrh	r5, [r2, #0]
    139c:	1a69      	subs	r1, r5, r1
    139e:	b28f      	uxth	r7, r1
	y2=display_Y_size-y2;
    13a0:	1aed      	subs	r5, r5, r3
    13a2:	b2ad      	uxth	r5, r5
	LCD_Write_COM16(0x2a,0x00);
    13a4:	2100      	movs	r1, #0
    13a6:	202a      	movs	r0, #42	; 0x2a
    13a8:	4c19      	ldr	r4, [pc, #100]	; (1410 <setXY+0x80>)
    13aa:	47a0      	blx	r4
	LCD_Write_DATA8(x1>>8);
    13ac:	9601      	str	r6, [sp, #4]
    13ae:	0a30      	lsrs	r0, r6, #8
    13b0:	4e18      	ldr	r6, [pc, #96]	; (1414 <setXY+0x84>)
    13b2:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x01);
    13b4:	2101      	movs	r1, #1
    13b6:	202a      	movs	r0, #42	; 0x2a
    13b8:	47a0      	blx	r4
	LCD_Write_DATA8(x1);
    13ba:	466b      	mov	r3, sp
    13bc:	7918      	ldrb	r0, [r3, #4]
    13be:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x02);
    13c0:	2102      	movs	r1, #2
    13c2:	202a      	movs	r0, #42	; 0x2a
    13c4:	47a0      	blx	r4
	LCD_Write_DATA8(x2>>8);
    13c6:	9b00      	ldr	r3, [sp, #0]
    13c8:	0a18      	lsrs	r0, r3, #8
    13ca:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x03);
    13cc:	2103      	movs	r1, #3
    13ce:	202a      	movs	r0, #42	; 0x2a
    13d0:	47a0      	blx	r4
	LCD_Write_DATA8(x2);
    13d2:	466b      	mov	r3, sp
    13d4:	7818      	ldrb	r0, [r3, #0]
    13d6:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x00);
    13d8:	2100      	movs	r1, #0
    13da:	202b      	movs	r0, #43	; 0x2b
    13dc:	47a0      	blx	r4
	LCD_Write_DATA8(y1>>8);
    13de:	0a38      	lsrs	r0, r7, #8
    13e0:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x01);
    13e2:	2101      	movs	r1, #1
    13e4:	202b      	movs	r0, #43	; 0x2b
    13e6:	47a0      	blx	r4
	LCD_Write_DATA8(y1);
    13e8:	b2f8      	uxtb	r0, r7
    13ea:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x02);
    13ec:	2102      	movs	r1, #2
    13ee:	202b      	movs	r0, #43	; 0x2b
    13f0:	47a0      	blx	r4
	LCD_Write_DATA8(y2>>8);
    13f2:	0a28      	lsrs	r0, r5, #8
    13f4:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x03);
    13f6:	2103      	movs	r1, #3
    13f8:	202b      	movs	r0, #43	; 0x2b
    13fa:	47a0      	blx	r4
	LCD_Write_DATA8(y2);
    13fc:	b2e8      	uxtb	r0, r5
    13fe:	47b0      	blx	r6
	LCD_Write_COM16(0x2c,0x00);
    1400:	2100      	movs	r1, #0
    1402:	202c      	movs	r0, #44	; 0x2c
    1404:	47a0      	blx	r4
}
    1406:	b003      	add	sp, #12
    1408:	bdf0      	pop	{r4, r5, r6, r7, pc}
    140a:	46c0      	nop			; (mov r8, r8)
    140c:	2000000c 	.word	0x2000000c
    1410:	0000135d 	.word	0x0000135d
    1414:	00001375 	.word	0x00001375

00001418 <fillRect>:
{
    1418:	b5f0      	push	{r4, r5, r6, r7, lr}
    141a:	b083      	sub	sp, #12
    141c:	0007      	movs	r7, r0
    141e:	001d      	movs	r5, r3
	REG_PORT_OUTCLR1 = LCD_CS;
    1420:	2680      	movs	r6, #128	; 0x80
    1422:	03f6      	lsls	r6, r6, #15
    1424:	4b10      	ldr	r3, [pc, #64]	; (1468 <fillRect+0x50>)
    1426:	601e      	str	r6, [r3, #0]
	setXY(x1, y1, x2, y2);
    1428:	b2ab      	uxth	r3, r5
    142a:	9201      	str	r2, [sp, #4]
    142c:	466a      	mov	r2, sp
    142e:	8892      	ldrh	r2, [r2, #4]
    1430:	9100      	str	r1, [sp, #0]
    1432:	4669      	mov	r1, sp
    1434:	8809      	ldrh	r1, [r1, #0]
    1436:	b280      	uxth	r0, r0
    1438:	4c0c      	ldr	r4, [pc, #48]	; (146c <fillRect+0x54>)
    143a:	47a0      	blx	r4
	REG_PORT_OUTSET1 = LCD_DC;
    143c:	4c0c      	ldr	r4, [pc, #48]	; (1470 <fillRect+0x58>)
    143e:	2380      	movs	r3, #128	; 0x80
    1440:	041b      	lsls	r3, r3, #16
    1442:	6023      	str	r3, [r4, #0]
	LCD_Fast_Fill(fore_Color_High, fore_Color_Low, (((x2-x1)+1)*((y2-y1)+1)));
    1444:	9b01      	ldr	r3, [sp, #4]
    1446:	1bda      	subs	r2, r3, r7
    1448:	3201      	adds	r2, #1
    144a:	9b00      	ldr	r3, [sp, #0]
    144c:	1aed      	subs	r5, r5, r3
    144e:	3501      	adds	r5, #1
    1450:	436a      	muls	r2, r5
    1452:	b292      	uxth	r2, r2
    1454:	4b07      	ldr	r3, [pc, #28]	; (1474 <fillRect+0x5c>)
    1456:	7819      	ldrb	r1, [r3, #0]
    1458:	4b07      	ldr	r3, [pc, #28]	; (1478 <fillRect+0x60>)
    145a:	7818      	ldrb	r0, [r3, #0]
    145c:	4b07      	ldr	r3, [pc, #28]	; (147c <fillRect+0x64>)
    145e:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    1460:	6026      	str	r6, [r4, #0]
}
    1462:	b003      	add	sp, #12
    1464:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1466:	46c0      	nop			; (mov r8, r8)
    1468:	41004494 	.word	0x41004494
    146c:	00001391 	.word	0x00001391
    1470:	41004498 	.word	0x41004498
    1474:	200000b6 	.word	0x200000b6
    1478:	200000b5 	.word	0x200000b5
    147c:	000012a5 	.word	0x000012a5

00001480 <clrXY>:
{
    1480:	b510      	push	{r4, lr}
	setXY(0,0,display_Y_size,display_X_size);
    1482:	4b04      	ldr	r3, [pc, #16]	; (1494 <clrXY+0x14>)
    1484:	881b      	ldrh	r3, [r3, #0]
    1486:	4a04      	ldr	r2, [pc, #16]	; (1498 <clrXY+0x18>)
    1488:	8812      	ldrh	r2, [r2, #0]
    148a:	2100      	movs	r1, #0
    148c:	2000      	movs	r0, #0
    148e:	4c03      	ldr	r4, [pc, #12]	; (149c <clrXY+0x1c>)
    1490:	47a0      	blx	r4
}
    1492:	bd10      	pop	{r4, pc}
    1494:	2000000a 	.word	0x2000000a
    1498:	2000000c 	.word	0x2000000c
    149c:	00001391 	.word	0x00001391

000014a0 <clrScr>:
{
    14a0:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_CS;
    14a2:	2280      	movs	r2, #128	; 0x80
    14a4:	03d2      	lsls	r2, r2, #15
    14a6:	4b02      	ldr	r3, [pc, #8]	; (14b0 <clrScr+0x10>)
    14a8:	601a      	str	r2, [r3, #0]
	clrXY();
    14aa:	4b02      	ldr	r3, [pc, #8]	; (14b4 <clrScr+0x14>)
    14ac:	4798      	blx	r3
}
    14ae:	bd10      	pop	{r4, pc}
    14b0:	41004494 	.word	0x41004494
    14b4:	00001481 	.word	0x00001481

000014b8 <InitLCD>:

void InitLCD(void)
{
    14b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			(120+100+15+15+5). This does not include writing all black
			to the display.
	6) pull Chip Select high.
	*/
	
	REG_PORT_DIRSET1 = 0x00010000;
    14ba:	2380      	movs	r3, #128	; 0x80
    14bc:	025b      	lsls	r3, r3, #9
    14be:	4afe      	ldr	r2, [pc, #1016]	; (18b8 <InitLCD+0x400>)
    14c0:	6013      	str	r3, [r2, #0]
	REG_PORT_OUTSET1 = PORT_PB16;
    14c2:	4cfe      	ldr	r4, [pc, #1016]	; (18bc <InitLCD+0x404>)
    14c4:	6023      	str	r3, [r4, #0]
	
	REG_PORT_OUTSET1 = LCD_Reset;
    14c6:	2580      	movs	r5, #128	; 0x80
    14c8:	05ed      	lsls	r5, r5, #23
    14ca:	6025      	str	r5, [r4, #0]
	delay_ms(5);
    14cc:	2005      	movs	r0, #5
    14ce:	4ffc      	ldr	r7, [pc, #1008]	; (18c0 <InitLCD+0x408>)
    14d0:	47b8      	blx	r7
	REG_PORT_OUTCLR1 = LCD_Reset;
    14d2:	4efc      	ldr	r6, [pc, #1008]	; (18c4 <InitLCD+0x40c>)
    14d4:	6035      	str	r5, [r6, #0]
	delay_ms(15);
    14d6:	200f      	movs	r0, #15
    14d8:	47b8      	blx	r7
	REG_PORT_OUTSET1 = LCD_Reset;
    14da:	6025      	str	r5, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_CS;		
    14dc:	2380      	movs	r3, #128	; 0x80
    14de:	03db      	lsls	r3, r3, #15
    14e0:	6033      	str	r3, [r6, #0]
	
	//LCD CS pin can be permanently grounded per data sheet version 0.00 page 85
	//However, we're going to do whatever I stole from the Chinese in this 
	//instance because this is a fucking load of bullshit
									
	LCD_Write_COM16(0xF0,0x00);	LCD_Write_DATA8(0x55);
    14e2:	2100      	movs	r1, #0
    14e4:	20f0      	movs	r0, #240	; 0xf0
    14e6:	4cf8      	ldr	r4, [pc, #992]	; (18c8 <InitLCD+0x410>)
    14e8:	47a0      	blx	r4
    14ea:	2055      	movs	r0, #85	; 0x55
    14ec:	4df7      	ldr	r5, [pc, #988]	; (18cc <InitLCD+0x414>)
    14ee:	47a8      	blx	r5
	LCD_Write_COM16(0xF0,0x01);	LCD_Write_DATA8(0xAA);
    14f0:	2101      	movs	r1, #1
    14f2:	20f0      	movs	r0, #240	; 0xf0
    14f4:	47a0      	blx	r4
    14f6:	20aa      	movs	r0, #170	; 0xaa
    14f8:	47a8      	blx	r5
	LCD_Write_COM16(0xF0,0x02);	LCD_Write_DATA8(0x52);
    14fa:	2102      	movs	r1, #2
    14fc:	20f0      	movs	r0, #240	; 0xf0
    14fe:	47a0      	blx	r4
    1500:	2052      	movs	r0, #82	; 0x52
    1502:	47a8      	blx	r5
	LCD_Write_COM16(0xF0,0x03);	LCD_Write_DATA8(0x08);
    1504:	2103      	movs	r1, #3
    1506:	20f0      	movs	r0, #240	; 0xf0
    1508:	47a0      	blx	r4
    150a:	2008      	movs	r0, #8
    150c:	47a8      	blx	r5
	LCD_Write_COM16(0xF0,0x04);	LCD_Write_DATA8(0x01);
    150e:	2104      	movs	r1, #4
    1510:	20f0      	movs	r0, #240	; 0xf0
    1512:	47a0      	blx	r4
    1514:	2001      	movs	r0, #1
    1516:	47a8      	blx	r5
	
	//#AVDD Set AVDD 5.2V
	LCD_Write_COM16(0xB0,0x00);	LCD_Write_DATA8(0x0D);
    1518:	2100      	movs	r1, #0
    151a:	20b0      	movs	r0, #176	; 0xb0
    151c:	47a0      	blx	r4
    151e:	200d      	movs	r0, #13
    1520:	47a8      	blx	r5
	LCD_Write_COM16(0xB0,0x01);	LCD_Write_DATA8(0x0D);
    1522:	2101      	movs	r1, #1
    1524:	20b0      	movs	r0, #176	; 0xb0
    1526:	47a0      	blx	r4
    1528:	200d      	movs	r0, #13
    152a:	47a8      	blx	r5
	LCD_Write_COM16(0xB0,0x02);	LCD_Write_DATA8(0x0D);
    152c:	2102      	movs	r1, #2
    152e:	20b0      	movs	r0, #176	; 0xb0
    1530:	47a0      	blx	r4
    1532:	200d      	movs	r0, #13
    1534:	47a8      	blx	r5
	
	//#AVDD ratio
	LCD_Write_COM16(0xB6,0x00);	LCD_Write_DATA8(0x34);
    1536:	2100      	movs	r1, #0
    1538:	20b6      	movs	r0, #182	; 0xb6
    153a:	47a0      	blx	r4
    153c:	2034      	movs	r0, #52	; 0x34
    153e:	47a8      	blx	r5
	LCD_Write_COM16(0xB6,0x01);	LCD_Write_DATA8(0x34);
    1540:	2101      	movs	r1, #1
    1542:	20b6      	movs	r0, #182	; 0xb6
    1544:	47a0      	blx	r4
    1546:	2034      	movs	r0, #52	; 0x34
    1548:	47a8      	blx	r5
	LCD_Write_COM16(0xB6,0x02);	LCD_Write_DATA8(0x34);
    154a:	2102      	movs	r1, #2
    154c:	20b6      	movs	r0, #182	; 0xb6
    154e:	47a0      	blx	r4
    1550:	2034      	movs	r0, #52	; 0x34
    1552:	47a8      	blx	r5
	 
	//#AVEE  -5.2V
	LCD_Write_COM16(0xB1,0x00);	LCD_Write_DATA8(0x0D);
    1554:	2100      	movs	r1, #0
    1556:	20b1      	movs	r0, #177	; 0xb1
    1558:	47a0      	blx	r4
    155a:	200d      	movs	r0, #13
    155c:	47a8      	blx	r5
	LCD_Write_COM16(0xB1,0x01);	LCD_Write_DATA8(0x0D);
    155e:	2101      	movs	r1, #1
    1560:	20b1      	movs	r0, #177	; 0xb1
    1562:	47a0      	blx	r4
    1564:	200d      	movs	r0, #13
    1566:	47a8      	blx	r5
	LCD_Write_COM16(0xB1,0x02);	LCD_Write_DATA8(0x0D);
    1568:	2102      	movs	r1, #2
    156a:	20b1      	movs	r0, #177	; 0xb1
    156c:	47a0      	blx	r4
    156e:	200d      	movs	r0, #13
    1570:	47a8      	blx	r5
	
	//#AVEE ratio
	LCD_Write_COM16(0xB7,0x00);	LCD_Write_DATA8(0x34);
    1572:	2100      	movs	r1, #0
    1574:	20b7      	movs	r0, #183	; 0xb7
    1576:	47a0      	blx	r4
    1578:	2034      	movs	r0, #52	; 0x34
    157a:	47a8      	blx	r5
	LCD_Write_COM16(0xB7,0x01);	LCD_Write_DATA8(0x34);
    157c:	2101      	movs	r1, #1
    157e:	20b7      	movs	r0, #183	; 0xb7
    1580:	47a0      	blx	r4
    1582:	2034      	movs	r0, #52	; 0x34
    1584:	47a8      	blx	r5
	LCD_Write_COM16(0xB7,0x02);	LCD_Write_DATA8(0x34);
    1586:	2102      	movs	r1, #2
    1588:	20b7      	movs	r0, #183	; 0xb7
    158a:	47a0      	blx	r4
    158c:	2034      	movs	r0, #52	; 0x34
    158e:	47a8      	blx	r5
	
	//#VCL  -2.5V
	LCD_Write_COM16(0xB2,0x00);	LCD_Write_DATA8(0x00);
    1590:	2100      	movs	r1, #0
    1592:	20b2      	movs	r0, #178	; 0xb2
    1594:	47a0      	blx	r4
    1596:	2000      	movs	r0, #0
    1598:	47a8      	blx	r5
	LCD_Write_COM16(0xB2,0x01);	LCD_Write_DATA8(0x00);
    159a:	2101      	movs	r1, #1
    159c:	20b2      	movs	r0, #178	; 0xb2
    159e:	47a0      	blx	r4
    15a0:	2000      	movs	r0, #0
    15a2:	47a8      	blx	r5
	LCD_Write_COM16(0xB2,0x02);	LCD_Write_DATA8(0x00);
    15a4:	2102      	movs	r1, #2
    15a6:	20b2      	movs	r0, #178	; 0xb2
    15a8:	47a0      	blx	r4
    15aa:	2000      	movs	r0, #0
    15ac:	47a8      	blx	r5
	
	//#VCL ratio
	LCD_Write_COM16(0xB8,0x00);	LCD_Write_DATA8(0x24);
    15ae:	2100      	movs	r1, #0
    15b0:	20b8      	movs	r0, #184	; 0xb8
    15b2:	47a0      	blx	r4
    15b4:	2024      	movs	r0, #36	; 0x24
    15b6:	47a8      	blx	r5
	LCD_Write_COM16(0xB8,0x01);	LCD_Write_DATA8(0x24);
    15b8:	2101      	movs	r1, #1
    15ba:	20b8      	movs	r0, #184	; 0xb8
    15bc:	47a0      	blx	r4
    15be:	2024      	movs	r0, #36	; 0x24
    15c0:	47a8      	blx	r5
	LCD_Write_COM16(0xB8,0x02);	LCD_Write_DATA8(0x24); 
    15c2:	2102      	movs	r1, #2
    15c4:	20b8      	movs	r0, #184	; 0xb8
    15c6:	47a0      	blx	r4
    15c8:	2024      	movs	r0, #36	; 0x24
    15ca:	47a8      	blx	r5
	
	//#VGH  15V
	LCD_Write_COM16(0xBF,0x00);	LCD_Write_DATA8(0x01);
    15cc:	2100      	movs	r1, #0
    15ce:	20bf      	movs	r0, #191	; 0xbf
    15d0:	47a0      	blx	r4
    15d2:	2001      	movs	r0, #1
    15d4:	47a8      	blx	r5
	LCD_Write_COM16(0xB3,0x00);	LCD_Write_DATA8(0x0F);
    15d6:	2100      	movs	r1, #0
    15d8:	20b3      	movs	r0, #179	; 0xb3
    15da:	47a0      	blx	r4
    15dc:	200f      	movs	r0, #15
    15de:	47a8      	blx	r5
	LCD_Write_COM16(0xB3,0x01);	LCD_Write_DATA8(0x0F);
    15e0:	2101      	movs	r1, #1
    15e2:	20b3      	movs	r0, #179	; 0xb3
    15e4:	47a0      	blx	r4
    15e6:	200f      	movs	r0, #15
    15e8:	47a8      	blx	r5
	LCD_Write_COM16(0xB3,0x02);	LCD_Write_DATA8(0x0F);
    15ea:	2102      	movs	r1, #2
    15ec:	20b3      	movs	r0, #179	; 0xb3
    15ee:	47a0      	blx	r4
    15f0:	200f      	movs	r0, #15
    15f2:	47a8      	blx	r5
	
	//#VGH  ratio
	LCD_Write_COM16(0xB9,0x00);	LCD_Write_DATA8(0x34);
    15f4:	2100      	movs	r1, #0
    15f6:	20b9      	movs	r0, #185	; 0xb9
    15f8:	47a0      	blx	r4
    15fa:	2034      	movs	r0, #52	; 0x34
    15fc:	47a8      	blx	r5
	LCD_Write_COM16(0xB9,0x01);	LCD_Write_DATA8(0x34);
    15fe:	2101      	movs	r1, #1
    1600:	20b9      	movs	r0, #185	; 0xb9
    1602:	47a0      	blx	r4
    1604:	2034      	movs	r0, #52	; 0x34
    1606:	47a8      	blx	r5
	LCD_Write_COM16(0xB9,0x02);	LCD_Write_DATA8(0x34); 
    1608:	2102      	movs	r1, #2
    160a:	20b9      	movs	r0, #185	; 0xb9
    160c:	47a0      	blx	r4
    160e:	2034      	movs	r0, #52	; 0x34
    1610:	47a8      	blx	r5
	
	//#VGL_REG  -10V
	LCD_Write_COM16(0xB5,0x00);	LCD_Write_DATA8(0x08);
    1612:	2100      	movs	r1, #0
    1614:	20b5      	movs	r0, #181	; 0xb5
    1616:	47a0      	blx	r4
    1618:	2008      	movs	r0, #8
    161a:	47a8      	blx	r5
	LCD_Write_COM16(0xB5,0x00);	LCD_Write_DATA8(0x08);
    161c:	2100      	movs	r1, #0
    161e:	20b5      	movs	r0, #181	; 0xb5
    1620:	47a0      	blx	r4
    1622:	2008      	movs	r0, #8
    1624:	47a8      	blx	r5
	LCD_Write_COM16(0xB5,0x01);	LCD_Write_DATA8(0x08);
    1626:	2101      	movs	r1, #1
    1628:	20b5      	movs	r0, #181	; 0xb5
    162a:	47a0      	blx	r4
    162c:	2008      	movs	r0, #8
    162e:	47a8      	blx	r5
	LCD_Write_COM16(0xC2,0x00);	LCD_Write_DATA8(0x03);
    1630:	2100      	movs	r1, #0
    1632:	20c2      	movs	r0, #194	; 0xc2
    1634:	47a0      	blx	r4
    1636:	2003      	movs	r0, #3
    1638:	47a8      	blx	r5
	
	//#VGLX  ratio
	LCD_Write_COM16(0xBA,0x00);	LCD_Write_DATA8(0x24);
    163a:	2100      	movs	r1, #0
    163c:	20ba      	movs	r0, #186	; 0xba
    163e:	47a0      	blx	r4
    1640:	2024      	movs	r0, #36	; 0x24
    1642:	47a8      	blx	r5
	LCD_Write_COM16(0xBA,0x01);	LCD_Write_DATA8(0x24);
    1644:	2101      	movs	r1, #1
    1646:	20ba      	movs	r0, #186	; 0xba
    1648:	47a0      	blx	r4
    164a:	2024      	movs	r0, #36	; 0x24
    164c:	47a8      	blx	r5
	LCD_Write_COM16(0xBA,0x02);	LCD_Write_DATA8(0x24);
    164e:	2102      	movs	r1, #2
    1650:	20ba      	movs	r0, #186	; 0xba
    1652:	47a0      	blx	r4
    1654:	2024      	movs	r0, #36	; 0x24
    1656:	47a8      	blx	r5
	
	//#VGMP/VGSP 4.5V/0V
	LCD_Write_COM16(0xBC,0x00);	LCD_Write_DATA8(0x00);
    1658:	2100      	movs	r1, #0
    165a:	20bc      	movs	r0, #188	; 0xbc
    165c:	47a0      	blx	r4
    165e:	2000      	movs	r0, #0
    1660:	47a8      	blx	r5
	LCD_Write_COM16(0xBC,0x01);	LCD_Write_DATA8(0x78);
    1662:	2101      	movs	r1, #1
    1664:	20bc      	movs	r0, #188	; 0xbc
    1666:	47a0      	blx	r4
    1668:	2078      	movs	r0, #120	; 0x78
    166a:	47a8      	blx	r5
	LCD_Write_COM16(0xBC,0x02);	LCD_Write_DATA8(0x00);
    166c:	2102      	movs	r1, #2
    166e:	20bc      	movs	r0, #188	; 0xbc
    1670:	47a0      	blx	r4
    1672:	2000      	movs	r0, #0
    1674:	47a8      	blx	r5
	
	//#VGMN/VGSN -4.5V/0V
	LCD_Write_COM16(0xBD,0x00);	LCD_Write_DATA8(0x00);
    1676:	2100      	movs	r1, #0
    1678:	20bd      	movs	r0, #189	; 0xbd
    167a:	47a0      	blx	r4
    167c:	2000      	movs	r0, #0
    167e:	47a8      	blx	r5
	LCD_Write_COM16(0xBD,0x01);	LCD_Write_DATA8(0x78);
    1680:	2101      	movs	r1, #1
    1682:	20bd      	movs	r0, #189	; 0xbd
    1684:	47a0      	blx	r4
    1686:	2078      	movs	r0, #120	; 0x78
    1688:	47a8      	blx	r5
	LCD_Write_COM16(0xBD,0x02);	LCD_Write_DATA8(0x00);
    168a:	2102      	movs	r1, #2
    168c:	20bd      	movs	r0, #189	; 0xbd
    168e:	47a0      	blx	r4
    1690:	2000      	movs	r0, #0
    1692:	47a8      	blx	r5
	
	//#VCOM  -1.325V
	LCD_Write_COM16(0xBE,0x00);	LCD_Write_DATA8(0x00);
    1694:	2100      	movs	r1, #0
    1696:	20be      	movs	r0, #190	; 0xbe
    1698:	47a0      	blx	r4
    169a:	2000      	movs	r0, #0
    169c:	47a8      	blx	r5
	LCD_Write_COM16(0xBE,0x01);	LCD_Write_DATA8(0x89);
    169e:	2101      	movs	r1, #1
    16a0:	20be      	movs	r0, #190	; 0xbe
    16a2:	47a0      	blx	r4
    16a4:	2089      	movs	r0, #137	; 0x89
    16a6:	47a8      	blx	r5
	
	 //Gamma Setting	 
	LCD_Write_COM16(0xD1,0x00);	LCD_Write_DATA8(0x00);
    16a8:	2100      	movs	r1, #0
    16aa:	20d1      	movs	r0, #209	; 0xd1
    16ac:	47a0      	blx	r4
    16ae:	2000      	movs	r0, #0
    16b0:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x01);	LCD_Write_DATA8(0x2D);
    16b2:	2101      	movs	r1, #1
    16b4:	20d1      	movs	r0, #209	; 0xd1
    16b6:	47a0      	blx	r4
    16b8:	202d      	movs	r0, #45	; 0x2d
    16ba:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x02);	LCD_Write_DATA8(0x00);
    16bc:	2102      	movs	r1, #2
    16be:	20d1      	movs	r0, #209	; 0xd1
    16c0:	47a0      	blx	r4
    16c2:	2000      	movs	r0, #0
    16c4:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x03);	LCD_Write_DATA8(0x2E);
    16c6:	2103      	movs	r1, #3
    16c8:	20d1      	movs	r0, #209	; 0xd1
    16ca:	47a0      	blx	r4
    16cc:	202e      	movs	r0, #46	; 0x2e
    16ce:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x04);	LCD_Write_DATA8(0x00); 
    16d0:	2104      	movs	r1, #4
    16d2:	20d1      	movs	r0, #209	; 0xd1
    16d4:	47a0      	blx	r4
    16d6:	2000      	movs	r0, #0
    16d8:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x05);	LCD_Write_DATA8(0x32);
    16da:	2105      	movs	r1, #5
    16dc:	20d1      	movs	r0, #209	; 0xd1
    16de:	47a0      	blx	r4
    16e0:	2032      	movs	r0, #50	; 0x32
    16e2:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x06);	LCD_Write_DATA8(0x00);
    16e4:	2106      	movs	r1, #6
    16e6:	20d1      	movs	r0, #209	; 0xd1
    16e8:	47a0      	blx	r4
    16ea:	2000      	movs	r0, #0
    16ec:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x07);	LCD_Write_DATA8(0x44);
    16ee:	2107      	movs	r1, #7
    16f0:	20d1      	movs	r0, #209	; 0xd1
    16f2:	47a0      	blx	r4
    16f4:	2044      	movs	r0, #68	; 0x44
    16f6:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x08);	LCD_Write_DATA8(0x00);
    16f8:	2108      	movs	r1, #8
    16fa:	20d1      	movs	r0, #209	; 0xd1
    16fc:	47a0      	blx	r4
    16fe:	2000      	movs	r0, #0
    1700:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x09);	LCD_Write_DATA8(0x53);
    1702:	2109      	movs	r1, #9
    1704:	20d1      	movs	r0, #209	; 0xd1
    1706:	47a0      	blx	r4
    1708:	2053      	movs	r0, #83	; 0x53
    170a:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x0A);	LCD_Write_DATA8(0x00);
    170c:	210a      	movs	r1, #10
    170e:	20d1      	movs	r0, #209	; 0xd1
    1710:	47a0      	blx	r4
    1712:	2000      	movs	r0, #0
    1714:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x0B);	LCD_Write_DATA8(0x88);
    1716:	210b      	movs	r1, #11
    1718:	20d1      	movs	r0, #209	; 0xd1
    171a:	47a0      	blx	r4
    171c:	2088      	movs	r0, #136	; 0x88
    171e:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x0C);	LCD_Write_DATA8(0x00);
    1720:	210c      	movs	r1, #12
    1722:	20d1      	movs	r0, #209	; 0xd1
    1724:	47a0      	blx	r4
    1726:	2000      	movs	r0, #0
    1728:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x0D);	LCD_Write_DATA8(0xB6);
    172a:	210d      	movs	r1, #13
    172c:	20d1      	movs	r0, #209	; 0xd1
    172e:	47a0      	blx	r4
    1730:	20b6      	movs	r0, #182	; 0xb6
    1732:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x0E);	LCD_Write_DATA8(0x00);
    1734:	210e      	movs	r1, #14
    1736:	20d1      	movs	r0, #209	; 0xd1
    1738:	47a0      	blx	r4
    173a:	2000      	movs	r0, #0
    173c:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x0F);	LCD_Write_DATA8(0xF3);
    173e:	210f      	movs	r1, #15
    1740:	20d1      	movs	r0, #209	; 0xd1
    1742:	47a0      	blx	r4
    1744:	20f3      	movs	r0, #243	; 0xf3
    1746:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x10);	LCD_Write_DATA8(0x01);
    1748:	2110      	movs	r1, #16
    174a:	20d1      	movs	r0, #209	; 0xd1
    174c:	47a0      	blx	r4
    174e:	2001      	movs	r0, #1
    1750:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x11);	LCD_Write_DATA8(0x22);
    1752:	2111      	movs	r1, #17
    1754:	20d1      	movs	r0, #209	; 0xd1
    1756:	47a0      	blx	r4
    1758:	2022      	movs	r0, #34	; 0x22
    175a:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x12);	LCD_Write_DATA8(0x01);
    175c:	2112      	movs	r1, #18
    175e:	20d1      	movs	r0, #209	; 0xd1
    1760:	47a0      	blx	r4
    1762:	2001      	movs	r0, #1
    1764:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x13);	LCD_Write_DATA8(0x64);
    1766:	2113      	movs	r1, #19
    1768:	20d1      	movs	r0, #209	; 0xd1
    176a:	47a0      	blx	r4
    176c:	2064      	movs	r0, #100	; 0x64
    176e:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x14);	LCD_Write_DATA8(0x01);
    1770:	2114      	movs	r1, #20
    1772:	20d1      	movs	r0, #209	; 0xd1
    1774:	47a0      	blx	r4
    1776:	2001      	movs	r0, #1
    1778:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x15);	LCD_Write_DATA8(0x92);
    177a:	2115      	movs	r1, #21
    177c:	20d1      	movs	r0, #209	; 0xd1
    177e:	47a0      	blx	r4
    1780:	2092      	movs	r0, #146	; 0x92
    1782:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x16);	LCD_Write_DATA8(0x01);
    1784:	2116      	movs	r1, #22
    1786:	20d1      	movs	r0, #209	; 0xd1
    1788:	47a0      	blx	r4
    178a:	2001      	movs	r0, #1
    178c:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x17);	LCD_Write_DATA8(0xD4);
    178e:	2117      	movs	r1, #23
    1790:	20d1      	movs	r0, #209	; 0xd1
    1792:	47a0      	blx	r4
    1794:	20d4      	movs	r0, #212	; 0xd4
    1796:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x18);	LCD_Write_DATA8(0x02);	
    1798:	2118      	movs	r1, #24
    179a:	20d1      	movs	r0, #209	; 0xd1
    179c:	47a0      	blx	r4
    179e:	2002      	movs	r0, #2
    17a0:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x19);	LCD_Write_DATA8(0x07);
    17a2:	2119      	movs	r1, #25
    17a4:	20d1      	movs	r0, #209	; 0xd1
    17a6:	47a0      	blx	r4
    17a8:	2007      	movs	r0, #7
    17aa:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x1A);	LCD_Write_DATA8(0x02);
    17ac:	211a      	movs	r1, #26
    17ae:	20d1      	movs	r0, #209	; 0xd1
    17b0:	47a0      	blx	r4
    17b2:	2002      	movs	r0, #2
    17b4:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x1B);	LCD_Write_DATA8(0x08);
    17b6:	211b      	movs	r1, #27
    17b8:	20d1      	movs	r0, #209	; 0xd1
    17ba:	47a0      	blx	r4
    17bc:	2008      	movs	r0, #8
    17be:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x1C);	LCD_Write_DATA8(0x02);
    17c0:	211c      	movs	r1, #28
    17c2:	20d1      	movs	r0, #209	; 0xd1
    17c4:	47a0      	blx	r4
    17c6:	2002      	movs	r0, #2
    17c8:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x1D);	LCD_Write_DATA8(0x34);
    17ca:	211d      	movs	r1, #29
    17cc:	20d1      	movs	r0, #209	; 0xd1
    17ce:	47a0      	blx	r4
    17d0:	2034      	movs	r0, #52	; 0x34
    17d2:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x1E);	LCD_Write_DATA8(0x02);
    17d4:	211e      	movs	r1, #30
    17d6:	20d1      	movs	r0, #209	; 0xd1
    17d8:	47a0      	blx	r4
    17da:	2002      	movs	r0, #2
    17dc:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x1F);	LCD_Write_DATA8(0x5F);
    17de:	211f      	movs	r1, #31
    17e0:	20d1      	movs	r0, #209	; 0xd1
    17e2:	47a0      	blx	r4
    17e4:	205f      	movs	r0, #95	; 0x5f
    17e6:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x20);	LCD_Write_DATA8(0x02);
    17e8:	2120      	movs	r1, #32
    17ea:	20d1      	movs	r0, #209	; 0xd1
    17ec:	47a0      	blx	r4
    17ee:	2002      	movs	r0, #2
    17f0:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x21);	LCD_Write_DATA8(0x78);
    17f2:	2121      	movs	r1, #33	; 0x21
    17f4:	20d1      	movs	r0, #209	; 0xd1
    17f6:	47a0      	blx	r4
    17f8:	2078      	movs	r0, #120	; 0x78
    17fa:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x22);	LCD_Write_DATA8(0x02);
    17fc:	2122      	movs	r1, #34	; 0x22
    17fe:	20d1      	movs	r0, #209	; 0xd1
    1800:	47a0      	blx	r4
    1802:	2002      	movs	r0, #2
    1804:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x23);	LCD_Write_DATA8(0x94);
    1806:	2123      	movs	r1, #35	; 0x23
    1808:	20d1      	movs	r0, #209	; 0xd1
    180a:	47a0      	blx	r4
    180c:	2094      	movs	r0, #148	; 0x94
    180e:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x24);	LCD_Write_DATA8(0x02);
    1810:	2124      	movs	r1, #36	; 0x24
    1812:	20d1      	movs	r0, #209	; 0xd1
    1814:	47a0      	blx	r4
    1816:	2002      	movs	r0, #2
    1818:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x25);	LCD_Write_DATA8(0xA6);
    181a:	2125      	movs	r1, #37	; 0x25
    181c:	20d1      	movs	r0, #209	; 0xd1
    181e:	47a0      	blx	r4
    1820:	20a6      	movs	r0, #166	; 0xa6
    1822:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x26);	LCD_Write_DATA8(0x02);
    1824:	2126      	movs	r1, #38	; 0x26
    1826:	20d1      	movs	r0, #209	; 0xd1
    1828:	47a0      	blx	r4
    182a:	2002      	movs	r0, #2
    182c:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x27);	LCD_Write_DATA8(0xBB);
    182e:	2127      	movs	r1, #39	; 0x27
    1830:	20d1      	movs	r0, #209	; 0xd1
    1832:	47a0      	blx	r4
    1834:	20bb      	movs	r0, #187	; 0xbb
    1836:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x28);	LCD_Write_DATA8(0x02); 
    1838:	2128      	movs	r1, #40	; 0x28
    183a:	20d1      	movs	r0, #209	; 0xd1
    183c:	47a0      	blx	r4
    183e:	2002      	movs	r0, #2
    1840:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x29);	LCD_Write_DATA8(0xCA);
    1842:	2129      	movs	r1, #41	; 0x29
    1844:	20d1      	movs	r0, #209	; 0xd1
    1846:	47a0      	blx	r4
    1848:	20ca      	movs	r0, #202	; 0xca
    184a:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x2A);	LCD_Write_DATA8(0x02);
    184c:	212a      	movs	r1, #42	; 0x2a
    184e:	20d1      	movs	r0, #209	; 0xd1
    1850:	47a0      	blx	r4
    1852:	2002      	movs	r0, #2
    1854:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x2B);	LCD_Write_DATA8(0xDB);
    1856:	212b      	movs	r1, #43	; 0x2b
    1858:	20d1      	movs	r0, #209	; 0xd1
    185a:	47a0      	blx	r4
    185c:	20db      	movs	r0, #219	; 0xdb
    185e:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x2C);	LCD_Write_DATA8(0x02);
    1860:	212c      	movs	r1, #44	; 0x2c
    1862:	20d1      	movs	r0, #209	; 0xd1
    1864:	47a0      	blx	r4
    1866:	2002      	movs	r0, #2
    1868:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x2D);	LCD_Write_DATA8(0xE8);
    186a:	212d      	movs	r1, #45	; 0x2d
    186c:	20d1      	movs	r0, #209	; 0xd1
    186e:	47a0      	blx	r4
    1870:	20e8      	movs	r0, #232	; 0xe8
    1872:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x2E);	LCD_Write_DATA8(0x02);
    1874:	212e      	movs	r1, #46	; 0x2e
    1876:	20d1      	movs	r0, #209	; 0xd1
    1878:	47a0      	blx	r4
    187a:	2002      	movs	r0, #2
    187c:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x2F);	LCD_Write_DATA8(0xF9);
    187e:	212f      	movs	r1, #47	; 0x2f
    1880:	20d1      	movs	r0, #209	; 0xd1
    1882:	47a0      	blx	r4
    1884:	20f9      	movs	r0, #249	; 0xf9
    1886:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x30);	LCD_Write_DATA8(0x03); 
    1888:	2130      	movs	r1, #48	; 0x30
    188a:	20d1      	movs	r0, #209	; 0xd1
    188c:	47a0      	blx	r4
    188e:	2003      	movs	r0, #3
    1890:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x31);	LCD_Write_DATA8(0x1F);
    1892:	2131      	movs	r1, #49	; 0x31
    1894:	20d1      	movs	r0, #209	; 0xd1
    1896:	47a0      	blx	r4
    1898:	201f      	movs	r0, #31
    189a:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x32);	LCD_Write_DATA8(0x03);
    189c:	2132      	movs	r1, #50	; 0x32
    189e:	20d1      	movs	r0, #209	; 0xd1
    18a0:	47a0      	blx	r4
    18a2:	2003      	movs	r0, #3
    18a4:	47a8      	blx	r5
	LCD_Write_COM16(0xD1,0x33);	LCD_Write_DATA8(0x7F);
    18a6:	2133      	movs	r1, #51	; 0x33
    18a8:	20d1      	movs	r0, #209	; 0xd1
    18aa:	47a0      	blx	r4
    18ac:	207f      	movs	r0, #127	; 0x7f
    18ae:	47a8      	blx	r5
	
	LCD_Write_COM16(0xD2,0x00);	LCD_Write_DATA8(0x00);
    18b0:	2100      	movs	r1, #0
    18b2:	20d2      	movs	r0, #210	; 0xd2
    18b4:	47a0      	blx	r4
    18b6:	e00b      	b.n	18d0 <InitLCD+0x418>
    18b8:	41004488 	.word	0x41004488
    18bc:	41004498 	.word	0x41004498
    18c0:	00000155 	.word	0x00000155
    18c4:	41004494 	.word	0x41004494
    18c8:	0000135d 	.word	0x0000135d
    18cc:	00001375 	.word	0x00001375
    18d0:	2000      	movs	r0, #0
    18d2:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x01);	LCD_Write_DATA8(0x2D);
    18d4:	2101      	movs	r1, #1
    18d6:	20d2      	movs	r0, #210	; 0xd2
    18d8:	47a0      	blx	r4
    18da:	202d      	movs	r0, #45	; 0x2d
    18dc:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x02);	LCD_Write_DATA8(0x00);
    18de:	2102      	movs	r1, #2
    18e0:	20d2      	movs	r0, #210	; 0xd2
    18e2:	47a0      	blx	r4
    18e4:	2000      	movs	r0, #0
    18e6:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x03);	LCD_Write_DATA8(0x2E);
    18e8:	2103      	movs	r1, #3
    18ea:	20d2      	movs	r0, #210	; 0xd2
    18ec:	47a0      	blx	r4
    18ee:	202e      	movs	r0, #46	; 0x2e
    18f0:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x04);	LCD_Write_DATA8(0x00); 
    18f2:	2104      	movs	r1, #4
    18f4:	20d2      	movs	r0, #210	; 0xd2
    18f6:	47a0      	blx	r4
    18f8:	2000      	movs	r0, #0
    18fa:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x05);	LCD_Write_DATA8(0x32);
    18fc:	2105      	movs	r1, #5
    18fe:	20d2      	movs	r0, #210	; 0xd2
    1900:	47a0      	blx	r4
    1902:	2032      	movs	r0, #50	; 0x32
    1904:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x06);	LCD_Write_DATA8(0x00);
    1906:	2106      	movs	r1, #6
    1908:	20d2      	movs	r0, #210	; 0xd2
    190a:	47a0      	blx	r4
    190c:	2000      	movs	r0, #0
    190e:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x07);	LCD_Write_DATA8(0x44);
    1910:	2107      	movs	r1, #7
    1912:	20d2      	movs	r0, #210	; 0xd2
    1914:	47a0      	blx	r4
    1916:	2044      	movs	r0, #68	; 0x44
    1918:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x08);	LCD_Write_DATA8(0x00);
    191a:	2108      	movs	r1, #8
    191c:	20d2      	movs	r0, #210	; 0xd2
    191e:	47a0      	blx	r4
    1920:	2000      	movs	r0, #0
    1922:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x09);	LCD_Write_DATA8(0x53);
    1924:	2109      	movs	r1, #9
    1926:	20d2      	movs	r0, #210	; 0xd2
    1928:	47a0      	blx	r4
    192a:	2053      	movs	r0, #83	; 0x53
    192c:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x0A);	LCD_Write_DATA8(0x00);
    192e:	210a      	movs	r1, #10
    1930:	20d2      	movs	r0, #210	; 0xd2
    1932:	47a0      	blx	r4
    1934:	2000      	movs	r0, #0
    1936:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x0B);	LCD_Write_DATA8(0x88);
    1938:	210b      	movs	r1, #11
    193a:	20d2      	movs	r0, #210	; 0xd2
    193c:	47a0      	blx	r4
    193e:	2088      	movs	r0, #136	; 0x88
    1940:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x0C);	LCD_Write_DATA8(0x00);
    1942:	210c      	movs	r1, #12
    1944:	20d2      	movs	r0, #210	; 0xd2
    1946:	47a0      	blx	r4
    1948:	2000      	movs	r0, #0
    194a:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x0D);	LCD_Write_DATA8(0xB6);
    194c:	210d      	movs	r1, #13
    194e:	20d2      	movs	r0, #210	; 0xd2
    1950:	47a0      	blx	r4
    1952:	20b6      	movs	r0, #182	; 0xb6
    1954:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x0E);	LCD_Write_DATA8(0x00);
    1956:	210e      	movs	r1, #14
    1958:	20d2      	movs	r0, #210	; 0xd2
    195a:	47a0      	blx	r4
    195c:	2000      	movs	r0, #0
    195e:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x0F);	LCD_Write_DATA8(0xF3);
    1960:	210f      	movs	r1, #15
    1962:	20d2      	movs	r0, #210	; 0xd2
    1964:	47a0      	blx	r4
    1966:	20f3      	movs	r0, #243	; 0xf3
    1968:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x10);	LCD_Write_DATA8(0x01);
    196a:	2110      	movs	r1, #16
    196c:	20d2      	movs	r0, #210	; 0xd2
    196e:	47a0      	blx	r4
    1970:	2001      	movs	r0, #1
    1972:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x11);	LCD_Write_DATA8(0x22);
    1974:	2111      	movs	r1, #17
    1976:	20d2      	movs	r0, #210	; 0xd2
    1978:	47a0      	blx	r4
    197a:	2022      	movs	r0, #34	; 0x22
    197c:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x12);	LCD_Write_DATA8(0x01);
    197e:	2112      	movs	r1, #18
    1980:	20d2      	movs	r0, #210	; 0xd2
    1982:	47a0      	blx	r4
    1984:	2001      	movs	r0, #1
    1986:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x13);	LCD_Write_DATA8(0x64);
    1988:	2113      	movs	r1, #19
    198a:	20d2      	movs	r0, #210	; 0xd2
    198c:	47a0      	blx	r4
    198e:	2064      	movs	r0, #100	; 0x64
    1990:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x14);	LCD_Write_DATA8(0x01);
    1992:	2114      	movs	r1, #20
    1994:	20d2      	movs	r0, #210	; 0xd2
    1996:	47a0      	blx	r4
    1998:	2001      	movs	r0, #1
    199a:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x15);	LCD_Write_DATA8(0x92);
    199c:	2115      	movs	r1, #21
    199e:	20d2      	movs	r0, #210	; 0xd2
    19a0:	47a0      	blx	r4
    19a2:	2092      	movs	r0, #146	; 0x92
    19a4:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x16);	LCD_Write_DATA8(0x01);
    19a6:	2116      	movs	r1, #22
    19a8:	20d2      	movs	r0, #210	; 0xd2
    19aa:	47a0      	blx	r4
    19ac:	2001      	movs	r0, #1
    19ae:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x17);	LCD_Write_DATA8(0xD4);
    19b0:	2117      	movs	r1, #23
    19b2:	20d2      	movs	r0, #210	; 0xd2
    19b4:	47a0      	blx	r4
    19b6:	20d4      	movs	r0, #212	; 0xd4
    19b8:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x18);	LCD_Write_DATA8(0x02);	
    19ba:	2118      	movs	r1, #24
    19bc:	20d2      	movs	r0, #210	; 0xd2
    19be:	47a0      	blx	r4
    19c0:	2002      	movs	r0, #2
    19c2:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x19);	LCD_Write_DATA8(0x07);
    19c4:	2119      	movs	r1, #25
    19c6:	20d2      	movs	r0, #210	; 0xd2
    19c8:	47a0      	blx	r4
    19ca:	2007      	movs	r0, #7
    19cc:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x1A);	LCD_Write_DATA8(0x02);
    19ce:	211a      	movs	r1, #26
    19d0:	20d2      	movs	r0, #210	; 0xd2
    19d2:	47a0      	blx	r4
    19d4:	2002      	movs	r0, #2
    19d6:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x1B);	LCD_Write_DATA8(0x08);
    19d8:	211b      	movs	r1, #27
    19da:	20d2      	movs	r0, #210	; 0xd2
    19dc:	47a0      	blx	r4
    19de:	2008      	movs	r0, #8
    19e0:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x1C);	LCD_Write_DATA8(0x02);
    19e2:	211c      	movs	r1, #28
    19e4:	20d2      	movs	r0, #210	; 0xd2
    19e6:	47a0      	blx	r4
    19e8:	2002      	movs	r0, #2
    19ea:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x1D);	LCD_Write_DATA8(0x34);
    19ec:	211d      	movs	r1, #29
    19ee:	20d2      	movs	r0, #210	; 0xd2
    19f0:	47a0      	blx	r4
    19f2:	2034      	movs	r0, #52	; 0x34
    19f4:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x1E);	LCD_Write_DATA8(0x02);
    19f6:	211e      	movs	r1, #30
    19f8:	20d2      	movs	r0, #210	; 0xd2
    19fa:	47a0      	blx	r4
    19fc:	2002      	movs	r0, #2
    19fe:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x1F);	LCD_Write_DATA8(0x5F);
    1a00:	211f      	movs	r1, #31
    1a02:	20d2      	movs	r0, #210	; 0xd2
    1a04:	47a0      	blx	r4
    1a06:	205f      	movs	r0, #95	; 0x5f
    1a08:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x20);	LCD_Write_DATA8(0x02);
    1a0a:	2120      	movs	r1, #32
    1a0c:	20d2      	movs	r0, #210	; 0xd2
    1a0e:	47a0      	blx	r4
    1a10:	2002      	movs	r0, #2
    1a12:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x21);	LCD_Write_DATA8(0x78);
    1a14:	2121      	movs	r1, #33	; 0x21
    1a16:	20d2      	movs	r0, #210	; 0xd2
    1a18:	47a0      	blx	r4
    1a1a:	2078      	movs	r0, #120	; 0x78
    1a1c:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x22);	LCD_Write_DATA8(0x02);
    1a1e:	2122      	movs	r1, #34	; 0x22
    1a20:	20d2      	movs	r0, #210	; 0xd2
    1a22:	47a0      	blx	r4
    1a24:	2002      	movs	r0, #2
    1a26:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x23);	LCD_Write_DATA8(0x94);
    1a28:	2123      	movs	r1, #35	; 0x23
    1a2a:	20d2      	movs	r0, #210	; 0xd2
    1a2c:	47a0      	blx	r4
    1a2e:	2094      	movs	r0, #148	; 0x94
    1a30:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x24);	LCD_Write_DATA8(0x02);
    1a32:	2124      	movs	r1, #36	; 0x24
    1a34:	20d2      	movs	r0, #210	; 0xd2
    1a36:	47a0      	blx	r4
    1a38:	2002      	movs	r0, #2
    1a3a:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x25);	LCD_Write_DATA8(0xA6);
    1a3c:	2125      	movs	r1, #37	; 0x25
    1a3e:	20d2      	movs	r0, #210	; 0xd2
    1a40:	47a0      	blx	r4
    1a42:	20a6      	movs	r0, #166	; 0xa6
    1a44:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x26);	LCD_Write_DATA8(0x02);
    1a46:	2126      	movs	r1, #38	; 0x26
    1a48:	20d2      	movs	r0, #210	; 0xd2
    1a4a:	47a0      	blx	r4
    1a4c:	2002      	movs	r0, #2
    1a4e:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x27);	LCD_Write_DATA8(0xBB);
    1a50:	2127      	movs	r1, #39	; 0x27
    1a52:	20d2      	movs	r0, #210	; 0xd2
    1a54:	47a0      	blx	r4
    1a56:	20bb      	movs	r0, #187	; 0xbb
    1a58:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x28);	LCD_Write_DATA8(0x02); 
    1a5a:	2128      	movs	r1, #40	; 0x28
    1a5c:	20d2      	movs	r0, #210	; 0xd2
    1a5e:	47a0      	blx	r4
    1a60:	2002      	movs	r0, #2
    1a62:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x29);	LCD_Write_DATA8(0xCA);
    1a64:	2129      	movs	r1, #41	; 0x29
    1a66:	20d2      	movs	r0, #210	; 0xd2
    1a68:	47a0      	blx	r4
    1a6a:	20ca      	movs	r0, #202	; 0xca
    1a6c:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x2A);	LCD_Write_DATA8(0x02);
    1a6e:	212a      	movs	r1, #42	; 0x2a
    1a70:	20d2      	movs	r0, #210	; 0xd2
    1a72:	47a0      	blx	r4
    1a74:	2002      	movs	r0, #2
    1a76:	4dfe      	ldr	r5, [pc, #1016]	; (1e70 <InitLCD+0x9b8>)
    1a78:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x2B);	LCD_Write_DATA8(0xDB);
    1a7a:	212b      	movs	r1, #43	; 0x2b
    1a7c:	20d2      	movs	r0, #210	; 0xd2
    1a7e:	4cfd      	ldr	r4, [pc, #1012]	; (1e74 <InitLCD+0x9bc>)
    1a80:	47a0      	blx	r4
    1a82:	20db      	movs	r0, #219	; 0xdb
    1a84:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x2C);	LCD_Write_DATA8(0x02);
    1a86:	212c      	movs	r1, #44	; 0x2c
    1a88:	20d2      	movs	r0, #210	; 0xd2
    1a8a:	47a0      	blx	r4
    1a8c:	2002      	movs	r0, #2
    1a8e:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x2D);	LCD_Write_DATA8(0xE8);
    1a90:	212d      	movs	r1, #45	; 0x2d
    1a92:	20d2      	movs	r0, #210	; 0xd2
    1a94:	47a0      	blx	r4
    1a96:	20e8      	movs	r0, #232	; 0xe8
    1a98:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x2E);	LCD_Write_DATA8(0x02);
    1a9a:	212e      	movs	r1, #46	; 0x2e
    1a9c:	20d2      	movs	r0, #210	; 0xd2
    1a9e:	47a0      	blx	r4
    1aa0:	2002      	movs	r0, #2
    1aa2:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x2F);	LCD_Write_DATA8(0xF9);
    1aa4:	212f      	movs	r1, #47	; 0x2f
    1aa6:	20d2      	movs	r0, #210	; 0xd2
    1aa8:	47a0      	blx	r4
    1aaa:	20f9      	movs	r0, #249	; 0xf9
    1aac:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x30);	LCD_Write_DATA8(0x03); 
    1aae:	2130      	movs	r1, #48	; 0x30
    1ab0:	20d2      	movs	r0, #210	; 0xd2
    1ab2:	47a0      	blx	r4
    1ab4:	2003      	movs	r0, #3
    1ab6:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x31);	LCD_Write_DATA8(0x1F);
    1ab8:	2131      	movs	r1, #49	; 0x31
    1aba:	20d2      	movs	r0, #210	; 0xd2
    1abc:	47a0      	blx	r4
    1abe:	201f      	movs	r0, #31
    1ac0:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x32);	LCD_Write_DATA8(0x03);
    1ac2:	2132      	movs	r1, #50	; 0x32
    1ac4:	20d2      	movs	r0, #210	; 0xd2
    1ac6:	47a0      	blx	r4
    1ac8:	2003      	movs	r0, #3
    1aca:	47a8      	blx	r5
	LCD_Write_COM16(0xD2,0x33);	LCD_Write_DATA8(0x7F);
    1acc:	2133      	movs	r1, #51	; 0x33
    1ace:	20d2      	movs	r0, #210	; 0xd2
    1ad0:	47a0      	blx	r4
    1ad2:	207f      	movs	r0, #127	; 0x7f
    1ad4:	47a8      	blx	r5
		 
	LCD_Write_COM16(0xD3,0x00);	LCD_Write_DATA8(0x00);
    1ad6:	2100      	movs	r1, #0
    1ad8:	20d3      	movs	r0, #211	; 0xd3
    1ada:	47a0      	blx	r4
    1adc:	2000      	movs	r0, #0
    1ade:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x01);	LCD_Write_DATA8(0x2D);
    1ae0:	2101      	movs	r1, #1
    1ae2:	20d3      	movs	r0, #211	; 0xd3
    1ae4:	47a0      	blx	r4
    1ae6:	202d      	movs	r0, #45	; 0x2d
    1ae8:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x02);	LCD_Write_DATA8(0x00);
    1aea:	2102      	movs	r1, #2
    1aec:	20d3      	movs	r0, #211	; 0xd3
    1aee:	47a0      	blx	r4
    1af0:	2000      	movs	r0, #0
    1af2:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x03);	LCD_Write_DATA8(0x2E);
    1af4:	2103      	movs	r1, #3
    1af6:	20d3      	movs	r0, #211	; 0xd3
    1af8:	47a0      	blx	r4
    1afa:	202e      	movs	r0, #46	; 0x2e
    1afc:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x04);	LCD_Write_DATA8(0x00); 
    1afe:	2104      	movs	r1, #4
    1b00:	20d3      	movs	r0, #211	; 0xd3
    1b02:	47a0      	blx	r4
    1b04:	2000      	movs	r0, #0
    1b06:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x05);	LCD_Write_DATA8(0x32);
    1b08:	2105      	movs	r1, #5
    1b0a:	20d3      	movs	r0, #211	; 0xd3
    1b0c:	47a0      	blx	r4
    1b0e:	2032      	movs	r0, #50	; 0x32
    1b10:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x06);	LCD_Write_DATA8(0x00);
    1b12:	2106      	movs	r1, #6
    1b14:	20d3      	movs	r0, #211	; 0xd3
    1b16:	47a0      	blx	r4
    1b18:	2000      	movs	r0, #0
    1b1a:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x07);	LCD_Write_DATA8(0x44);
    1b1c:	2107      	movs	r1, #7
    1b1e:	20d3      	movs	r0, #211	; 0xd3
    1b20:	47a0      	blx	r4
    1b22:	2044      	movs	r0, #68	; 0x44
    1b24:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x08);	LCD_Write_DATA8(0x00);
    1b26:	2108      	movs	r1, #8
    1b28:	20d3      	movs	r0, #211	; 0xd3
    1b2a:	47a0      	blx	r4
    1b2c:	2000      	movs	r0, #0
    1b2e:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x09);	LCD_Write_DATA8(0x53);
    1b30:	2109      	movs	r1, #9
    1b32:	20d3      	movs	r0, #211	; 0xd3
    1b34:	47a0      	blx	r4
    1b36:	2053      	movs	r0, #83	; 0x53
    1b38:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x0A);	LCD_Write_DATA8(0x00);
    1b3a:	210a      	movs	r1, #10
    1b3c:	20d3      	movs	r0, #211	; 0xd3
    1b3e:	47a0      	blx	r4
    1b40:	2000      	movs	r0, #0
    1b42:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x0B);	LCD_Write_DATA8(0x88);
    1b44:	210b      	movs	r1, #11
    1b46:	20d3      	movs	r0, #211	; 0xd3
    1b48:	47a0      	blx	r4
    1b4a:	2088      	movs	r0, #136	; 0x88
    1b4c:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x0C);	LCD_Write_DATA8(0x00);
    1b4e:	210c      	movs	r1, #12
    1b50:	20d3      	movs	r0, #211	; 0xd3
    1b52:	47a0      	blx	r4
    1b54:	2000      	movs	r0, #0
    1b56:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x0D);	LCD_Write_DATA8(0xB6);
    1b58:	210d      	movs	r1, #13
    1b5a:	20d3      	movs	r0, #211	; 0xd3
    1b5c:	47a0      	blx	r4
    1b5e:	20b6      	movs	r0, #182	; 0xb6
    1b60:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x0E);	LCD_Write_DATA8(0x00);
    1b62:	210e      	movs	r1, #14
    1b64:	20d3      	movs	r0, #211	; 0xd3
    1b66:	47a0      	blx	r4
    1b68:	2000      	movs	r0, #0
    1b6a:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x0F);	LCD_Write_DATA8(0xF3);
    1b6c:	210f      	movs	r1, #15
    1b6e:	20d3      	movs	r0, #211	; 0xd3
    1b70:	47a0      	blx	r4
    1b72:	20f3      	movs	r0, #243	; 0xf3
    1b74:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x10);	LCD_Write_DATA8(0x01);
    1b76:	2110      	movs	r1, #16
    1b78:	20d3      	movs	r0, #211	; 0xd3
    1b7a:	47a0      	blx	r4
    1b7c:	2001      	movs	r0, #1
    1b7e:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x11);	LCD_Write_DATA8(0x22);
    1b80:	2111      	movs	r1, #17
    1b82:	20d3      	movs	r0, #211	; 0xd3
    1b84:	47a0      	blx	r4
    1b86:	2022      	movs	r0, #34	; 0x22
    1b88:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x12);	LCD_Write_DATA8(0x01);
    1b8a:	2112      	movs	r1, #18
    1b8c:	20d3      	movs	r0, #211	; 0xd3
    1b8e:	47a0      	blx	r4
    1b90:	2001      	movs	r0, #1
    1b92:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x13);	LCD_Write_DATA8(0x64);
    1b94:	2113      	movs	r1, #19
    1b96:	20d3      	movs	r0, #211	; 0xd3
    1b98:	47a0      	blx	r4
    1b9a:	2064      	movs	r0, #100	; 0x64
    1b9c:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x14);	LCD_Write_DATA8(0x01);
    1b9e:	2114      	movs	r1, #20
    1ba0:	20d3      	movs	r0, #211	; 0xd3
    1ba2:	47a0      	blx	r4
    1ba4:	2001      	movs	r0, #1
    1ba6:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x15);	LCD_Write_DATA8(0x92);
    1ba8:	2115      	movs	r1, #21
    1baa:	20d3      	movs	r0, #211	; 0xd3
    1bac:	47a0      	blx	r4
    1bae:	2092      	movs	r0, #146	; 0x92
    1bb0:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x16);	LCD_Write_DATA8(0x01);
    1bb2:	2116      	movs	r1, #22
    1bb4:	20d3      	movs	r0, #211	; 0xd3
    1bb6:	47a0      	blx	r4
    1bb8:	2001      	movs	r0, #1
    1bba:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x17);	LCD_Write_DATA8(0xD4);
    1bbc:	2117      	movs	r1, #23
    1bbe:	20d3      	movs	r0, #211	; 0xd3
    1bc0:	47a0      	blx	r4
    1bc2:	20d4      	movs	r0, #212	; 0xd4
    1bc4:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x18);	LCD_Write_DATA8(0x02);	
    1bc6:	2118      	movs	r1, #24
    1bc8:	20d3      	movs	r0, #211	; 0xd3
    1bca:	47a0      	blx	r4
    1bcc:	2002      	movs	r0, #2
    1bce:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x19);	LCD_Write_DATA8(0x07);
    1bd0:	2119      	movs	r1, #25
    1bd2:	20d3      	movs	r0, #211	; 0xd3
    1bd4:	47a0      	blx	r4
    1bd6:	2007      	movs	r0, #7
    1bd8:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x1A);	LCD_Write_DATA8(0x02);
    1bda:	211a      	movs	r1, #26
    1bdc:	20d3      	movs	r0, #211	; 0xd3
    1bde:	47a0      	blx	r4
    1be0:	2002      	movs	r0, #2
    1be2:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x1B);	LCD_Write_DATA8(0x08);
    1be4:	211b      	movs	r1, #27
    1be6:	20d3      	movs	r0, #211	; 0xd3
    1be8:	47a0      	blx	r4
    1bea:	2008      	movs	r0, #8
    1bec:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x1C);	LCD_Write_DATA8(0x02);
    1bee:	211c      	movs	r1, #28
    1bf0:	20d3      	movs	r0, #211	; 0xd3
    1bf2:	47a0      	blx	r4
    1bf4:	2002      	movs	r0, #2
    1bf6:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x1D);	LCD_Write_DATA8(0x34);
    1bf8:	211d      	movs	r1, #29
    1bfa:	20d3      	movs	r0, #211	; 0xd3
    1bfc:	47a0      	blx	r4
    1bfe:	2034      	movs	r0, #52	; 0x34
    1c00:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x1E);	LCD_Write_DATA8(0x02);
    1c02:	211e      	movs	r1, #30
    1c04:	20d3      	movs	r0, #211	; 0xd3
    1c06:	47a0      	blx	r4
    1c08:	2002      	movs	r0, #2
    1c0a:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x1F);	LCD_Write_DATA8(0x5F);
    1c0c:	211f      	movs	r1, #31
    1c0e:	20d3      	movs	r0, #211	; 0xd3
    1c10:	47a0      	blx	r4
    1c12:	205f      	movs	r0, #95	; 0x5f
    1c14:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x20);	LCD_Write_DATA8(0x02);
    1c16:	2120      	movs	r1, #32
    1c18:	20d3      	movs	r0, #211	; 0xd3
    1c1a:	47a0      	blx	r4
    1c1c:	2002      	movs	r0, #2
    1c1e:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x21);	LCD_Write_DATA8(0x78);
    1c20:	2121      	movs	r1, #33	; 0x21
    1c22:	20d3      	movs	r0, #211	; 0xd3
    1c24:	47a0      	blx	r4
    1c26:	2078      	movs	r0, #120	; 0x78
    1c28:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x22);	LCD_Write_DATA8(0x02);
    1c2a:	2122      	movs	r1, #34	; 0x22
    1c2c:	20d3      	movs	r0, #211	; 0xd3
    1c2e:	47a0      	blx	r4
    1c30:	2002      	movs	r0, #2
    1c32:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x23);	LCD_Write_DATA8(0x94);
    1c34:	2123      	movs	r1, #35	; 0x23
    1c36:	20d3      	movs	r0, #211	; 0xd3
    1c38:	47a0      	blx	r4
    1c3a:	2094      	movs	r0, #148	; 0x94
    1c3c:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x24);	LCD_Write_DATA8(0x02);
    1c3e:	2124      	movs	r1, #36	; 0x24
    1c40:	20d3      	movs	r0, #211	; 0xd3
    1c42:	47a0      	blx	r4
    1c44:	2002      	movs	r0, #2
    1c46:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x25);	LCD_Write_DATA8(0xA6);
    1c48:	2125      	movs	r1, #37	; 0x25
    1c4a:	20d3      	movs	r0, #211	; 0xd3
    1c4c:	47a0      	blx	r4
    1c4e:	20a6      	movs	r0, #166	; 0xa6
    1c50:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x26);	LCD_Write_DATA8(0x02);
    1c52:	2126      	movs	r1, #38	; 0x26
    1c54:	20d3      	movs	r0, #211	; 0xd3
    1c56:	47a0      	blx	r4
    1c58:	2002      	movs	r0, #2
    1c5a:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x27);	LCD_Write_DATA8(0xBB);
    1c5c:	2127      	movs	r1, #39	; 0x27
    1c5e:	20d3      	movs	r0, #211	; 0xd3
    1c60:	47a0      	blx	r4
    1c62:	20bb      	movs	r0, #187	; 0xbb
    1c64:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x28);	LCD_Write_DATA8(0x02); 
    1c66:	2128      	movs	r1, #40	; 0x28
    1c68:	20d3      	movs	r0, #211	; 0xd3
    1c6a:	47a0      	blx	r4
    1c6c:	2002      	movs	r0, #2
    1c6e:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x29);	LCD_Write_DATA8(0xCA);
    1c70:	2129      	movs	r1, #41	; 0x29
    1c72:	20d3      	movs	r0, #211	; 0xd3
    1c74:	47a0      	blx	r4
    1c76:	20ca      	movs	r0, #202	; 0xca
    1c78:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x2A);	LCD_Write_DATA8(0x02);
    1c7a:	212a      	movs	r1, #42	; 0x2a
    1c7c:	20d3      	movs	r0, #211	; 0xd3
    1c7e:	47a0      	blx	r4
    1c80:	2002      	movs	r0, #2
    1c82:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x2B);	LCD_Write_DATA8(0xDB);
    1c84:	212b      	movs	r1, #43	; 0x2b
    1c86:	20d3      	movs	r0, #211	; 0xd3
    1c88:	47a0      	blx	r4
    1c8a:	20db      	movs	r0, #219	; 0xdb
    1c8c:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x2C);	LCD_Write_DATA8(0x02);
    1c8e:	212c      	movs	r1, #44	; 0x2c
    1c90:	20d3      	movs	r0, #211	; 0xd3
    1c92:	47a0      	blx	r4
    1c94:	2002      	movs	r0, #2
    1c96:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x2D);	LCD_Write_DATA8(0xE8);
    1c98:	212d      	movs	r1, #45	; 0x2d
    1c9a:	20d3      	movs	r0, #211	; 0xd3
    1c9c:	47a0      	blx	r4
    1c9e:	20e8      	movs	r0, #232	; 0xe8
    1ca0:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x2E);	LCD_Write_DATA8(0x02);
    1ca2:	212e      	movs	r1, #46	; 0x2e
    1ca4:	20d3      	movs	r0, #211	; 0xd3
    1ca6:	47a0      	blx	r4
    1ca8:	2002      	movs	r0, #2
    1caa:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x2F);	LCD_Write_DATA8(0xF9);
    1cac:	212f      	movs	r1, #47	; 0x2f
    1cae:	20d3      	movs	r0, #211	; 0xd3
    1cb0:	47a0      	blx	r4
    1cb2:	20f9      	movs	r0, #249	; 0xf9
    1cb4:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x30);	LCD_Write_DATA8(0x03); 
    1cb6:	2130      	movs	r1, #48	; 0x30
    1cb8:	20d3      	movs	r0, #211	; 0xd3
    1cba:	47a0      	blx	r4
    1cbc:	2003      	movs	r0, #3
    1cbe:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x31);	LCD_Write_DATA8(0x1F);
    1cc0:	2131      	movs	r1, #49	; 0x31
    1cc2:	20d3      	movs	r0, #211	; 0xd3
    1cc4:	47a0      	blx	r4
    1cc6:	201f      	movs	r0, #31
    1cc8:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x32);	LCD_Write_DATA8(0x03);
    1cca:	2132      	movs	r1, #50	; 0x32
    1ccc:	20d3      	movs	r0, #211	; 0xd3
    1cce:	47a0      	blx	r4
    1cd0:	2003      	movs	r0, #3
    1cd2:	47a8      	blx	r5
	LCD_Write_COM16(0xD3,0x33);	LCD_Write_DATA8(0x7F);
    1cd4:	2133      	movs	r1, #51	; 0x33
    1cd6:	20d3      	movs	r0, #211	; 0xd3
    1cd8:	47a0      	blx	r4
    1cda:	207f      	movs	r0, #127	; 0x7f
    1cdc:	47a8      	blx	r5
		 
	LCD_Write_COM16(0xD4,0x00);	LCD_Write_DATA8(0x00);
    1cde:	2100      	movs	r1, #0
    1ce0:	20d4      	movs	r0, #212	; 0xd4
    1ce2:	47a0      	blx	r4
    1ce4:	2000      	movs	r0, #0
    1ce6:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x01);	LCD_Write_DATA8(0x2D);
    1ce8:	2101      	movs	r1, #1
    1cea:	20d4      	movs	r0, #212	; 0xd4
    1cec:	47a0      	blx	r4
    1cee:	202d      	movs	r0, #45	; 0x2d
    1cf0:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x02);	LCD_Write_DATA8(0x00);
    1cf2:	2102      	movs	r1, #2
    1cf4:	20d4      	movs	r0, #212	; 0xd4
    1cf6:	47a0      	blx	r4
    1cf8:	2000      	movs	r0, #0
    1cfa:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x03);	LCD_Write_DATA8(0x2E);
    1cfc:	2103      	movs	r1, #3
    1cfe:	20d4      	movs	r0, #212	; 0xd4
    1d00:	47a0      	blx	r4
    1d02:	202e      	movs	r0, #46	; 0x2e
    1d04:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x04);	LCD_Write_DATA8(0x00); 
    1d06:	2104      	movs	r1, #4
    1d08:	20d4      	movs	r0, #212	; 0xd4
    1d0a:	47a0      	blx	r4
    1d0c:	2000      	movs	r0, #0
    1d0e:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x05);	LCD_Write_DATA8(0x32);
    1d10:	2105      	movs	r1, #5
    1d12:	20d4      	movs	r0, #212	; 0xd4
    1d14:	47a0      	blx	r4
    1d16:	2032      	movs	r0, #50	; 0x32
    1d18:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x06);	LCD_Write_DATA8(0x00);
    1d1a:	2106      	movs	r1, #6
    1d1c:	20d4      	movs	r0, #212	; 0xd4
    1d1e:	47a0      	blx	r4
    1d20:	2000      	movs	r0, #0
    1d22:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x07);	LCD_Write_DATA8(0x44);
    1d24:	2107      	movs	r1, #7
    1d26:	20d4      	movs	r0, #212	; 0xd4
    1d28:	47a0      	blx	r4
    1d2a:	2044      	movs	r0, #68	; 0x44
    1d2c:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x08);	LCD_Write_DATA8(0x00);
    1d2e:	2108      	movs	r1, #8
    1d30:	20d4      	movs	r0, #212	; 0xd4
    1d32:	47a0      	blx	r4
    1d34:	2000      	movs	r0, #0
    1d36:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x09);	LCD_Write_DATA8(0x53);
    1d38:	2109      	movs	r1, #9
    1d3a:	20d4      	movs	r0, #212	; 0xd4
    1d3c:	47a0      	blx	r4
    1d3e:	2053      	movs	r0, #83	; 0x53
    1d40:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x0A);	LCD_Write_DATA8(0x00);
    1d42:	210a      	movs	r1, #10
    1d44:	20d4      	movs	r0, #212	; 0xd4
    1d46:	47a0      	blx	r4
    1d48:	2000      	movs	r0, #0
    1d4a:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x0B);	LCD_Write_DATA8(0x88);
    1d4c:	210b      	movs	r1, #11
    1d4e:	20d4      	movs	r0, #212	; 0xd4
    1d50:	47a0      	blx	r4
    1d52:	2088      	movs	r0, #136	; 0x88
    1d54:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x0C);	LCD_Write_DATA8(0x00);
    1d56:	210c      	movs	r1, #12
    1d58:	20d4      	movs	r0, #212	; 0xd4
    1d5a:	47a0      	blx	r4
    1d5c:	2000      	movs	r0, #0
    1d5e:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x0D);	LCD_Write_DATA8(0xB6);
    1d60:	210d      	movs	r1, #13
    1d62:	20d4      	movs	r0, #212	; 0xd4
    1d64:	47a0      	blx	r4
    1d66:	20b6      	movs	r0, #182	; 0xb6
    1d68:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x0E);	LCD_Write_DATA8(0x00);
    1d6a:	210e      	movs	r1, #14
    1d6c:	20d4      	movs	r0, #212	; 0xd4
    1d6e:	47a0      	blx	r4
    1d70:	2000      	movs	r0, #0
    1d72:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x0F);	LCD_Write_DATA8(0xF3);
    1d74:	210f      	movs	r1, #15
    1d76:	20d4      	movs	r0, #212	; 0xd4
    1d78:	47a0      	blx	r4
    1d7a:	20f3      	movs	r0, #243	; 0xf3
    1d7c:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x10);	LCD_Write_DATA8(0x01);
    1d7e:	2110      	movs	r1, #16
    1d80:	20d4      	movs	r0, #212	; 0xd4
    1d82:	47a0      	blx	r4
    1d84:	2001      	movs	r0, #1
    1d86:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x11);	LCD_Write_DATA8(0x22);
    1d88:	2111      	movs	r1, #17
    1d8a:	20d4      	movs	r0, #212	; 0xd4
    1d8c:	47a0      	blx	r4
    1d8e:	2022      	movs	r0, #34	; 0x22
    1d90:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x12);	LCD_Write_DATA8(0x01);
    1d92:	2112      	movs	r1, #18
    1d94:	20d4      	movs	r0, #212	; 0xd4
    1d96:	47a0      	blx	r4
    1d98:	2001      	movs	r0, #1
    1d9a:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x13);	LCD_Write_DATA8(0x64);
    1d9c:	2113      	movs	r1, #19
    1d9e:	20d4      	movs	r0, #212	; 0xd4
    1da0:	47a0      	blx	r4
    1da2:	2064      	movs	r0, #100	; 0x64
    1da4:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x14);	LCD_Write_DATA8(0x01);
    1da6:	2114      	movs	r1, #20
    1da8:	20d4      	movs	r0, #212	; 0xd4
    1daa:	47a0      	blx	r4
    1dac:	2001      	movs	r0, #1
    1dae:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x15);	LCD_Write_DATA8(0x92);
    1db0:	2115      	movs	r1, #21
    1db2:	20d4      	movs	r0, #212	; 0xd4
    1db4:	47a0      	blx	r4
    1db6:	2092      	movs	r0, #146	; 0x92
    1db8:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x16);	LCD_Write_DATA8(0x01);
    1dba:	2116      	movs	r1, #22
    1dbc:	20d4      	movs	r0, #212	; 0xd4
    1dbe:	47a0      	blx	r4
    1dc0:	2001      	movs	r0, #1
    1dc2:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x17);	LCD_Write_DATA8(0xD4);
    1dc4:	2117      	movs	r1, #23
    1dc6:	20d4      	movs	r0, #212	; 0xd4
    1dc8:	47a0      	blx	r4
    1dca:	20d4      	movs	r0, #212	; 0xd4
    1dcc:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x18);	LCD_Write_DATA8(0x02);	
    1dce:	2118      	movs	r1, #24
    1dd0:	20d4      	movs	r0, #212	; 0xd4
    1dd2:	47a0      	blx	r4
    1dd4:	2002      	movs	r0, #2
    1dd6:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x19);	LCD_Write_DATA8(0x07);
    1dd8:	2119      	movs	r1, #25
    1dda:	20d4      	movs	r0, #212	; 0xd4
    1ddc:	47a0      	blx	r4
    1dde:	2007      	movs	r0, #7
    1de0:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x1A);	LCD_Write_DATA8(0x02);
    1de2:	211a      	movs	r1, #26
    1de4:	20d4      	movs	r0, #212	; 0xd4
    1de6:	47a0      	blx	r4
    1de8:	2002      	movs	r0, #2
    1dea:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x1B);	LCD_Write_DATA8(0x08);
    1dec:	211b      	movs	r1, #27
    1dee:	20d4      	movs	r0, #212	; 0xd4
    1df0:	47a0      	blx	r4
    1df2:	2008      	movs	r0, #8
    1df4:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x1C);	LCD_Write_DATA8(0x02);
    1df6:	211c      	movs	r1, #28
    1df8:	20d4      	movs	r0, #212	; 0xd4
    1dfa:	47a0      	blx	r4
    1dfc:	2002      	movs	r0, #2
    1dfe:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x1D);	LCD_Write_DATA8(0x34);
    1e00:	211d      	movs	r1, #29
    1e02:	20d4      	movs	r0, #212	; 0xd4
    1e04:	47a0      	blx	r4
    1e06:	2034      	movs	r0, #52	; 0x34
    1e08:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x1E);	LCD_Write_DATA8(0x02);
    1e0a:	211e      	movs	r1, #30
    1e0c:	20d4      	movs	r0, #212	; 0xd4
    1e0e:	47a0      	blx	r4
    1e10:	2002      	movs	r0, #2
    1e12:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x1F);	LCD_Write_DATA8(0x5F);
    1e14:	211f      	movs	r1, #31
    1e16:	20d4      	movs	r0, #212	; 0xd4
    1e18:	47a0      	blx	r4
    1e1a:	205f      	movs	r0, #95	; 0x5f
    1e1c:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x20);	LCD_Write_DATA8(0x02);
    1e1e:	2120      	movs	r1, #32
    1e20:	20d4      	movs	r0, #212	; 0xd4
    1e22:	47a0      	blx	r4
    1e24:	2002      	movs	r0, #2
    1e26:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x21);	LCD_Write_DATA8(0x78);
    1e28:	2121      	movs	r1, #33	; 0x21
    1e2a:	20d4      	movs	r0, #212	; 0xd4
    1e2c:	47a0      	blx	r4
    1e2e:	2078      	movs	r0, #120	; 0x78
    1e30:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x22);	LCD_Write_DATA8(0x02);
    1e32:	2122      	movs	r1, #34	; 0x22
    1e34:	20d4      	movs	r0, #212	; 0xd4
    1e36:	47a0      	blx	r4
    1e38:	2002      	movs	r0, #2
    1e3a:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x23);	LCD_Write_DATA8(0x94);
    1e3c:	2123      	movs	r1, #35	; 0x23
    1e3e:	20d4      	movs	r0, #212	; 0xd4
    1e40:	47a0      	blx	r4
    1e42:	2094      	movs	r0, #148	; 0x94
    1e44:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x24);	LCD_Write_DATA8(0x02);
    1e46:	2124      	movs	r1, #36	; 0x24
    1e48:	20d4      	movs	r0, #212	; 0xd4
    1e4a:	47a0      	blx	r4
    1e4c:	2002      	movs	r0, #2
    1e4e:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x25);	LCD_Write_DATA8(0xA6);
    1e50:	2125      	movs	r1, #37	; 0x25
    1e52:	20d4      	movs	r0, #212	; 0xd4
    1e54:	47a0      	blx	r4
    1e56:	20a6      	movs	r0, #166	; 0xa6
    1e58:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x26);	LCD_Write_DATA8(0x02);
    1e5a:	2126      	movs	r1, #38	; 0x26
    1e5c:	20d4      	movs	r0, #212	; 0xd4
    1e5e:	47a0      	blx	r4
    1e60:	2002      	movs	r0, #2
    1e62:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x27);	LCD_Write_DATA8(0xBB);
    1e64:	2127      	movs	r1, #39	; 0x27
    1e66:	20d4      	movs	r0, #212	; 0xd4
    1e68:	47a0      	blx	r4
    1e6a:	20bb      	movs	r0, #187	; 0xbb
    1e6c:	47a8      	blx	r5
    1e6e:	e003      	b.n	1e78 <InitLCD+0x9c0>
    1e70:	00001375 	.word	0x00001375
    1e74:	0000135d 	.word	0x0000135d
	LCD_Write_COM16(0xD4,0x28);	LCD_Write_DATA8(0x02); 
    1e78:	2128      	movs	r1, #40	; 0x28
    1e7a:	20d4      	movs	r0, #212	; 0xd4
    1e7c:	47a0      	blx	r4
    1e7e:	2002      	movs	r0, #2
    1e80:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x29);	LCD_Write_DATA8(0xCA);
    1e82:	2129      	movs	r1, #41	; 0x29
    1e84:	20d4      	movs	r0, #212	; 0xd4
    1e86:	47a0      	blx	r4
    1e88:	20ca      	movs	r0, #202	; 0xca
    1e8a:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x2A);	LCD_Write_DATA8(0x02);
    1e8c:	212a      	movs	r1, #42	; 0x2a
    1e8e:	20d4      	movs	r0, #212	; 0xd4
    1e90:	47a0      	blx	r4
    1e92:	2002      	movs	r0, #2
    1e94:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x2B);	LCD_Write_DATA8(0xDB);
    1e96:	212b      	movs	r1, #43	; 0x2b
    1e98:	20d4      	movs	r0, #212	; 0xd4
    1e9a:	47a0      	blx	r4
    1e9c:	20db      	movs	r0, #219	; 0xdb
    1e9e:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x2C);	LCD_Write_DATA8(0x02);
    1ea0:	212c      	movs	r1, #44	; 0x2c
    1ea2:	20d4      	movs	r0, #212	; 0xd4
    1ea4:	47a0      	blx	r4
    1ea6:	2002      	movs	r0, #2
    1ea8:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x2D);	LCD_Write_DATA8(0xE8);
    1eaa:	212d      	movs	r1, #45	; 0x2d
    1eac:	20d4      	movs	r0, #212	; 0xd4
    1eae:	47a0      	blx	r4
    1eb0:	20e8      	movs	r0, #232	; 0xe8
    1eb2:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x2E);	LCD_Write_DATA8(0x02);
    1eb4:	212e      	movs	r1, #46	; 0x2e
    1eb6:	20d4      	movs	r0, #212	; 0xd4
    1eb8:	47a0      	blx	r4
    1eba:	2002      	movs	r0, #2
    1ebc:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x2F);	LCD_Write_DATA8(0xF9);
    1ebe:	212f      	movs	r1, #47	; 0x2f
    1ec0:	20d4      	movs	r0, #212	; 0xd4
    1ec2:	47a0      	blx	r4
    1ec4:	20f9      	movs	r0, #249	; 0xf9
    1ec6:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x30);	LCD_Write_DATA8(0x03); 
    1ec8:	2130      	movs	r1, #48	; 0x30
    1eca:	20d4      	movs	r0, #212	; 0xd4
    1ecc:	47a0      	blx	r4
    1ece:	2003      	movs	r0, #3
    1ed0:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x31);	LCD_Write_DATA8(0x1F);
    1ed2:	2131      	movs	r1, #49	; 0x31
    1ed4:	20d4      	movs	r0, #212	; 0xd4
    1ed6:	47a0      	blx	r4
    1ed8:	201f      	movs	r0, #31
    1eda:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x32);	LCD_Write_DATA8(0x03);
    1edc:	2132      	movs	r1, #50	; 0x32
    1ede:	20d4      	movs	r0, #212	; 0xd4
    1ee0:	47a0      	blx	r4
    1ee2:	2003      	movs	r0, #3
    1ee4:	47a8      	blx	r5
	LCD_Write_COM16(0xD4,0x33);	LCD_Write_DATA8(0x7F);
    1ee6:	2133      	movs	r1, #51	; 0x33
    1ee8:	20d4      	movs	r0, #212	; 0xd4
    1eea:	47a0      	blx	r4
    1eec:	207f      	movs	r0, #127	; 0x7f
    1eee:	47a8      	blx	r5
		 
	LCD_Write_COM16(0xD5,0x00);	LCD_Write_DATA8(0x00);
    1ef0:	2100      	movs	r1, #0
    1ef2:	20d5      	movs	r0, #213	; 0xd5
    1ef4:	47a0      	blx	r4
    1ef6:	2000      	movs	r0, #0
    1ef8:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x01);	LCD_Write_DATA8(0x2D);
    1efa:	2101      	movs	r1, #1
    1efc:	20d5      	movs	r0, #213	; 0xd5
    1efe:	47a0      	blx	r4
    1f00:	202d      	movs	r0, #45	; 0x2d
    1f02:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x02);	LCD_Write_DATA8(0x00);
    1f04:	2102      	movs	r1, #2
    1f06:	20d5      	movs	r0, #213	; 0xd5
    1f08:	47a0      	blx	r4
    1f0a:	2000      	movs	r0, #0
    1f0c:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x03);	LCD_Write_DATA8(0x2E);
    1f0e:	2103      	movs	r1, #3
    1f10:	20d5      	movs	r0, #213	; 0xd5
    1f12:	47a0      	blx	r4
    1f14:	202e      	movs	r0, #46	; 0x2e
    1f16:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x04);	LCD_Write_DATA8(0x00); 
    1f18:	2104      	movs	r1, #4
    1f1a:	20d5      	movs	r0, #213	; 0xd5
    1f1c:	47a0      	blx	r4
    1f1e:	2000      	movs	r0, #0
    1f20:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x05);	LCD_Write_DATA8(0x32);
    1f22:	2105      	movs	r1, #5
    1f24:	20d5      	movs	r0, #213	; 0xd5
    1f26:	47a0      	blx	r4
    1f28:	2032      	movs	r0, #50	; 0x32
    1f2a:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x06);	LCD_Write_DATA8(0x00);
    1f2c:	2106      	movs	r1, #6
    1f2e:	20d5      	movs	r0, #213	; 0xd5
    1f30:	47a0      	blx	r4
    1f32:	2000      	movs	r0, #0
    1f34:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x07);	LCD_Write_DATA8(0x44);
    1f36:	2107      	movs	r1, #7
    1f38:	20d5      	movs	r0, #213	; 0xd5
    1f3a:	47a0      	blx	r4
    1f3c:	2044      	movs	r0, #68	; 0x44
    1f3e:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x08);	LCD_Write_DATA8(0x00);
    1f40:	2108      	movs	r1, #8
    1f42:	20d5      	movs	r0, #213	; 0xd5
    1f44:	47a0      	blx	r4
    1f46:	2000      	movs	r0, #0
    1f48:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x09);	LCD_Write_DATA8(0x53);
    1f4a:	2109      	movs	r1, #9
    1f4c:	20d5      	movs	r0, #213	; 0xd5
    1f4e:	47a0      	blx	r4
    1f50:	2053      	movs	r0, #83	; 0x53
    1f52:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x0A);	LCD_Write_DATA8(0x00);
    1f54:	210a      	movs	r1, #10
    1f56:	20d5      	movs	r0, #213	; 0xd5
    1f58:	47a0      	blx	r4
    1f5a:	2000      	movs	r0, #0
    1f5c:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x0B);	LCD_Write_DATA8(0x88);
    1f5e:	210b      	movs	r1, #11
    1f60:	20d5      	movs	r0, #213	; 0xd5
    1f62:	47a0      	blx	r4
    1f64:	2088      	movs	r0, #136	; 0x88
    1f66:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x0C);	LCD_Write_DATA8(0x00);
    1f68:	210c      	movs	r1, #12
    1f6a:	20d5      	movs	r0, #213	; 0xd5
    1f6c:	47a0      	blx	r4
    1f6e:	2000      	movs	r0, #0
    1f70:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x0D);	LCD_Write_DATA8(0xB6);
    1f72:	210d      	movs	r1, #13
    1f74:	20d5      	movs	r0, #213	; 0xd5
    1f76:	47a0      	blx	r4
    1f78:	20b6      	movs	r0, #182	; 0xb6
    1f7a:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x0E);	LCD_Write_DATA8(0x00);
    1f7c:	210e      	movs	r1, #14
    1f7e:	20d5      	movs	r0, #213	; 0xd5
    1f80:	47a0      	blx	r4
    1f82:	2000      	movs	r0, #0
    1f84:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x0F);	LCD_Write_DATA8(0xF3);
    1f86:	210f      	movs	r1, #15
    1f88:	20d5      	movs	r0, #213	; 0xd5
    1f8a:	47a0      	blx	r4
    1f8c:	20f3      	movs	r0, #243	; 0xf3
    1f8e:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x10);	LCD_Write_DATA8(0x01);
    1f90:	2110      	movs	r1, #16
    1f92:	20d5      	movs	r0, #213	; 0xd5
    1f94:	47a0      	blx	r4
    1f96:	2001      	movs	r0, #1
    1f98:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x11);	LCD_Write_DATA8(0x22);
    1f9a:	2111      	movs	r1, #17
    1f9c:	20d5      	movs	r0, #213	; 0xd5
    1f9e:	47a0      	blx	r4
    1fa0:	2022      	movs	r0, #34	; 0x22
    1fa2:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x12);	LCD_Write_DATA8(0x01);
    1fa4:	2112      	movs	r1, #18
    1fa6:	20d5      	movs	r0, #213	; 0xd5
    1fa8:	47a0      	blx	r4
    1faa:	2001      	movs	r0, #1
    1fac:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x13);	LCD_Write_DATA8(0x64);
    1fae:	2113      	movs	r1, #19
    1fb0:	20d5      	movs	r0, #213	; 0xd5
    1fb2:	47a0      	blx	r4
    1fb4:	2064      	movs	r0, #100	; 0x64
    1fb6:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x14);	LCD_Write_DATA8(0x01);
    1fb8:	2114      	movs	r1, #20
    1fba:	20d5      	movs	r0, #213	; 0xd5
    1fbc:	47a0      	blx	r4
    1fbe:	2001      	movs	r0, #1
    1fc0:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x15);	LCD_Write_DATA8(0x92);
    1fc2:	2115      	movs	r1, #21
    1fc4:	20d5      	movs	r0, #213	; 0xd5
    1fc6:	47a0      	blx	r4
    1fc8:	2092      	movs	r0, #146	; 0x92
    1fca:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x16);	LCD_Write_DATA8(0x01);
    1fcc:	2116      	movs	r1, #22
    1fce:	20d5      	movs	r0, #213	; 0xd5
    1fd0:	47a0      	blx	r4
    1fd2:	2001      	movs	r0, #1
    1fd4:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x17);	LCD_Write_DATA8(0xD4);
    1fd6:	2117      	movs	r1, #23
    1fd8:	20d5      	movs	r0, #213	; 0xd5
    1fda:	47a0      	blx	r4
    1fdc:	20d4      	movs	r0, #212	; 0xd4
    1fde:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x18);	LCD_Write_DATA8(0x02);	
    1fe0:	2118      	movs	r1, #24
    1fe2:	20d5      	movs	r0, #213	; 0xd5
    1fe4:	47a0      	blx	r4
    1fe6:	2002      	movs	r0, #2
    1fe8:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x19);	LCD_Write_DATA8(0x07);
    1fea:	2119      	movs	r1, #25
    1fec:	20d5      	movs	r0, #213	; 0xd5
    1fee:	47a0      	blx	r4
    1ff0:	2007      	movs	r0, #7
    1ff2:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x1A);	LCD_Write_DATA8(0x02);
    1ff4:	211a      	movs	r1, #26
    1ff6:	20d5      	movs	r0, #213	; 0xd5
    1ff8:	47a0      	blx	r4
    1ffa:	2002      	movs	r0, #2
    1ffc:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x1B);	LCD_Write_DATA8(0x08);
    1ffe:	211b      	movs	r1, #27
    2000:	20d5      	movs	r0, #213	; 0xd5
    2002:	47a0      	blx	r4
    2004:	2008      	movs	r0, #8
    2006:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x1C);	LCD_Write_DATA8(0x02);
    2008:	211c      	movs	r1, #28
    200a:	20d5      	movs	r0, #213	; 0xd5
    200c:	47a0      	blx	r4
    200e:	2002      	movs	r0, #2
    2010:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x1D);	LCD_Write_DATA8(0x34);
    2012:	211d      	movs	r1, #29
    2014:	20d5      	movs	r0, #213	; 0xd5
    2016:	47a0      	blx	r4
    2018:	2034      	movs	r0, #52	; 0x34
    201a:	4dfe      	ldr	r5, [pc, #1016]	; (2414 <STACK_SIZE+0x414>)
    201c:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x1E);	LCD_Write_DATA8(0x02);
    201e:	211e      	movs	r1, #30
    2020:	20d5      	movs	r0, #213	; 0xd5
    2022:	4cfd      	ldr	r4, [pc, #1012]	; (2418 <STACK_SIZE+0x418>)
    2024:	47a0      	blx	r4
    2026:	2002      	movs	r0, #2
    2028:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x1F);	LCD_Write_DATA8(0x5F);
    202a:	211f      	movs	r1, #31
    202c:	20d5      	movs	r0, #213	; 0xd5
    202e:	47a0      	blx	r4
    2030:	205f      	movs	r0, #95	; 0x5f
    2032:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x20);	LCD_Write_DATA8(0x02);
    2034:	2120      	movs	r1, #32
    2036:	20d5      	movs	r0, #213	; 0xd5
    2038:	47a0      	blx	r4
    203a:	2002      	movs	r0, #2
    203c:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x21);	LCD_Write_DATA8(0x78);
    203e:	2121      	movs	r1, #33	; 0x21
    2040:	20d5      	movs	r0, #213	; 0xd5
    2042:	47a0      	blx	r4
    2044:	2078      	movs	r0, #120	; 0x78
    2046:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x22);	LCD_Write_DATA8(0x02);
    2048:	2122      	movs	r1, #34	; 0x22
    204a:	20d5      	movs	r0, #213	; 0xd5
    204c:	47a0      	blx	r4
    204e:	2002      	movs	r0, #2
    2050:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x23);	LCD_Write_DATA8(0x94);
    2052:	2123      	movs	r1, #35	; 0x23
    2054:	20d5      	movs	r0, #213	; 0xd5
    2056:	47a0      	blx	r4
    2058:	2094      	movs	r0, #148	; 0x94
    205a:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x24);	LCD_Write_DATA8(0x02);
    205c:	2124      	movs	r1, #36	; 0x24
    205e:	20d5      	movs	r0, #213	; 0xd5
    2060:	47a0      	blx	r4
    2062:	2002      	movs	r0, #2
    2064:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x25);	LCD_Write_DATA8(0xA6);
    2066:	2125      	movs	r1, #37	; 0x25
    2068:	20d5      	movs	r0, #213	; 0xd5
    206a:	47a0      	blx	r4
    206c:	20a6      	movs	r0, #166	; 0xa6
    206e:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x26);	LCD_Write_DATA8(0x02);
    2070:	2126      	movs	r1, #38	; 0x26
    2072:	20d5      	movs	r0, #213	; 0xd5
    2074:	47a0      	blx	r4
    2076:	2002      	movs	r0, #2
    2078:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x27);	LCD_Write_DATA8(0xBB);
    207a:	2127      	movs	r1, #39	; 0x27
    207c:	20d5      	movs	r0, #213	; 0xd5
    207e:	47a0      	blx	r4
    2080:	20bb      	movs	r0, #187	; 0xbb
    2082:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x28);	LCD_Write_DATA8(0x02); 
    2084:	2128      	movs	r1, #40	; 0x28
    2086:	20d5      	movs	r0, #213	; 0xd5
    2088:	47a0      	blx	r4
    208a:	2002      	movs	r0, #2
    208c:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x29);	LCD_Write_DATA8(0xCA);
    208e:	2129      	movs	r1, #41	; 0x29
    2090:	20d5      	movs	r0, #213	; 0xd5
    2092:	47a0      	blx	r4
    2094:	20ca      	movs	r0, #202	; 0xca
    2096:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x2A);	LCD_Write_DATA8(0x02);
    2098:	212a      	movs	r1, #42	; 0x2a
    209a:	20d5      	movs	r0, #213	; 0xd5
    209c:	47a0      	blx	r4
    209e:	2002      	movs	r0, #2
    20a0:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x2B);	LCD_Write_DATA8(0xDB);
    20a2:	212b      	movs	r1, #43	; 0x2b
    20a4:	20d5      	movs	r0, #213	; 0xd5
    20a6:	47a0      	blx	r4
    20a8:	20db      	movs	r0, #219	; 0xdb
    20aa:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x2C);	LCD_Write_DATA8(0x02);
    20ac:	212c      	movs	r1, #44	; 0x2c
    20ae:	20d5      	movs	r0, #213	; 0xd5
    20b0:	47a0      	blx	r4
    20b2:	2002      	movs	r0, #2
    20b4:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x2D);	LCD_Write_DATA8(0xE8);
    20b6:	212d      	movs	r1, #45	; 0x2d
    20b8:	20d5      	movs	r0, #213	; 0xd5
    20ba:	47a0      	blx	r4
    20bc:	20e8      	movs	r0, #232	; 0xe8
    20be:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x2E);	LCD_Write_DATA8(0x02);
    20c0:	212e      	movs	r1, #46	; 0x2e
    20c2:	20d5      	movs	r0, #213	; 0xd5
    20c4:	47a0      	blx	r4
    20c6:	2002      	movs	r0, #2
    20c8:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x2F);	LCD_Write_DATA8(0xF9);
    20ca:	212f      	movs	r1, #47	; 0x2f
    20cc:	20d5      	movs	r0, #213	; 0xd5
    20ce:	47a0      	blx	r4
    20d0:	20f9      	movs	r0, #249	; 0xf9
    20d2:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x30);	LCD_Write_DATA8(0x03); 
    20d4:	2130      	movs	r1, #48	; 0x30
    20d6:	20d5      	movs	r0, #213	; 0xd5
    20d8:	47a0      	blx	r4
    20da:	2003      	movs	r0, #3
    20dc:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x31);	LCD_Write_DATA8(0x1F);
    20de:	2131      	movs	r1, #49	; 0x31
    20e0:	20d5      	movs	r0, #213	; 0xd5
    20e2:	47a0      	blx	r4
    20e4:	201f      	movs	r0, #31
    20e6:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x32);	LCD_Write_DATA8(0x03);
    20e8:	2132      	movs	r1, #50	; 0x32
    20ea:	20d5      	movs	r0, #213	; 0xd5
    20ec:	47a0      	blx	r4
    20ee:	2003      	movs	r0, #3
    20f0:	47a8      	blx	r5
	LCD_Write_COM16(0xD5,0x33);	LCD_Write_DATA8(0x7F);
    20f2:	2133      	movs	r1, #51	; 0x33
    20f4:	20d5      	movs	r0, #213	; 0xd5
    20f6:	47a0      	blx	r4
    20f8:	207f      	movs	r0, #127	; 0x7f
    20fa:	47a8      	blx	r5
		 
	LCD_Write_COM16(0xD6,0x00);	LCD_Write_DATA8(0x00);
    20fc:	2100      	movs	r1, #0
    20fe:	20d6      	movs	r0, #214	; 0xd6
    2100:	47a0      	blx	r4
    2102:	2000      	movs	r0, #0
    2104:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x01);	LCD_Write_DATA8(0x2D);
    2106:	2101      	movs	r1, #1
    2108:	20d6      	movs	r0, #214	; 0xd6
    210a:	47a0      	blx	r4
    210c:	202d      	movs	r0, #45	; 0x2d
    210e:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x02);	LCD_Write_DATA8(0x00);
    2110:	2102      	movs	r1, #2
    2112:	20d6      	movs	r0, #214	; 0xd6
    2114:	47a0      	blx	r4
    2116:	2000      	movs	r0, #0
    2118:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x03);	LCD_Write_DATA8(0x2E);
    211a:	2103      	movs	r1, #3
    211c:	20d6      	movs	r0, #214	; 0xd6
    211e:	47a0      	blx	r4
    2120:	202e      	movs	r0, #46	; 0x2e
    2122:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x04);	LCD_Write_DATA8(0x00); 
    2124:	2104      	movs	r1, #4
    2126:	20d6      	movs	r0, #214	; 0xd6
    2128:	47a0      	blx	r4
    212a:	2000      	movs	r0, #0
    212c:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x05);	LCD_Write_DATA8(0x32);
    212e:	2105      	movs	r1, #5
    2130:	20d6      	movs	r0, #214	; 0xd6
    2132:	47a0      	blx	r4
    2134:	2032      	movs	r0, #50	; 0x32
    2136:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x06);	LCD_Write_DATA8(0x00);
    2138:	2106      	movs	r1, #6
    213a:	20d6      	movs	r0, #214	; 0xd6
    213c:	47a0      	blx	r4
    213e:	2000      	movs	r0, #0
    2140:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x07);	LCD_Write_DATA8(0x44);
    2142:	2107      	movs	r1, #7
    2144:	20d6      	movs	r0, #214	; 0xd6
    2146:	47a0      	blx	r4
    2148:	2044      	movs	r0, #68	; 0x44
    214a:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x08);	LCD_Write_DATA8(0x00);
    214c:	2108      	movs	r1, #8
    214e:	20d6      	movs	r0, #214	; 0xd6
    2150:	47a0      	blx	r4
    2152:	2000      	movs	r0, #0
    2154:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x09);	LCD_Write_DATA8(0x53);
    2156:	2109      	movs	r1, #9
    2158:	20d6      	movs	r0, #214	; 0xd6
    215a:	47a0      	blx	r4
    215c:	2053      	movs	r0, #83	; 0x53
    215e:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x0A);	LCD_Write_DATA8(0x00);
    2160:	210a      	movs	r1, #10
    2162:	20d6      	movs	r0, #214	; 0xd6
    2164:	47a0      	blx	r4
    2166:	2000      	movs	r0, #0
    2168:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x0B);	LCD_Write_DATA8(0x88);
    216a:	210b      	movs	r1, #11
    216c:	20d6      	movs	r0, #214	; 0xd6
    216e:	47a0      	blx	r4
    2170:	2088      	movs	r0, #136	; 0x88
    2172:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x0C);	LCD_Write_DATA8(0x00);
    2174:	210c      	movs	r1, #12
    2176:	20d6      	movs	r0, #214	; 0xd6
    2178:	47a0      	blx	r4
    217a:	2000      	movs	r0, #0
    217c:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x0D);	LCD_Write_DATA8(0xB6);
    217e:	210d      	movs	r1, #13
    2180:	20d6      	movs	r0, #214	; 0xd6
    2182:	47a0      	blx	r4
    2184:	20b6      	movs	r0, #182	; 0xb6
    2186:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x0E);	LCD_Write_DATA8(0x00);
    2188:	210e      	movs	r1, #14
    218a:	20d6      	movs	r0, #214	; 0xd6
    218c:	47a0      	blx	r4
    218e:	2000      	movs	r0, #0
    2190:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x0F);	LCD_Write_DATA8(0xF3);
    2192:	210f      	movs	r1, #15
    2194:	20d6      	movs	r0, #214	; 0xd6
    2196:	47a0      	blx	r4
    2198:	20f3      	movs	r0, #243	; 0xf3
    219a:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x10);	LCD_Write_DATA8(0x01);
    219c:	2110      	movs	r1, #16
    219e:	20d6      	movs	r0, #214	; 0xd6
    21a0:	47a0      	blx	r4
    21a2:	2001      	movs	r0, #1
    21a4:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x11);	LCD_Write_DATA8(0x22);
    21a6:	2111      	movs	r1, #17
    21a8:	20d6      	movs	r0, #214	; 0xd6
    21aa:	47a0      	blx	r4
    21ac:	2022      	movs	r0, #34	; 0x22
    21ae:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x12);	LCD_Write_DATA8(0x01);
    21b0:	2112      	movs	r1, #18
    21b2:	20d6      	movs	r0, #214	; 0xd6
    21b4:	47a0      	blx	r4
    21b6:	2001      	movs	r0, #1
    21b8:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x13);	LCD_Write_DATA8(0x64);
    21ba:	2113      	movs	r1, #19
    21bc:	20d6      	movs	r0, #214	; 0xd6
    21be:	47a0      	blx	r4
    21c0:	2064      	movs	r0, #100	; 0x64
    21c2:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x14);	LCD_Write_DATA8(0x01);
    21c4:	2114      	movs	r1, #20
    21c6:	20d6      	movs	r0, #214	; 0xd6
    21c8:	47a0      	blx	r4
    21ca:	2001      	movs	r0, #1
    21cc:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x15);	LCD_Write_DATA8(0x92);
    21ce:	2115      	movs	r1, #21
    21d0:	20d6      	movs	r0, #214	; 0xd6
    21d2:	47a0      	blx	r4
    21d4:	2092      	movs	r0, #146	; 0x92
    21d6:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x16);	LCD_Write_DATA8(0x01);
    21d8:	2116      	movs	r1, #22
    21da:	20d6      	movs	r0, #214	; 0xd6
    21dc:	47a0      	blx	r4
    21de:	2001      	movs	r0, #1
    21e0:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x17);	LCD_Write_DATA8(0xD4);
    21e2:	2117      	movs	r1, #23
    21e4:	20d6      	movs	r0, #214	; 0xd6
    21e6:	47a0      	blx	r4
    21e8:	20d4      	movs	r0, #212	; 0xd4
    21ea:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x18);	LCD_Write_DATA8(0x02);	
    21ec:	2118      	movs	r1, #24
    21ee:	20d6      	movs	r0, #214	; 0xd6
    21f0:	47a0      	blx	r4
    21f2:	2002      	movs	r0, #2
    21f4:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x19);	LCD_Write_DATA8(0x07);
    21f6:	2119      	movs	r1, #25
    21f8:	20d6      	movs	r0, #214	; 0xd6
    21fa:	47a0      	blx	r4
    21fc:	2007      	movs	r0, #7
    21fe:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x1A);	LCD_Write_DATA8(0x02);
    2200:	211a      	movs	r1, #26
    2202:	20d6      	movs	r0, #214	; 0xd6
    2204:	47a0      	blx	r4
    2206:	2002      	movs	r0, #2
    2208:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x1B);	LCD_Write_DATA8(0x08);
    220a:	211b      	movs	r1, #27
    220c:	20d6      	movs	r0, #214	; 0xd6
    220e:	47a0      	blx	r4
    2210:	2008      	movs	r0, #8
    2212:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x1C);	LCD_Write_DATA8(0x02);
    2214:	211c      	movs	r1, #28
    2216:	20d6      	movs	r0, #214	; 0xd6
    2218:	47a0      	blx	r4
    221a:	2002      	movs	r0, #2
    221c:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x1D);	LCD_Write_DATA8(0x34);
    221e:	211d      	movs	r1, #29
    2220:	20d6      	movs	r0, #214	; 0xd6
    2222:	47a0      	blx	r4
    2224:	2034      	movs	r0, #52	; 0x34
    2226:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x1E);	LCD_Write_DATA8(0x02);
    2228:	211e      	movs	r1, #30
    222a:	20d6      	movs	r0, #214	; 0xd6
    222c:	47a0      	blx	r4
    222e:	2002      	movs	r0, #2
    2230:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x1F);	LCD_Write_DATA8(0x5F);
    2232:	211f      	movs	r1, #31
    2234:	20d6      	movs	r0, #214	; 0xd6
    2236:	47a0      	blx	r4
    2238:	205f      	movs	r0, #95	; 0x5f
    223a:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x20);	LCD_Write_DATA8(0x02);
    223c:	2120      	movs	r1, #32
    223e:	20d6      	movs	r0, #214	; 0xd6
    2240:	47a0      	blx	r4
    2242:	2002      	movs	r0, #2
    2244:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x21);	LCD_Write_DATA8(0x78);
    2246:	2121      	movs	r1, #33	; 0x21
    2248:	20d6      	movs	r0, #214	; 0xd6
    224a:	47a0      	blx	r4
    224c:	2078      	movs	r0, #120	; 0x78
    224e:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x22);	LCD_Write_DATA8(0x02);
    2250:	2122      	movs	r1, #34	; 0x22
    2252:	20d6      	movs	r0, #214	; 0xd6
    2254:	47a0      	blx	r4
    2256:	2002      	movs	r0, #2
    2258:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x23);	LCD_Write_DATA8(0x94);
    225a:	2123      	movs	r1, #35	; 0x23
    225c:	20d6      	movs	r0, #214	; 0xd6
    225e:	47a0      	blx	r4
    2260:	2094      	movs	r0, #148	; 0x94
    2262:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x24);	LCD_Write_DATA8(0x02);
    2264:	2124      	movs	r1, #36	; 0x24
    2266:	20d6      	movs	r0, #214	; 0xd6
    2268:	47a0      	blx	r4
    226a:	2002      	movs	r0, #2
    226c:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x25);	LCD_Write_DATA8(0xA6);
    226e:	2125      	movs	r1, #37	; 0x25
    2270:	20d6      	movs	r0, #214	; 0xd6
    2272:	47a0      	blx	r4
    2274:	20a6      	movs	r0, #166	; 0xa6
    2276:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x26);	LCD_Write_DATA8(0x02);
    2278:	2126      	movs	r1, #38	; 0x26
    227a:	20d6      	movs	r0, #214	; 0xd6
    227c:	47a0      	blx	r4
    227e:	2002      	movs	r0, #2
    2280:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x27);	LCD_Write_DATA8(0xBB);
    2282:	2127      	movs	r1, #39	; 0x27
    2284:	20d6      	movs	r0, #214	; 0xd6
    2286:	47a0      	blx	r4
    2288:	20bb      	movs	r0, #187	; 0xbb
    228a:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x28);	LCD_Write_DATA8(0x02); 
    228c:	2128      	movs	r1, #40	; 0x28
    228e:	20d6      	movs	r0, #214	; 0xd6
    2290:	47a0      	blx	r4
    2292:	2002      	movs	r0, #2
    2294:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x29);	LCD_Write_DATA8(0xCA);
    2296:	2129      	movs	r1, #41	; 0x29
    2298:	20d6      	movs	r0, #214	; 0xd6
    229a:	47a0      	blx	r4
    229c:	20ca      	movs	r0, #202	; 0xca
    229e:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x2A);	LCD_Write_DATA8(0x02);
    22a0:	212a      	movs	r1, #42	; 0x2a
    22a2:	20d6      	movs	r0, #214	; 0xd6
    22a4:	47a0      	blx	r4
    22a6:	2002      	movs	r0, #2
    22a8:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x2B);	LCD_Write_DATA8(0xDB);
    22aa:	212b      	movs	r1, #43	; 0x2b
    22ac:	20d6      	movs	r0, #214	; 0xd6
    22ae:	47a0      	blx	r4
    22b0:	20db      	movs	r0, #219	; 0xdb
    22b2:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x2C);	LCD_Write_DATA8(0x02);
    22b4:	212c      	movs	r1, #44	; 0x2c
    22b6:	20d6      	movs	r0, #214	; 0xd6
    22b8:	47a0      	blx	r4
    22ba:	2002      	movs	r0, #2
    22bc:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x2D);	LCD_Write_DATA8(0xE8);
    22be:	212d      	movs	r1, #45	; 0x2d
    22c0:	20d6      	movs	r0, #214	; 0xd6
    22c2:	47a0      	blx	r4
    22c4:	20e8      	movs	r0, #232	; 0xe8
    22c6:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x2E);	LCD_Write_DATA8(0x02);
    22c8:	212e      	movs	r1, #46	; 0x2e
    22ca:	20d6      	movs	r0, #214	; 0xd6
    22cc:	47a0      	blx	r4
    22ce:	2002      	movs	r0, #2
    22d0:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x2F);	LCD_Write_DATA8(0xF9);
    22d2:	212f      	movs	r1, #47	; 0x2f
    22d4:	20d6      	movs	r0, #214	; 0xd6
    22d6:	47a0      	blx	r4
    22d8:	20f9      	movs	r0, #249	; 0xf9
    22da:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x30);	LCD_Write_DATA8(0x03); 
    22dc:	2130      	movs	r1, #48	; 0x30
    22de:	20d6      	movs	r0, #214	; 0xd6
    22e0:	47a0      	blx	r4
    22e2:	2003      	movs	r0, #3
    22e4:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x31);	LCD_Write_DATA8(0x1F);
    22e6:	2131      	movs	r1, #49	; 0x31
    22e8:	20d6      	movs	r0, #214	; 0xd6
    22ea:	47a0      	blx	r4
    22ec:	201f      	movs	r0, #31
    22ee:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x32);	LCD_Write_DATA8(0x03);
    22f0:	2132      	movs	r1, #50	; 0x32
    22f2:	20d6      	movs	r0, #214	; 0xd6
    22f4:	47a0      	blx	r4
    22f6:	2003      	movs	r0, #3
    22f8:	47a8      	blx	r5
	LCD_Write_COM16(0xD6,0x33);	LCD_Write_DATA8(0x7F);
    22fa:	2133      	movs	r1, #51	; 0x33
    22fc:	20d6      	movs	r0, #214	; 0xd6
    22fe:	47a0      	blx	r4
    2300:	207f      	movs	r0, #127	; 0x7f
    2302:	47a8      	blx	r5
	 
	//#LV2 Page 0 enable
	LCD_Write_COM16(0xF0,0x00);	LCD_Write_DATA8(0x55);
    2304:	2100      	movs	r1, #0
    2306:	20f0      	movs	r0, #240	; 0xf0
    2308:	47a0      	blx	r4
    230a:	2055      	movs	r0, #85	; 0x55
    230c:	47a8      	blx	r5
	LCD_Write_COM16(0xF0,0x01);	LCD_Write_DATA8(0xAA);
    230e:	2101      	movs	r1, #1
    2310:	20f0      	movs	r0, #240	; 0xf0
    2312:	47a0      	blx	r4
    2314:	20aa      	movs	r0, #170	; 0xaa
    2316:	47a8      	blx	r5
	LCD_Write_COM16(0xF0,0x02);	LCD_Write_DATA8(0x52);
    2318:	2102      	movs	r1, #2
    231a:	20f0      	movs	r0, #240	; 0xf0
    231c:	47a0      	blx	r4
    231e:	2052      	movs	r0, #82	; 0x52
    2320:	47a8      	blx	r5
	LCD_Write_COM16(0xF0,0x03);	LCD_Write_DATA8(0x08);
    2322:	2103      	movs	r1, #3
    2324:	20f0      	movs	r0, #240	; 0xf0
    2326:	47a0      	blx	r4
    2328:	2008      	movs	r0, #8
    232a:	47a8      	blx	r5
	LCD_Write_COM16(0xF0,0x04);	LCD_Write_DATA8(0x00); 
    232c:	2104      	movs	r1, #4
    232e:	20f0      	movs	r0, #240	; 0xf0
    2330:	47a0      	blx	r4
    2332:	2000      	movs	r0, #0
    2334:	47a8      	blx	r5
	
	//#DISPLAY CONTROL
	LCD_Write_COM16(0xB1,0x00);	LCD_Write_DATA8(0xCC);
    2336:	2100      	movs	r1, #0
    2338:	20b1      	movs	r0, #177	; 0xb1
    233a:	47a0      	blx	r4
    233c:	20cc      	movs	r0, #204	; 0xcc
    233e:	47a8      	blx	r5
	LCD_Write_COM16(0xB1,0x01);	LCD_Write_DATA8(0x00); 
    2340:	2101      	movs	r1, #1
    2342:	20b1      	movs	r0, #177	; 0xb1
    2344:	47a0      	blx	r4
    2346:	2000      	movs	r0, #0
    2348:	47a8      	blx	r5
	
	//#SOURCE HOLD TIME
	LCD_Write_COM16(0xB6,0x00);	LCD_Write_DATA8(0x05);
    234a:	2100      	movs	r1, #0
    234c:	20b6      	movs	r0, #182	; 0xb6
    234e:	47a0      	blx	r4
    2350:	2005      	movs	r0, #5
    2352:	47a8      	blx	r5
	
	//Set Gate EQ     
	LCD_Write_COM16(0xB7,0x00);	LCD_Write_DATA8(0x70); 
    2354:	2100      	movs	r1, #0
    2356:	20b7      	movs	r0, #183	; 0xb7
    2358:	47a0      	blx	r4
    235a:	2070      	movs	r0, #112	; 0x70
    235c:	47a8      	blx	r5
	LCD_Write_COM16(0xB7,0x01);	LCD_Write_DATA8(0x70);
    235e:	2101      	movs	r1, #1
    2360:	20b7      	movs	r0, #183	; 0xb7
    2362:	47a0      	blx	r4
    2364:	2070      	movs	r0, #112	; 0x70
    2366:	47a8      	blx	r5
	
	//#Source EQ control (Mode 2)
	LCD_Write_COM16(0xB8,0x00);	LCD_Write_DATA8(0x01);
    2368:	2100      	movs	r1, #0
    236a:	20b8      	movs	r0, #184	; 0xb8
    236c:	47a0      	blx	r4
    236e:	2001      	movs	r0, #1
    2370:	47a8      	blx	r5
	LCD_Write_COM16(0xB8,0x01);	LCD_Write_DATA8(0x03);
    2372:	2101      	movs	r1, #1
    2374:	20b8      	movs	r0, #184	; 0xb8
    2376:	47a0      	blx	r4
    2378:	2003      	movs	r0, #3
    237a:	47a8      	blx	r5
	LCD_Write_COM16(0xB8,0x02);	LCD_Write_DATA8(0x03);
    237c:	2102      	movs	r1, #2
    237e:	20b8      	movs	r0, #184	; 0xb8
    2380:	47a0      	blx	r4
    2382:	2003      	movs	r0, #3
    2384:	47a8      	blx	r5
	LCD_Write_COM16(0xB8,0x03);	LCD_Write_DATA8(0x03);
    2386:	2103      	movs	r1, #3
    2388:	20b8      	movs	r0, #184	; 0xb8
    238a:	47a0      	blx	r4
    238c:	2003      	movs	r0, #3
    238e:	47a8      	blx	r5
	
	//#INVERSION MODE
	LCD_Write_COM16(0xBC,0x00);	LCD_Write_DATA8(0x02);
    2390:	2100      	movs	r1, #0
    2392:	20bc      	movs	r0, #188	; 0xbc
    2394:	47a0      	blx	r4
    2396:	2002      	movs	r0, #2
    2398:	47a8      	blx	r5
	LCD_Write_COM16(0xBC,0x01);	LCD_Write_DATA8(0x00);	
    239a:	2101      	movs	r1, #1
    239c:	20bc      	movs	r0, #188	; 0xbc
    239e:	47a0      	blx	r4
    23a0:	2000      	movs	r0, #0
    23a2:	47a8      	blx	r5
	LCD_Write_COM16(0xBC,0x02);	LCD_Write_DATA8(0x00); 
    23a4:	2102      	movs	r1, #2
    23a6:	20bc      	movs	r0, #188	; 0xbc
    23a8:	47a0      	blx	r4
    23aa:	2000      	movs	r0, #0
    23ac:	47a8      	blx	r5
	
	//#Timing control
	LCD_Write_COM16(0xC9,0x00);	LCD_Write_DATA8(0xD0);   
    23ae:	2100      	movs	r1, #0
    23b0:	20c9      	movs	r0, #201	; 0xc9
    23b2:	47a0      	blx	r4
    23b4:	20d0      	movs	r0, #208	; 0xd0
    23b6:	47a8      	blx	r5
	LCD_Write_COM16(0xC9,0x01);	LCD_Write_DATA8(0x02);
    23b8:	2101      	movs	r1, #1
    23ba:	20c9      	movs	r0, #201	; 0xc9
    23bc:	47a0      	blx	r4
    23be:	2002      	movs	r0, #2
    23c0:	47a8      	blx	r5
	LCD_Write_COM16(0xC9,0x02);	LCD_Write_DATA8(0x50);
    23c2:	2102      	movs	r1, #2
    23c4:	20c9      	movs	r0, #201	; 0xc9
    23c6:	47a0      	blx	r4
    23c8:	2050      	movs	r0, #80	; 0x50
    23ca:	47a8      	blx	r5
	LCD_Write_COM16(0xC9,0x03);	LCD_Write_DATA8(0x50); 
    23cc:	2103      	movs	r1, #3
    23ce:	20c9      	movs	r0, #201	; 0xc9
    23d0:	47a0      	blx	r4
    23d2:	2050      	movs	r0, #80	; 0x50
    23d4:	47a8      	blx	r5
	LCD_Write_COM16(0xC9,0x04);	LCD_Write_DATA8(0x50); 
    23d6:	2104      	movs	r1, #4
    23d8:	20c9      	movs	r0, #201	; 0xc9
    23da:	47a0      	blx	r4
    23dc:	2050      	movs	r0, #80	; 0x50
    23de:	47a8      	blx	r5
	

   	LCD_Write_COM16(0x35,0x00);   LCD_Write_DATA8(0x00); 
    23e0:	2100      	movs	r1, #0
    23e2:	2035      	movs	r0, #53	; 0x35
    23e4:	47a0      	blx	r4
    23e6:	2000      	movs	r0, #0
    23e8:	47a8      	blx	r5


  	LCD_Write_COM16(0x3A,0x00);   LCD_Write_DATA8(0x55);
    23ea:	2100      	movs	r1, #0
    23ec:	203a      	movs	r0, #58	; 0x3a
    23ee:	47a0      	blx	r4
    23f0:	2055      	movs	r0, #85	; 0x55
    23f2:	47a8      	blx	r5

  	LCD_Write_COM16(0x36,0x00);   LCD_Write_DATA8(0x00);   
    23f4:	2100      	movs	r1, #0
    23f6:	2036      	movs	r0, #54	; 0x36
    23f8:	47a0      	blx	r4
    23fa:	2000      	movs	r0, #0
    23fc:	47a8      	blx	r5


  	LCD_Write_COM16(0x11,0x00);   //StartUp  
    23fe:	2100      	movs	r1, #0
    2400:	2011      	movs	r0, #17
    2402:	47a0      	blx	r4
  
  	delay_ms(120);
    2404:	2078      	movs	r0, #120	; 0x78
    2406:	4d05      	ldr	r5, [pc, #20]	; (241c <STACK_SIZE+0x41c>)
    2408:	47a8      	blx	r5

  	LCD_Write_COM16(0x29,0x00);   //Display On  
    240a:	2100      	movs	r1, #0
    240c:	2029      	movs	r0, #41	; 0x29
    240e:	47a0      	blx	r4
	  
   	delay_ms(100);
    2410:	2064      	movs	r0, #100	; 0x64
    2412:	e005      	b.n	2420 <STACK_SIZE+0x420>
    2414:	00001375 	.word	0x00001375
    2418:	0000135d 	.word	0x0000135d
    241c:	00000155 	.word	0x00000155
    2420:	47a8      	blx	r5
	
	REG_PORT_OUTSET1 = LCD_CS;
    2422:	2280      	movs	r2, #128	; 0x80
    2424:	03d2      	lsls	r2, r2, #15
    2426:	4b06      	ldr	r3, [pc, #24]	; (2440 <STACK_SIZE+0x440>)
    2428:	601a      	str	r2, [r3, #0]
	
}

void setColorRGB(char r, char g, char b)
{
	fore_Color_High = ((r&248)|g>>5);
    242a:	23ff      	movs	r3, #255	; 0xff
    242c:	4a05      	ldr	r2, [pc, #20]	; (2444 <STACK_SIZE+0x444>)
    242e:	7013      	strb	r3, [r2, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    2430:	4a05      	ldr	r2, [pc, #20]	; (2448 <STACK_SIZE+0x448>)
    2432:	7013      	strb	r3, [r2, #0]
	fore_Color_Low = (color & 0xFF);
}

void setBackColorRGB(char r, char g, char b)
{
	back_Color_High = ((r&248)|g>>5);
    2434:	2300      	movs	r3, #0
    2436:	4a05      	ldr	r2, [pc, #20]	; (244c <STACK_SIZE+0x44c>)
    2438:	7013      	strb	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    243a:	4a05      	ldr	r2, [pc, #20]	; (2450 <STACK_SIZE+0x450>)
    243c:	7013      	strb	r3, [r2, #0]
}
    243e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2440:	41004498 	.word	0x41004498
    2444:	200000b5 	.word	0x200000b5
    2448:	200000b6 	.word	0x200000b6
    244c:	200000b7 	.word	0x200000b7
    2450:	200000b4 	.word	0x200000b4

00002454 <main>:
{
    2454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2456:	46de      	mov	lr, fp
    2458:	4657      	mov	r7, sl
    245a:	464e      	mov	r6, r9
    245c:	4645      	mov	r5, r8
    245e:	b5e0      	push	{r5, r6, r7, lr}
	system_init();
    2460:	4b56      	ldr	r3, [pc, #344]	; (25bc <main+0x168>)
    2462:	4798      	blx	r3
	delay_init();
    2464:	4b56      	ldr	r3, [pc, #344]	; (25c0 <main+0x16c>)
    2466:	4798      	blx	r3
	configure_usart();
    2468:	4b56      	ldr	r3, [pc, #344]	; (25c4 <main+0x170>)
    246a:	4798      	blx	r3
	REG_PORT_DIRSET1 = 0x0000ffff;		//this is the LCD data bus, PB00 - PB15
    246c:	4b56      	ldr	r3, [pc, #344]	; (25c8 <main+0x174>)
    246e:	4a57      	ldr	r2, [pc, #348]	; (25cc <main+0x178>)
    2470:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB00;
    2472:	2701      	movs	r7, #1
    2474:	601f      	str	r7, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB01;
    2476:	2602      	movs	r6, #2
    2478:	601e      	str	r6, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB02;
    247a:	2504      	movs	r5, #4
    247c:	601d      	str	r5, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB03;
    247e:	2408      	movs	r4, #8
    2480:	601c      	str	r4, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB04;
    2482:	2010      	movs	r0, #16
    2484:	6018      	str	r0, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB05;
    2486:	2120      	movs	r1, #32
    2488:	6019      	str	r1, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB06;
    248a:	2240      	movs	r2, #64	; 0x40
    248c:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB07;
    248e:	3240      	adds	r2, #64	; 0x40
    2490:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB08;
    2492:	3280      	adds	r2, #128	; 0x80
    2494:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB09;
    2496:	3201      	adds	r2, #1
    2498:	32ff      	adds	r2, #255	; 0xff
    249a:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB10;
    249c:	2280      	movs	r2, #128	; 0x80
    249e:	00d2      	lsls	r2, r2, #3
    24a0:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB11;
    24a2:	2280      	movs	r2, #128	; 0x80
    24a4:	0112      	lsls	r2, r2, #4
    24a6:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB12;
    24a8:	2280      	movs	r2, #128	; 0x80
    24aa:	0152      	lsls	r2, r2, #5
    24ac:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB13;
    24ae:	2280      	movs	r2, #128	; 0x80
    24b0:	0192      	lsls	r2, r2, #6
    24b2:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB14;
    24b4:	2280      	movs	r2, #128	; 0x80
    24b6:	01d2      	lsls	r2, r2, #7
    24b8:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = PORT_PB15;
    24ba:	2280      	movs	r2, #128	; 0x80
    24bc:	0212      	lsls	r2, r2, #8
    24be:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = LCD_Reset;
    24c0:	2280      	movs	r2, #128	; 0x80
    24c2:	05d2      	lsls	r2, r2, #23
    24c4:	4693      	mov	fp, r2
    24c6:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = LCD_CS;
    24c8:	2280      	movs	r2, #128	; 0x80
    24ca:	03d2      	lsls	r2, r2, #15
    24cc:	4692      	mov	sl, r2
    24ce:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = LCD_WR;
    24d0:	2280      	movs	r2, #128	; 0x80
    24d2:	0292      	lsls	r2, r2, #10
    24d4:	4691      	mov	r9, r2
    24d6:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = LCD_DC;
    24d8:	2280      	movs	r2, #128	; 0x80
    24da:	0412      	lsls	r2, r2, #16
    24dc:	4690      	mov	r8, r2
    24de:	601a      	str	r2, [r3, #0]
	REG_PORT_DIRSET1 = LCD_RD;
    24e0:	2280      	movs	r2, #128	; 0x80
    24e2:	0252      	lsls	r2, r2, #9
    24e4:	4694      	mov	ip, r2
    24e6:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_Reset;
    24e8:	4b39      	ldr	r3, [pc, #228]	; (25d0 <main+0x17c>)
    24ea:	465a      	mov	r2, fp
    24ec:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    24ee:	4652      	mov	r2, sl
    24f0:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    24f2:	464a      	mov	r2, r9
    24f4:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    24f6:	4642      	mov	r2, r8
    24f8:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_RD;
    24fa:	4662      	mov	r2, ip
    24fc:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB00;
    24fe:	601f      	str	r7, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB01;
    2500:	601e      	str	r6, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB02;
    2502:	601d      	str	r5, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB03;
    2504:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB04;
    2506:	6018      	str	r0, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB05;
    2508:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB06;
    250a:	2240      	movs	r2, #64	; 0x40
    250c:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB07;
    250e:	3240      	adds	r2, #64	; 0x40
    2510:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB08;
    2512:	3280      	adds	r2, #128	; 0x80
    2514:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB09;
    2516:	3201      	adds	r2, #1
    2518:	32ff      	adds	r2, #255	; 0xff
    251a:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB10;
    251c:	2280      	movs	r2, #128	; 0x80
    251e:	00d2      	lsls	r2, r2, #3
    2520:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB11;
    2522:	2280      	movs	r2, #128	; 0x80
    2524:	0112      	lsls	r2, r2, #4
    2526:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB12;
    2528:	2280      	movs	r2, #128	; 0x80
    252a:	0152      	lsls	r2, r2, #5
    252c:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB13;
    252e:	2280      	movs	r2, #128	; 0x80
    2530:	0192      	lsls	r2, r2, #6
    2532:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB14;
    2534:	2280      	movs	r2, #128	; 0x80
    2536:	01d2      	lsls	r2, r2, #7
    2538:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = PORT_PB15;
    253a:	2280      	movs	r2, #128	; 0x80
    253c:	0212      	lsls	r2, r2, #8
    253e:	601a      	str	r2, [r3, #0]
	InitLCD();
    2540:	4b24      	ldr	r3, [pc, #144]	; (25d4 <main+0x180>)
    2542:	4798      	blx	r3
		clrScr();
    2544:	4b24      	ldr	r3, [pc, #144]	; (25d8 <main+0x184>)
    2546:	4698      	mov	r8, r3
		fillRect(0, 466, 799, 479);
    2548:	4d24      	ldr	r5, [pc, #144]	; (25dc <main+0x188>)
		delay_ms(500);
    254a:	4c25      	ldr	r4, [pc, #148]	; (25e0 <main+0x18c>)
		clrScr();
    254c:	47c0      	blx	r8
		fillRect(0, 466, 799, 479);
    254e:	23e0      	movs	r3, #224	; 0xe0
    2550:	33ff      	adds	r3, #255	; 0xff
    2552:	4a24      	ldr	r2, [pc, #144]	; (25e4 <main+0x190>)
    2554:	21e9      	movs	r1, #233	; 0xe9
    2556:	0049      	lsls	r1, r1, #1
    2558:	2000      	movs	r0, #0
    255a:	47a8      	blx	r5
		delay_ms(500);
    255c:	20fa      	movs	r0, #250	; 0xfa
    255e:	0040      	lsls	r0, r0, #1
    2560:	47a0      	blx	r4
	fore_Color_High = ((r&248)|g>>5);
    2562:	4b21      	ldr	r3, [pc, #132]	; (25e8 <main+0x194>)
    2564:	469b      	mov	fp, r3
    2566:	26ff      	movs	r6, #255	; 0xff
    2568:	701e      	strb	r6, [r3, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    256a:	4b20      	ldr	r3, [pc, #128]	; (25ec <main+0x198>)
    256c:	469a      	mov	sl, r3
    256e:	701e      	strb	r6, [r3, #0]
	back_Color_High = ((r&248)|g>>5);
    2570:	4b1f      	ldr	r3, [pc, #124]	; (25f0 <main+0x19c>)
    2572:	4699      	mov	r9, r3
    2574:	2300      	movs	r3, #0
    2576:	464a      	mov	r2, r9
    2578:	7013      	strb	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    257a:	4f1e      	ldr	r7, [pc, #120]	; (25f4 <main+0x1a0>)
    257c:	703b      	strb	r3, [r7, #0]
		fillRect(0, 466, 799, 479);
    257e:	23e0      	movs	r3, #224	; 0xe0
    2580:	33ff      	adds	r3, #255	; 0xff
    2582:	4a18      	ldr	r2, [pc, #96]	; (25e4 <main+0x190>)
    2584:	21e9      	movs	r1, #233	; 0xe9
    2586:	0049      	lsls	r1, r1, #1
    2588:	2000      	movs	r0, #0
    258a:	47a8      	blx	r5
		delay_ms(500);
    258c:	20fa      	movs	r0, #250	; 0xfa
    258e:	0040      	lsls	r0, r0, #1
    2590:	47a0      	blx	r4
	fore_Color_High = ((r&248)|g>>5);
    2592:	23f8      	movs	r3, #248	; 0xf8
    2594:	465a      	mov	r2, fp
    2596:	7013      	strb	r3, [r2, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    2598:	3bd9      	subs	r3, #217	; 0xd9
    259a:	4652      	mov	r2, sl
    259c:	7013      	strb	r3, [r2, #0]
	back_Color_High = ((r&248)|g>>5);
    259e:	464b      	mov	r3, r9
    25a0:	701e      	strb	r6, [r3, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    25a2:	23e0      	movs	r3, #224	; 0xe0
    25a4:	703b      	strb	r3, [r7, #0]
		fillRect(0, 466, 799, 479);
    25a6:	23e0      	movs	r3, #224	; 0xe0
    25a8:	33ff      	adds	r3, #255	; 0xff
    25aa:	4a0e      	ldr	r2, [pc, #56]	; (25e4 <main+0x190>)
    25ac:	21e9      	movs	r1, #233	; 0xe9
    25ae:	0049      	lsls	r1, r1, #1
    25b0:	2000      	movs	r0, #0
    25b2:	47a8      	blx	r5
		delay_ms(500);
    25b4:	20fa      	movs	r0, #250	; 0xfa
    25b6:	0040      	lsls	r0, r0, #1
    25b8:	47a0      	blx	r4
    25ba:	e7c7      	b.n	254c <main+0xf8>
    25bc:	000010d5 	.word	0x000010d5
    25c0:	00000115 	.word	0x00000115
    25c4:	000011e9 	.word	0x000011e9
    25c8:	41004488 	.word	0x41004488
    25cc:	0000ffff 	.word	0x0000ffff
    25d0:	41004494 	.word	0x41004494
    25d4:	000014b9 	.word	0x000014b9
    25d8:	000014a1 	.word	0x000014a1
    25dc:	00001419 	.word	0x00001419
    25e0:	00000155 	.word	0x00000155
    25e4:	0000031f 	.word	0x0000031f
    25e8:	200000b5 	.word	0x200000b5
    25ec:	200000b6 	.word	0x200000b6
    25f0:	200000b7 	.word	0x200000b7
    25f4:	200000b4 	.word	0x200000b4

000025f8 <__udivsi3>:
    25f8:	2200      	movs	r2, #0
    25fa:	0843      	lsrs	r3, r0, #1
    25fc:	428b      	cmp	r3, r1
    25fe:	d374      	bcc.n	26ea <__udivsi3+0xf2>
    2600:	0903      	lsrs	r3, r0, #4
    2602:	428b      	cmp	r3, r1
    2604:	d35f      	bcc.n	26c6 <__udivsi3+0xce>
    2606:	0a03      	lsrs	r3, r0, #8
    2608:	428b      	cmp	r3, r1
    260a:	d344      	bcc.n	2696 <__udivsi3+0x9e>
    260c:	0b03      	lsrs	r3, r0, #12
    260e:	428b      	cmp	r3, r1
    2610:	d328      	bcc.n	2664 <__udivsi3+0x6c>
    2612:	0c03      	lsrs	r3, r0, #16
    2614:	428b      	cmp	r3, r1
    2616:	d30d      	bcc.n	2634 <__udivsi3+0x3c>
    2618:	22ff      	movs	r2, #255	; 0xff
    261a:	0209      	lsls	r1, r1, #8
    261c:	ba12      	rev	r2, r2
    261e:	0c03      	lsrs	r3, r0, #16
    2620:	428b      	cmp	r3, r1
    2622:	d302      	bcc.n	262a <__udivsi3+0x32>
    2624:	1212      	asrs	r2, r2, #8
    2626:	0209      	lsls	r1, r1, #8
    2628:	d065      	beq.n	26f6 <__udivsi3+0xfe>
    262a:	0b03      	lsrs	r3, r0, #12
    262c:	428b      	cmp	r3, r1
    262e:	d319      	bcc.n	2664 <__udivsi3+0x6c>
    2630:	e000      	b.n	2634 <__udivsi3+0x3c>
    2632:	0a09      	lsrs	r1, r1, #8
    2634:	0bc3      	lsrs	r3, r0, #15
    2636:	428b      	cmp	r3, r1
    2638:	d301      	bcc.n	263e <__udivsi3+0x46>
    263a:	03cb      	lsls	r3, r1, #15
    263c:	1ac0      	subs	r0, r0, r3
    263e:	4152      	adcs	r2, r2
    2640:	0b83      	lsrs	r3, r0, #14
    2642:	428b      	cmp	r3, r1
    2644:	d301      	bcc.n	264a <__udivsi3+0x52>
    2646:	038b      	lsls	r3, r1, #14
    2648:	1ac0      	subs	r0, r0, r3
    264a:	4152      	adcs	r2, r2
    264c:	0b43      	lsrs	r3, r0, #13
    264e:	428b      	cmp	r3, r1
    2650:	d301      	bcc.n	2656 <__udivsi3+0x5e>
    2652:	034b      	lsls	r3, r1, #13
    2654:	1ac0      	subs	r0, r0, r3
    2656:	4152      	adcs	r2, r2
    2658:	0b03      	lsrs	r3, r0, #12
    265a:	428b      	cmp	r3, r1
    265c:	d301      	bcc.n	2662 <__udivsi3+0x6a>
    265e:	030b      	lsls	r3, r1, #12
    2660:	1ac0      	subs	r0, r0, r3
    2662:	4152      	adcs	r2, r2
    2664:	0ac3      	lsrs	r3, r0, #11
    2666:	428b      	cmp	r3, r1
    2668:	d301      	bcc.n	266e <__udivsi3+0x76>
    266a:	02cb      	lsls	r3, r1, #11
    266c:	1ac0      	subs	r0, r0, r3
    266e:	4152      	adcs	r2, r2
    2670:	0a83      	lsrs	r3, r0, #10
    2672:	428b      	cmp	r3, r1
    2674:	d301      	bcc.n	267a <__udivsi3+0x82>
    2676:	028b      	lsls	r3, r1, #10
    2678:	1ac0      	subs	r0, r0, r3
    267a:	4152      	adcs	r2, r2
    267c:	0a43      	lsrs	r3, r0, #9
    267e:	428b      	cmp	r3, r1
    2680:	d301      	bcc.n	2686 <__udivsi3+0x8e>
    2682:	024b      	lsls	r3, r1, #9
    2684:	1ac0      	subs	r0, r0, r3
    2686:	4152      	adcs	r2, r2
    2688:	0a03      	lsrs	r3, r0, #8
    268a:	428b      	cmp	r3, r1
    268c:	d301      	bcc.n	2692 <__udivsi3+0x9a>
    268e:	020b      	lsls	r3, r1, #8
    2690:	1ac0      	subs	r0, r0, r3
    2692:	4152      	adcs	r2, r2
    2694:	d2cd      	bcs.n	2632 <__udivsi3+0x3a>
    2696:	09c3      	lsrs	r3, r0, #7
    2698:	428b      	cmp	r3, r1
    269a:	d301      	bcc.n	26a0 <__udivsi3+0xa8>
    269c:	01cb      	lsls	r3, r1, #7
    269e:	1ac0      	subs	r0, r0, r3
    26a0:	4152      	adcs	r2, r2
    26a2:	0983      	lsrs	r3, r0, #6
    26a4:	428b      	cmp	r3, r1
    26a6:	d301      	bcc.n	26ac <__udivsi3+0xb4>
    26a8:	018b      	lsls	r3, r1, #6
    26aa:	1ac0      	subs	r0, r0, r3
    26ac:	4152      	adcs	r2, r2
    26ae:	0943      	lsrs	r3, r0, #5
    26b0:	428b      	cmp	r3, r1
    26b2:	d301      	bcc.n	26b8 <__udivsi3+0xc0>
    26b4:	014b      	lsls	r3, r1, #5
    26b6:	1ac0      	subs	r0, r0, r3
    26b8:	4152      	adcs	r2, r2
    26ba:	0903      	lsrs	r3, r0, #4
    26bc:	428b      	cmp	r3, r1
    26be:	d301      	bcc.n	26c4 <__udivsi3+0xcc>
    26c0:	010b      	lsls	r3, r1, #4
    26c2:	1ac0      	subs	r0, r0, r3
    26c4:	4152      	adcs	r2, r2
    26c6:	08c3      	lsrs	r3, r0, #3
    26c8:	428b      	cmp	r3, r1
    26ca:	d301      	bcc.n	26d0 <__udivsi3+0xd8>
    26cc:	00cb      	lsls	r3, r1, #3
    26ce:	1ac0      	subs	r0, r0, r3
    26d0:	4152      	adcs	r2, r2
    26d2:	0883      	lsrs	r3, r0, #2
    26d4:	428b      	cmp	r3, r1
    26d6:	d301      	bcc.n	26dc <__udivsi3+0xe4>
    26d8:	008b      	lsls	r3, r1, #2
    26da:	1ac0      	subs	r0, r0, r3
    26dc:	4152      	adcs	r2, r2
    26de:	0843      	lsrs	r3, r0, #1
    26e0:	428b      	cmp	r3, r1
    26e2:	d301      	bcc.n	26e8 <__udivsi3+0xf0>
    26e4:	004b      	lsls	r3, r1, #1
    26e6:	1ac0      	subs	r0, r0, r3
    26e8:	4152      	adcs	r2, r2
    26ea:	1a41      	subs	r1, r0, r1
    26ec:	d200      	bcs.n	26f0 <__udivsi3+0xf8>
    26ee:	4601      	mov	r1, r0
    26f0:	4152      	adcs	r2, r2
    26f2:	4610      	mov	r0, r2
    26f4:	4770      	bx	lr
    26f6:	e7ff      	b.n	26f8 <__udivsi3+0x100>
    26f8:	b501      	push	{r0, lr}
    26fa:	2000      	movs	r0, #0
    26fc:	f000 f806 	bl	270c <__aeabi_idiv0>
    2700:	bd02      	pop	{r1, pc}
    2702:	46c0      	nop			; (mov r8, r8)

00002704 <__aeabi_uidivmod>:
    2704:	2900      	cmp	r1, #0
    2706:	d0f7      	beq.n	26f8 <__udivsi3+0x100>
    2708:	e776      	b.n	25f8 <__udivsi3>
    270a:	4770      	bx	lr

0000270c <__aeabi_idiv0>:
    270c:	4770      	bx	lr
    270e:	46c0      	nop			; (mov r8, r8)

00002710 <__aeabi_lmul>:
    2710:	b5f0      	push	{r4, r5, r6, r7, lr}
    2712:	46ce      	mov	lr, r9
    2714:	4647      	mov	r7, r8
    2716:	0415      	lsls	r5, r2, #16
    2718:	0c2d      	lsrs	r5, r5, #16
    271a:	002e      	movs	r6, r5
    271c:	b580      	push	{r7, lr}
    271e:	0407      	lsls	r7, r0, #16
    2720:	0c14      	lsrs	r4, r2, #16
    2722:	0c3f      	lsrs	r7, r7, #16
    2724:	4699      	mov	r9, r3
    2726:	0c03      	lsrs	r3, r0, #16
    2728:	437e      	muls	r6, r7
    272a:	435d      	muls	r5, r3
    272c:	4367      	muls	r7, r4
    272e:	4363      	muls	r3, r4
    2730:	197f      	adds	r7, r7, r5
    2732:	0c34      	lsrs	r4, r6, #16
    2734:	19e4      	adds	r4, r4, r7
    2736:	469c      	mov	ip, r3
    2738:	42a5      	cmp	r5, r4
    273a:	d903      	bls.n	2744 <__aeabi_lmul+0x34>
    273c:	2380      	movs	r3, #128	; 0x80
    273e:	025b      	lsls	r3, r3, #9
    2740:	4698      	mov	r8, r3
    2742:	44c4      	add	ip, r8
    2744:	464b      	mov	r3, r9
    2746:	4351      	muls	r1, r2
    2748:	4343      	muls	r3, r0
    274a:	0436      	lsls	r6, r6, #16
    274c:	0c36      	lsrs	r6, r6, #16
    274e:	0c25      	lsrs	r5, r4, #16
    2750:	0424      	lsls	r4, r4, #16
    2752:	4465      	add	r5, ip
    2754:	19a4      	adds	r4, r4, r6
    2756:	1859      	adds	r1, r3, r1
    2758:	1949      	adds	r1, r1, r5
    275a:	0020      	movs	r0, r4
    275c:	bc0c      	pop	{r2, r3}
    275e:	4690      	mov	r8, r2
    2760:	4699      	mov	r9, r3
    2762:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002764 <__libc_init_array>:
    2764:	b570      	push	{r4, r5, r6, lr}
    2766:	2600      	movs	r6, #0
    2768:	4d0c      	ldr	r5, [pc, #48]	; (279c <__libc_init_array+0x38>)
    276a:	4c0d      	ldr	r4, [pc, #52]	; (27a0 <__libc_init_array+0x3c>)
    276c:	1b64      	subs	r4, r4, r5
    276e:	10a4      	asrs	r4, r4, #2
    2770:	42a6      	cmp	r6, r4
    2772:	d109      	bne.n	2788 <__libc_init_array+0x24>
    2774:	2600      	movs	r6, #0
    2776:	f000 f849 	bl	280c <_init>
    277a:	4d0a      	ldr	r5, [pc, #40]	; (27a4 <__libc_init_array+0x40>)
    277c:	4c0a      	ldr	r4, [pc, #40]	; (27a8 <__libc_init_array+0x44>)
    277e:	1b64      	subs	r4, r4, r5
    2780:	10a4      	asrs	r4, r4, #2
    2782:	42a6      	cmp	r6, r4
    2784:	d105      	bne.n	2792 <__libc_init_array+0x2e>
    2786:	bd70      	pop	{r4, r5, r6, pc}
    2788:	00b3      	lsls	r3, r6, #2
    278a:	58eb      	ldr	r3, [r5, r3]
    278c:	4798      	blx	r3
    278e:	3601      	adds	r6, #1
    2790:	e7ee      	b.n	2770 <__libc_init_array+0xc>
    2792:	00b3      	lsls	r3, r6, #2
    2794:	58eb      	ldr	r3, [r5, r3]
    2796:	4798      	blx	r3
    2798:	3601      	adds	r6, #1
    279a:	e7f2      	b.n	2782 <__libc_init_array+0x1e>
    279c:	00002818 	.word	0x00002818
    27a0:	00002818 	.word	0x00002818
    27a4:	00002818 	.word	0x00002818
    27a8:	0000281c 	.word	0x0000281c
    27ac:	42000800 	.word	0x42000800
    27b0:	42000c00 	.word	0x42000c00
    27b4:	42001000 	.word	0x42001000
    27b8:	42001400 	.word	0x42001400
    27bc:	42001800 	.word	0x42001800
    27c0:	42001c00 	.word	0x42001c00
    27c4:	00000b72 	.word	0x00000b72
    27c8:	00000b6e 	.word	0x00000b6e
    27cc:	00000b6e 	.word	0x00000b6e
    27d0:	00000bd4 	.word	0x00000bd4
    27d4:	00000bd4 	.word	0x00000bd4
    27d8:	00000b86 	.word	0x00000b86
    27dc:	00000b78 	.word	0x00000b78
    27e0:	00000b8c 	.word	0x00000b8c
    27e4:	00000bc2 	.word	0x00000bc2
    27e8:	00000c5c 	.word	0x00000c5c
    27ec:	00000c3c 	.word	0x00000c3c
    27f0:	00000c3c 	.word	0x00000c3c
    27f4:	00000cc8 	.word	0x00000cc8
    27f8:	00000c4e 	.word	0x00000c4e
    27fc:	00000c6a 	.word	0x00000c6a
    2800:	00000c40 	.word	0x00000c40
    2804:	00000c78 	.word	0x00000c78
    2808:	00000cb8 	.word	0x00000cb8

0000280c <_init>:
    280c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    280e:	46c0      	nop			; (mov r8, r8)
    2810:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2812:	bc08      	pop	{r3}
    2814:	469e      	mov	lr, r3
    2816:	4770      	bx	lr

00002818 <__init_array_start>:
    2818:	000000dd 	.word	0x000000dd

0000281c <_fini>:
    281c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    281e:	46c0      	nop			; (mov r8, r8)
    2820:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2822:	bc08      	pop	{r3}
    2824:	469e      	mov	lr, r3
    2826:	4770      	bx	lr

00002828 <__fini_array_start>:
    2828:	000000b5 	.word	0x000000b5
