/* $NoKeywords:$ */
/**
 * @file
 *
 * AMD CPM Common SSDT Table
 *
 * Contains CPM code to define CPM object name in ASL
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      CPM
 * @e sub-project:  Kernel
 * @e \$Revision$   @e \$Date$
 *
 */
/*****************************************************************************
 *
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
 ******************************************************************************
 */

#define CpmSetPostCode              M000
#define CpmIsFchPcie                M001
#define CpmFchGppHotplugService     M002
#define CpmCalculateABLinkRegister  M003
#define CpmReadABLinkRegister       M004
#define CpmWriteABLinkRegister      M005
#define CpmReadWriteABLinkRegister  M006
#define CpmFchSetGen1               M007
#define CpmFchSetGen2               M008
#define CpmReadGpio                 M009
#define CpmWriteGpio                M010
#define CpmReadMem8                 M011
#define CpmWriteMem8                M012
#define CpmReadMem32                M013
#define CpmWriteMem32               M014
#define CpmReadPm2                  M015
#define CpmWritePm2                 M016
#define CpmReadPci                  M017
#define CpmWritePci                 M018
#define CpmReadPci32                M019
#define CpmWritePci32               M020
#define CpmReadPcieRegister         M021
#define CpmWritePcieRegister        M022
#define CpmClearPresenceDetectChangeBit             M023
#define CpmCheckVirtualChannelNegotiationPending    M024
#define CpmRetrainPcieLink          M025
#define CpmReconfigPcieLink         M026
#define CpmGetPcieAspm              M027
#define CpmSetPcieAspm              M028
#define CpmReadGevent               M029
#define CpmWriteGevent              M030
#define CpmReadGeventTriggerType    M031
#define CpmWriteGeventTriggerType   M032
#define CpmGetPciePmCapability      M033
#define CpmReadRtc                  M034
#define CpmReadAcpiMmio             M035
#define CpmWriteAcpiMmio            M036
#define CpmGeventGpioMappingTable   M037
#define CpmKbcReadGpio              M038
#define CpmKbcWriteGpio             M039
#define CpmKbcRead8                 M040
#define CpmKbcWrite8                M041
#define CpmKbcMutex                 M042
#define CpmCallBack                 M043
#define CpmIsLinux                  M044
#define CpmIsWin8                   M045
#define CpmCurrentOSType            M046
#define CpmCurrentOSFlag            M047
#define CpmOddStatus                M048
#define CpmReadTable                M049
#define CpmGetZoneTemperature       M060
#define CpmThermalTrapHandler       M061
#define CpmCurrentTemperature       M062
#define CpmSetTemperatureThreshold  M063
#define CpmUpdateTemperatureThreshold               M065
#define CpmInitTempInRegister       M067
#define CpmTemperatureHighThreshold M069
#define CpmTemperatureLowThreshold  M070
#define CpmCriticalTemperatureThreshold             M071
#define CpmTc1                      M074
#define CpmTc2                      M075
#define CpmSamplePeriod             M076
#define CpmAc0                      M077
#define CpmAc1                      M078
#define CpmAc2                      M079
#define CpmAc3                      M080
#define CpmPstateLimit              M081
#define CpmVersion                  M082
#define CpmPcieMmioBaseAddr         M083
#define CpmAcpiMmioBaseAddr         M084
#define CpmSbChipId                 M085
#define CpmChipId                   M086
#define CpmAtrmRomSize              M105
#define CpmAtrmRomImage             M106
#define CpmDeviceDetectionTable     M108
#define CpmDeviceResetTable         M109
#define CpmDevicePowerTable         M110
#define CpmSetDevicePower           M111
#define CpmSetDeviceReset           M112
#define CpmGetDeviceStatus          M113
#define CpmPcieHotplug              M114
#define CpmInterfaceBuffer          M115
#define CpmStructureSizeField       M116
#define CpmFunctionField            M117
#define CpmDeviceField              M118
#define CpmBusField                 M119
#define CpmHotplugField             M120
#define CpmMainTable                M128
#define CpmExpressCardEventMethod   M129
#define CpmExpressCardBridge        M130
#define CpmExpressCardTable         M132
#define CpmGetDayofMonth            M153
#define CpmGetRelativeTime          M154
#define CpmGetAbsoluteTime          M155
#define CpmStructureSize                          M157
#define CpmInterfaceVersion                       M158
#define CpmSupportedNotificationsMask             M159
#define CpmSupportedFunctionsBitVector            M160
#define CpmValidFlagsMask                         M161
#define CpmFlags                                  M162
#define CpmNotifyCommandCode                      M163
#define CpmPendingSystemBIOSRequestBuffer         M164
#define CpmExpansionModeChangeRequest             M166
#define CpmThermalStateChangeRequest              M167
#define CpmForcedPowerStateChangeRequest          M168
#define CpmSystemPowerStateChangeRequest          M169
#define CpmPendingSystemBIOSRequests              M174
#define CpmExpansionMode                          M175
#define CpmThermalStateTargetGraphicsController   M176
#define CpmThermalStateStateId                    M177
#define CpmForcedPowerStateTargetGraphicsController           M178
#define CpmForcedPowerStateStateId                M179
#define CpmSystemPowerSource                      M180
#define CpmConnectorIndex                         M185
#define CpmDeviceCombinationBuffer                M186
#define CpmDeviceCombinationNumber                M187
#define CpmLidState                               M188
#define CpmHdaudioSubSystemVendorId               M191
#define CpmPowerState                             M192
#define CpmI2cSwitch                              M196
#define CpmStructureSize2                         M197
#define CpmBusNumber                              M198
#define CpmDeviceNumber                           M199
#define CpmFunctionNumber                         M200
#define CpmHotplugStatus                          M201
#define CpmVbiosBuffer                            M202
#define CpmDockingFlag                            M203
#define CpmDockingStatus                          M204
#define CpmReturnValue                            M205
#define CpmPsppPolicy                             M206
#define CpmAtcsBuffer0                            M207
#define CpmAtcsBuffer1                            M208
#define CpmActiveLaneNumber                       M209
#define CpmSaveExpansionMode                      M210
#define CpmSaveThermalStateTargetGraphicsController           M211
#define CpmSaveThermalStateStateId                M212
#define CpmSaveForcedPowerStateTargetGraphicsController       M213
#define CpmSaveForcedPowerStateStateId            M214
#define CpmSaveSystemPowerSource                  M215
#define CpmSavePanelBrightnessBacklightLevel      M216
#define CpmMxmOverTempEventMethod                 M217
#define CpmSetDeviceClock                         M219
#define CpmPcieClockTable                         M220
#define CpmSbStrap                                M221
#define CpmOtherHotplugCard0EventMethod           M222
#define CpmOtherHotplugCard0Bridge                M223
#define CpmOtherHotplugCard1EventMethod           M224
#define CpmOtherHotplugCard1Bridge                M225
#define CpmOtherHotplugCardTable                  M226
#define CpmGeventGpioMappingTable2                M227
#define CpmSetDevicePowerTable                    M228
#define CpmEcRamGpioBaseOffset                    M229
#define CpmSwSmiMutex                             M230
#define CpmSwSmiPort                              M231
#define CpmTriggerSmi                             M232
#define CpmUmaSize                                M233
#define CpmCurrentUmaSize                         M234
#define CpmSwSmiCmdSetAutoUmaMode                 M235
#define CpmBridgeDevice                           M243
#define CpmBridgeFunction                         M244
#define CpmReadSmnRegister                        M249
#define CpmWriteSmnRegister                       M250
#define CpmCoreTopologyTable                      M251
#define CpmGetMultiDieBusNumber                   M252

#define CPM_POWER_ON                      0x01
#define CPM_POWER_OFF                     0x00

//
// CPM Table Definition
//
#define CpmTableHeaderSize                0x10

//
// AMD_CPM_MAIN_TABLE
//

//
// AMD_CPM_GPIO_DEVICE_POWER
//
#define CpmGpioDevicePowerSize            0x08
#define CpmGpioDevicePowerDeviceId        0x00
#define CpmGpioDevicePowerMode            0x01
#define CpmGpioDevicePowerType            0x02
#define CpmGpioDevicePowerConfig          0x03
#define CpmGpioDevicePowerInitFlag        0x07

//
// AMD_CPM_PCIE_CLOCK_TABLE
//
#define CpmPcieClockSize                  0x0C
#define CpmPcieClockClkId                 0x00
#define CpmPcieClockClkReq                0x01
#define CpmPcieClockClkIdExt              0x02
#define CpmPcieClockClkReqExt             0x03
#define CpmPcieClockDeviceId              0x04
#define CpmPcieClockDevice                0x05
#define CpmPcieClockFunction              0x06
#define CpmPcieClockSlotCheck             0x07
#define CpmPcieClockSpecialFunctionId     0x08

//
// AMD_CPM_GPIO_DEVICE_RESET
//
#define CpmGpioDeviceResetSize            0x08
#define CpmGpioDeviceResetDeviceId        0x00
#define CpmGpioDeviceResetMode            0x01
#define CpmGpioDeviceResetType            0x02
#define CpmGpioDeviceResetConfig          0x03
#define CpmGpioDeviceResetInitFlag        0x07

//
// AMD_CPM_GPIO_DEVICE_DETECTION
//
#define CpmGpioDeviceDetectionSize        0x0B
#define CpmGpioDeviceDetectionDeviceId    0x00
#define CpmGpioDeviceDetectionType        0x01
#define CpmGpioDeviceDetectionPinNum1     0x02
#define CpmGpioDeviceDetectionValue1      0x04
#define CpmGpioDeviceDetectionPinNum2     0x05
#define CpmGpioDeviceDetectionValue2      0x07
#define CpmGpioDeviceDetectionPinNum3     0x08
#define CpmGpioDeviceDetectionValue3      0x0A

// AMD_CPM_EXPRESS_CARD_TABLE
#define CpmExpressCardBridgeDevice        0x10
#define CpmExpressCardBridgeFunction      0x11
#define CpmExpressCardEventPin            0x12
#define CpmExpressCardDeviceId            0x13

// AMD_CPM_OTHER_HOTPLUG_CARD_TABLE
#define CpmOtherHotplogCardNumber                     0x10
#define CpmOtherHotplogCard0BridgeDevice              0x11
#define CpmOtherHotplogCard0BridgeFunction            0x12
#define CpmOtherHotplogCard0EventPin                  0x13
#define CpmOtherHotplogCard0DeviceId                  0x14
#define CpmOtherHotplogCard1BridgeDevice              0x15
#define CpmOtherHotplogCard1BridgeFunction            0x16
#define CpmOtherHotplogCard1EventPin                  0x17
#define CpmOtherHotplogCard1DeviceId                  0x18

// AMD FCH REVISION ID
#define CPM_FCH_REVISION_ID_DEFAULT                   0x00
#define CPM_FCH_REVISION_ID_KB                        0x01
#define CPM_FCH_REVISION_ID_ML                        0x02
#define CPM_FCH_REVISION_ID_CZ                        0x03
#define CPM_FCH_REVISION_ID_NL                        0x04
#define CPM_FCH_REVISION_ID_AM                        0x05
#define CPM_FCH_REVISION_ID_ST                        0x06
#define CPM_FCH_REVISION_ID_BR                        0x07
#define CPM_FCH_REVISION_ID_ZP                        0x08

// AMD_CPM_CORE_TOPOLOGY_TABLE
#define CpmCoreTopologySize                           0x03
#define CpmCoreTopologySocket                         0x00
#define CpmCoreTopologyDie                            0x01
#define CpmCoreTopologyBus                            0x02

