<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Fetch_Stage.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Fetch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Fetch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Fetch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Fetch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fetch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Fetch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Fetch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Fetch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Fetch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Fetch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Fetch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Full_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Full_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Full_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Full_adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Full_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Full_adder.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Full_adder_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NRegister_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Fetch_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Fetch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Fetch_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Full_adder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Full_adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Full_adder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507830024" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1507830024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508605923" xil_pn:in_ck="-3701684729464664906" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508605923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Carry_Network.vhd"/>
      <outfile xil_pn:name="Fetch.vhd"/>
      <outfile xil_pn:name="Mux_NBit_2x1.vhd"/>
      <outfile xil_pn:name="NRegister.vhd"/>
      <outfile xil_pn:name="PG_cell.vhd"/>
      <outfile xil_pn:name="PG_network.vhd"/>
      <outfile xil_pn:name="PropagateCarryLookahead.vhd"/>
      <outfile xil_pn:name="Sum_Network.vhd"/>
      <outfile xil_pn:name="TB_Fetch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507830024" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7142553332817508267" xil_pn:start_ts="1507830024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507830024" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4393329167560704589" xil_pn:start_ts="1507830024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507830024" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6363460247319539277" xil_pn:start_ts="1507830024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508605923" xil_pn:in_ck="-3701684729464664906" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508605923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Carry_Network.vhd"/>
      <outfile xil_pn:name="Fetch.vhd"/>
      <outfile xil_pn:name="Mux_NBit_2x1.vhd"/>
      <outfile xil_pn:name="NRegister.vhd"/>
      <outfile xil_pn:name="PG_cell.vhd"/>
      <outfile xil_pn:name="PG_network.vhd"/>
      <outfile xil_pn:name="PropagateCarryLookahead.vhd"/>
      <outfile xil_pn:name="Sum_Network.vhd"/>
      <outfile xil_pn:name="TB_Fetch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508605930" xil_pn:in_ck="-3701684729464664906" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8290233085659725402" xil_pn:start_ts="1508605923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Fetch_beh.prj"/>
      <outfile xil_pn:name="TB_Fetch_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1508605931" xil_pn:in_ck="7059071920129355494" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3492427749601694585" xil_pn:start_ts="1508605930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Fetch_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1507115260" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1507115260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507460605" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5634346307371842027" xil_pn:start_ts="1507460605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507460605" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6363460247319539277" xil_pn:start_ts="1507460605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507460605" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507460605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507460605" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6887781294378626765" xil_pn:start_ts="1507460605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507460605" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1507460605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507460605" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3765095513231161853" xil_pn:start_ts="1507460605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508605744" xil_pn:in_ck="-4541697828970660345" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3848607777436856902" xil_pn:start_ts="1508605728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Fetch.lso"/>
      <outfile xil_pn:name="Fetch.ngc"/>
      <outfile xil_pn:name="Fetch.ngr"/>
      <outfile xil_pn:name="Fetch.prj"/>
      <outfile xil_pn:name="Fetch.stx"/>
      <outfile xil_pn:name="Fetch.syr"/>
      <outfile xil_pn:name="Fetch.xst"/>
      <outfile xil_pn:name="Fetch_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
