// Seed: 3365528362
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri id_8,
    output supply0 id_9
);
  assign id_2 = id_1;
  wire id_11;
  wire id_12;
  initial begin
    return id_7;
  end
  assign id_9 = 1;
  always assign id_12 = 1 > id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd20,
    parameter id_15 = 32'd36
) (
    output tri0 id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output tri id_7,
    input supply1 id_8,
    input uwire id_9,
    input wor id_10,
    output tri1 id_11,
    output wand id_12
);
  defparam id_14.id_15 = 1'h0; module_0(
      id_0, id_6, id_4, id_6, id_4, id_2, id_2, id_5, id_1, id_12
  );
endmodule
