<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: ArmISA::TLB Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1TLB.html">TLB</a>
  </div>
</div>
<div class="contents">
<h1>ArmISA::TLB Class Reference</h1><!-- doxytag: class="ArmISA::TLB" --><!-- doxytag: inherits="BaseTLB" -->
<p><code>#include &lt;<a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ArmISA::TLB:</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1TLB.gif" usemap="#ArmISA::TLB_map" alt=""/>
  <map id="ArmISA::TLB_map" name="ArmISA::TLB_map">
<area href="classBaseTLB.html" alt="BaseTLB" shape="rect" coords="105,112,200,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1TLB-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">ArmFlags</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415">AlignmentMask</a> =  0x7, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba422d6dcdcd2b34b80376f0ae0ca91302">AlignByte</a> =  0x0, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaa48ea723051b86c5e9508dd9fe7f4e34">AlignHalfWord</a> =  0x1, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba386d7ddcafe6286299a6356cda0df72e">AlignWord</a> =  0x2, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbae89e0502b5c5bbe21f62da68227e0f8a">AlignDoubleWord</a> =  0x3, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba921a7131322f8d81f4ffafe4f3c86658">AlignQuadWord</a> =  0x4, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbabffd038917c3cb4b1c5078295c40ec17">AlignOctWord</a> =  0x5, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">AllowUnaligned</a> =  0x8, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">UserMode</a> =  0x10, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">MustBeOne</a> =  0x40
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> { <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb">NormalTran</a> =  0, 
<a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">S1CTran</a> =  0x1, 
<a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">HypMode</a> =  0x2, 
<a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">S1S2NsTran</a> =  0x4
 }</td></tr>
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ae58edb2d376d7408e0191f42c6bba423">TLB</a> (const ArmTLBParams *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a8938416c4b3ed1eaa4e42675c1a5d8e1">TLB</a> (const <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">Params</a> *p, int _size, <a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a> *_walker)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a7f267aa3f82802f19128f2cc0fa01766">lookup</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, uint16_t asn, uint8_t <a class="el" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, bool hyp, bool secure, bool functional, bool ignore_asn, uint8_t target_el)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lookup an entry in the <a class="el" href="classArmISA_1_1TLB.html">TLB</a>.  <a href="#a7f267aa3f82802f19128f2cc0fa01766"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9d8f87cca781927c8e02f95ea719a799">~TLB</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#adb473611718628232702447d9f70ba0f">takeOverFrom</a> (<a class="el" href="classBaseTLB.html">BaseTLB</a> *otlb)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a76cd278cd95d40ece41d649819ebdbd0">init</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">setup all the back pointers  <a href="#a76cd278cd95d40ece41d649819ebdbd0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad37d6bfa6a19095b9862c3ce63cced48">getTableWalker</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a8b1b779e7ad9164503afa65f537b67d6">setMMU</a> (<a class="el" href="classArmISA_1_1Stage2MMU.html">Stage2MMU</a> *<a class="el" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>, <a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> master_id)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa505ff872f4818901a10cc4802aa3b0b">getsize</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a32a7397627c69aa473125fb40ea7beac">insert</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, <a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> &amp;pte)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a170107cd64693611bf5965f9c61df4c4">getTE</a> (<a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> **te, <a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, bool timing, bool functional, bool is_secure, <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> tranType)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a78273d9afe906fdf79bc12fee77101a9">getResultTe</a> (<a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> **te, <a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, bool timing, bool functional, <a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *mergeTe)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a64041a89039c259e806abc967f5fbdb1">checkPermissions</a> (<a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *te, <a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a58349edfa91a94e5f65fd15230c0c0d1">checkPermissions64</a> (<a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *te, <a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa0f5c3738d8c785687a6a14a1d9a969f">flushAllSecurity</a> (bool secure_lookup, uint8_t target_el, bool ignore_el=false)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1Reset.html">Reset</a> the entire <a class="el" href="classArmISA_1_1TLB.html">TLB</a>.  <a href="#aa0f5c3738d8c785687a6a14a1d9a969f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ab8bd95b9f14f2818851da8807af3a836">flushAllNs</a> (bool hyp, uint8_t target_el, bool ignore_el=false)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove all entries in the non secure world, depending on whether they were allocated in hyp mode or not.  <a href="#ab8bd95b9f14f2818851da8807af3a836"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a73fb55649fd598c9a267aa7480c2b341">flushAll</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1Reset.html">Reset</a> the entire <a class="el" href="classArmISA_1_1TLB.html">TLB</a>.  <a href="#a73fb55649fd598c9a267aa7480c2b341"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a29738676b3d101fe9e2beb93a7bc45f6">flushMvaAsid</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mva, uint64_t asn, bool secure_lookup, uint8_t target_el)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove any entries that match both a va and asn.  <a href="#a29738676b3d101fe9e2beb93a7bc45f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aaefc0fdfbb2df9d0121fc125d753d997">flushAsid</a> (uint64_t asn, bool secure_lookup, uint8_t target_el)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove any entries that match the asn.  <a href="#aaefc0fdfbb2df9d0121fc125d753d997"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a30b72fb4fd7e38ac6db82374a2ed4749">flushMva</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mva, bool secure_lookup, bool hyp, uint8_t target_el)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove all entries that match the va regardless of asn.  <a href="#a30b72fb4fd7e38ac6db82374a2ed4749"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9e1da0b92f4da89bf4c34f9b51529ed1">trickBoxCheck</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="structArmISA_1_1TlbEntry.html#a31010741ac437b50594310ecec826f60">TlbEntry::DomainType</a> <a class="el" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a58812ef7433ba936aa2f98adfe5aa39c">walkTrickBoxCheck</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a669a5d9343209851e234d5f2f7c573d5">pa</a>, bool is_secure, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> sz, bool is_exec, bool is_write, <a class="el" href="structArmISA_1_1TlbEntry.html#a31010741ac437b50594310ecec826f60">TlbEntry::DomainType</a> <a class="el" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a>, <a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136">LookupLevel</a> lookup_level)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a7acbeba474b4ae0ea99866ecb894941a">printTlb</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a96c86145dd10ea21e483d63d66f44361">demapPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;paddr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do a functional lookup on the <a class="el" href="classArmISA_1_1TLB.html">TLB</a> (for debugging) and don't modify any internal state.  <a href="#a693297f6f1f044fdbfa0a2eca885c215"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a8a1cb0855342ca92ccd4c3f08c1dc548">translateFunctional</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> tranType=NormalTran)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do a functional lookup on the <a class="el" href="classArmISA_1_1TLB.html">TLB</a> (for checker cpu) that behaves like a normal lookup without modifying any page table state.  <a href="#a8a1cb0855342ca92ccd4c3f08c1dc548"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aead531369fa0aab3365098fe114a13e1">setAttr</a> (uint64_t <a class="el" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Accessor functions for memory attributes for last accessed <a class="el" href="classArmISA_1_1TLB.html">TLB</a> entry.  <a href="#aead531369fa0aab3365098fe114a13e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6e096cab449541602b2c93352057c1d0">getAttr</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a3c902b7580e9979a5012b130a287aa40">translateFs</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, bool &amp;delay, bool timing, <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> tranType, bool functional=false)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a80e334b22c1757f9785af4c74e40e4eb">translateSe</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, bool &amp;delay, bool timing)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aff53b44f224ef2da772eae67e2a4a665">translateAtomic</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> tranType=NormalTran)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a5cb044896253e2907e6e8d73b417650a">translateTiming</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> tranType=NormalTran)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a37429268146c6e6f1f2ff266348fd051">translateComplete</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> tranType, bool callFromS2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a94a8c332610622e5cf6e070b7a525a8e">finalizePhysical</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a376793db82a8d4070f96059e0f41bce2">drainResume</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resume execution after a successful drain.  <a href="#a376793db82a8d4070f96059e0f41bce2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a0077ab05a75ce2d9bcddcd8e75871c3f">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a078e74cc6bb9e13bb314df424c4d8b54">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad0ff8cdde62a02faee3cf367c43875ab">regStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register statistics for this object.  <a href="#ad0ff8cdde62a02faee3cf367c43875ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a63e8662225f30bb49e66dad1fa3502c7">regProbePoints</a> () M5_ATTR_OVERRIDE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register probe points for this object.  <a href="#a63e8662225f30bb49e66dad1fa3502c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ac5fae45e79460e65fb49f5350b0d8a12">getMasterPort</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the table walker master port.  <a href="#ac5fae45e79460e65fb49f5350b0d8a12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#acffc6bd5cf3bb7bcf17c2fe2a88b9ad8">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a> ()</td></tr>
<tr><td colspan="2"><h2>Static Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a17c8701aa480f6051e75e317455f0d26">validVirtualAddress</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> tranType=NormalTran)</td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6ec1ce85d329fbd19234e06640582237">_attr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">tableWalker</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1Stage2MMU.html">Stage2MMU</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ace3820ca2b565f0f7201ddad09327be9">stage2Mmu</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">instHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">instMisses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">readHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a664a30b4686cbd47b32c2f3f40b122a7">readMisses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">writeHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ac5943c197a782c01a72a16a9921fac3c">writeMisses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a0588d04a47d488e874e7034d5878c51b">inserts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad2a3ec67a52ee644564143b7ca918516">flushTlb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a410e54735bc35f30c89980cbb28570e1">flushTlbMva</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a35b6a93ff8375b07eede7bc89d888cbe">flushTlbMvaAsid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a28d619726ce2410f006a43af332ca8e1">flushTlbAsid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">flushedEntries</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">alignFaults</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6c80b0d2f2e71322dff7ac83e82d5bc1">prefetchFaults</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ab2b9dac041d03c3526507570622785f8">domainFaults</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">permsFaults</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9fbd9eee78e1b023b096b9ca893d1aa7">readAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6ef4e4a8d02c9d26a84f8a5d63b9f15b">writeAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6906bf5d24cb0bb244cdd49d9cb0a2e0">instAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9b0a4d17adecac5e2646491e78bacd39">hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#afcfd0ae1561036ec2e915c57cc4130e6">misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa74953c7b78eb906dc1631733682eb82">accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceProbePoints.html#a2685fee9535ed8e521b513e74fdd2dc1">ProbePoints::PMUUPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9641876348adabd4a106afbe35c10456">ppRefills</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> probe for <a class="el" href="classArmISA_1_1TLB.html">TLB</a> refills.  <a href="#a9641876348adabd4a106afbe35c10456"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ab9c80953ba1c13b5952117b5c8d38c3a">rangeMRU</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CPSR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">cpsr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">SCTLR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">SCR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">scr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TTBCR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">PRRR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a533ccc5fb8ebabb13775922cf63dd680">prrr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">NMRR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">nmrr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HCR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad955d3c1c52d9b45bc86a77f6d145441">dacr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a65b5c9f8eeb6f23d434738badc2e8603">miscRegValid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">curTranType</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ac124897414ac526a624ea559da1ae7e4">haveLPAE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a1c4d7213d405a0b53006ea48ba800d0b">haveVirtualization</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a5ff7c41974308118cb7dcd6376d2a4d0">haveLargeAsid64</a></td></tr>
<tr><td colspan="2"><h2>Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a98e4ddfe8fa17aa49ff3cdc3db73a5ef">_flushMva</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mva, uint64_t asn, bool secure_lookup, bool hyp, bool ignore_asn, uint8_t target_el)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove any entries that match both a va and asn.  <a href="#a98e4ddfe8fa17aa49ff3cdc3db73a5ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a125bdfc91830baae5cdea2e78b1d5740">checkELMatch</a> (uint8_t target_el, uint8_t tentry_el, bool ignore_el)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00065">65</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a197413c7b18469b1f2130a40ea995cbb"></a><!-- doxytag: member="ArmISA::TLB::ArmFlags" ref="a197413c7b18469b1f2130a40ea995cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">ArmISA::TLB::ArmFlags</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415"></a><!-- doxytag: member="AlignmentMask" ref="a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415" args="" -->AlignmentMask</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba422d6dcdcd2b34b80376f0ae0ca91302"></a><!-- doxytag: member="AlignByte" ref="a197413c7b18469b1f2130a40ea995cbba422d6dcdcd2b34b80376f0ae0ca91302" args="" -->AlignByte</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbaa48ea723051b86c5e9508dd9fe7f4e34"></a><!-- doxytag: member="AlignHalfWord" ref="a197413c7b18469b1f2130a40ea995cbbaa48ea723051b86c5e9508dd9fe7f4e34" args="" -->AlignHalfWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba386d7ddcafe6286299a6356cda0df72e"></a><!-- doxytag: member="AlignWord" ref="a197413c7b18469b1f2130a40ea995cbba386d7ddcafe6286299a6356cda0df72e" args="" -->AlignWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbae89e0502b5c5bbe21f62da68227e0f8a"></a><!-- doxytag: member="AlignDoubleWord" ref="a197413c7b18469b1f2130a40ea995cbbae89e0502b5c5bbe21f62da68227e0f8a" args="" -->AlignDoubleWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba921a7131322f8d81f4ffafe4f3c86658"></a><!-- doxytag: member="AlignQuadWord" ref="a197413c7b18469b1f2130a40ea995cbba921a7131322f8d81f4ffafe4f3c86658" args="" -->AlignQuadWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbabffd038917c3cb4b1c5078295c40ec17"></a><!-- doxytag: member="AlignOctWord" ref="a197413c7b18469b1f2130a40ea995cbbabffd038917c3cb4b1c5078295c40ec17" args="" -->AlignOctWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063"></a><!-- doxytag: member="AllowUnaligned" ref="a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063" args="" -->AllowUnaligned</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35"></a><!-- doxytag: member="UserMode" ref="a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35" args="" -->UserMode</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab"></a><!-- doxytag: member="MustBeOne" ref="a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab" args="" -->MustBeOne</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00068">68</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8aaaf238d2bfe38a64a59fa71b2c4094"></a><!-- doxytag: member="ArmISA::TLB::ArmTranslationType" ref="a8aaaf238d2bfe38a64a59fa71b2c4094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmISA::TLB::ArmTranslationType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb"></a><!-- doxytag: member="NormalTran" ref="a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb" args="" -->NormalTran</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0"></a><!-- doxytag: member="S1CTran" ref="a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0" args="" -->S1CTran</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3"></a><!-- doxytag: member="HypMode" ref="a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3" args="" -->HypMode</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21"></a><!-- doxytag: member="S1S2NsTran" ref="a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21" args="" -->S1S2NsTran</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00087">87</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ae58edb2d376d7408e0191f42c6bba423"></a><!-- doxytag: member="ArmISA::TLB::TLB" ref="ae58edb2d376d7408e0191f42c6bba423" args="(const ArmTLBParams *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TLB::TLB </td>
          <td>(</td>
          <td class="paramtype">const ArmTLBParams *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00074">74</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="table__walker_8hh_source.html#l00894">ArmISA::TableWalker::haveLargeAsid64()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00335">haveLargeAsid64</a>, <a class="el" href="table__walker_8hh_source.html#l00892">ArmISA::TableWalker::haveLPAE()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00333">haveLPAE</a>, <a class="el" href="table__walker_8hh_source.html#l00893">ArmISA::TableWalker::haveVirtualization()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00334">haveVirtualization</a>, <a class="el" href="table__walker_8hh_source.html#l00910">ArmISA::TableWalker::setTlb()</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00104">tableWalker</a>.</p>

</div>
</div>
<a class="anchor" id="a8938416c4b3ed1eaa4e42675c1a5d8e1"></a><!-- doxytag: member="ArmISA::TLB::TLB" ref="a8938416c4b3ed1eaa4e42675c1a5d8e1" args="(const Params *p, int _size, TableWalker *_walker)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::TLB::TLB </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a> *&nbsp;</td>
          <td class="paramname"> <em>_walker</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d8f87cca781927c8e02f95ea719a799"></a><!-- doxytag: member="ArmISA::TLB::~TLB" ref="a9d8f87cca781927c8e02f95ea719a799" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TLB::~TLB </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00091">91</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00096">table</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a98e4ddfe8fa17aa49ff3cdc3db73a5ef"></a><!-- doxytag: member="ArmISA::TLB::_flushMva" ref="a98e4ddfe8fa17aa49ff3cdc3db73a5ef" args="(Addr mva, uint64_t asn, bool secure_lookup, bool hyp, bool ignore_asn, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::_flushMva </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>mva</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>hyp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ignore_asn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove any entries that match both a va and asn. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mva</em>&nbsp;</td><td>virtual address to flush </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>asn</em>&nbsp;</td><td>contextid/asn to flush on match </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>secure_lookup</em>&nbsp;</td><td>if the operation affects the secure world </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hyp</em>&nbsp;</td><td>if the operation affects hyp mode </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ignore_asn</em>&nbsp;</td><td>if the flush should ignore the asn </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00321">321</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00120">flushedEntries</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00135">lookup()</a>, <a class="el" href="mt__constants_8hh_source.html#l00062">MipsISA::te</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00324">vmid</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00312">flushMva()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00278">flushMvaAsid()</a>.</p>

</div>
</div>
<a class="anchor" id="a125bdfc91830baae5cdea2e78b1d5740"></a><!-- doxytag: member="ArmISA::TLB::checkELMatch" ref="a125bdfc91830baae5cdea2e78b1d5740" args="(uint8_t target_el, uint8_t tentry_el, bool ignore_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TLB::checkELMatch </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>tentry_el</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ignore_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00341">341</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00288">flushAsid()</a>.</p>

</div>
</div>
<a class="anchor" id="a64041a89039c259e806abc967f5fbdb1"></a><!-- doxytag: member="ArmISA::TLB::checkPermissions" ref="a64041a89039c259e806abc967f5fbdb1" args="(TlbEntry *te, RequestPtr req, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::checkPermissions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td>
          <td class="paramname"> <em>te</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00596">596</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00121">alignFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00086">ArmISA::ArmFault::AlignmentFault</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00069">AlignmentMask</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00118">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00328">dacr</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00120">ArmISA::TlbEntry::domain</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00123">domainFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00092">ArmISA::ArmFault::DomainLL</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Execute</a>, <a class="el" href="request_8hh_source.html#l00476">Request::getFlags()</a>, <a class="el" href="request_8hh_source.html#l00501">Request::getVaddr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00119">ArmISA::TlbEntry::hap</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00327">hcr</a>, <a class="el" href="request_8hh_source.html#l00639">Request::isPrefetch()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00319">isPriv</a>, <a class="el" href="request_8hh_source.html#l00648">Request::isPTWalk()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00320">isSecure</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00125">ArmISA::TlbEntry::longDescFormat</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00108">ArmISA::TlbEntry::lookupLevel</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00136">ArmISA::ArmFault::LpaeTran</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">ArmISA::mask</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00122">ArmISA::TlbEntry::mtype</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00139">ArmISA::TlbEntry::nonCacheable</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00132">ArmISA::TlbEntry::ns</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00093">ArmISA::ArmFault::PermissionLL</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00124">permsFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00106">ArmISA::ArmFault::PrefetchUncacheable</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00147">ArmISA::TlbEntry::pxn</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00318">scr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00317">sctlr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00080">UserMode</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00137">ArmISA::ArmFault::VmsaTran</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Write</a>, and <a class="el" href="arm_2pagetable_8hh_source.html#l00146">ArmISA::TlbEntry::xn</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, and <a class="el" href="stage2__lookup_8cc_source.html#l00070">ArmISA::Stage2LookUp::mergeTe()</a>.</p>

</div>
</div>
<a class="anchor" id="a58349edfa91a94e5f65fd15230c0c0d1"></a><!-- doxytag: member="ArmISA::TLB::checkPermissions64" ref="a58349edfa91a94e5f65fd15230c0c0d1" args="(TlbEntry *te, RequestPtr req, Mode mode, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::checkPermissions64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td>
          <td class="paramname"> <em>te</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00763">763</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00315">aarch64</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00316">aarch64EL</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00121">alignFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00086">ArmISA::ArmFault::AlignmentFault</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00069">AlignmentMask</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00118">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00330">curTranType</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00120">ArmISA::TlbEntry::domain</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00567">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00568">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00569">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00570">ArmISA::EL3</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Execute</a>, <a class="el" href="request_8hh_source.html#l00476">Request::getFlags()</a>, <a class="el" href="request_8hh_source.html#l00608">Request::getPC()</a>, <a class="el" href="request_8hh_source.html#l00501">Request::getVaddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00327">hcr</a>, <a class="el" href="request_8hh_source.html#l00639">Request::isPrefetch()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00319">isPriv</a>, <a class="el" href="request_8hh_source.html#l00648">Request::isPTWalk()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00108">ArmISA::TlbEntry::lookupLevel</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00136">ArmISA::ArmFault::LpaeTran</a>, <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html#l00079">ArmISA::M5_VAR_USED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">ArmISA::mask</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00122">ArmISA::TlbEntry::mtype</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00139">ArmISA::TlbEntry::nonCacheable</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00132">ArmISA::TlbEntry::ns</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00093">ArmISA::ArmFault::PermissionLL</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00124">permsFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00106">ArmISA::ArmFault::PrefetchUncacheable</a>, <a class="el" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">ArmISA::purifyTaggedAddr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00147">ArmISA::TlbEntry::pxn</a>, <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00318">scr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00317">sctlr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00322">ttbcr</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00080">UserMode</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="pra__constants_8hh_source.html#l00280">MipsISA::w</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Write</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>, and <a class="el" href="arm_2pagetable_8hh_source.html#l00146">ArmISA::TlbEntry::xn</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>.</p>

</div>
</div>
<a class="anchor" id="a96c86145dd10ea21e483d63d66f44361"></a><!-- doxytag: member="ArmISA::TLB::demapPage" ref="a96c86145dd10ea21e483d63d66f44361" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00233">233</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a376793db82a8d4070f96059e0f41bce2"></a><!-- doxytag: member="ArmISA::TLB::drainResume" ref="a376793db82a8d4070f96059e0f41bce2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::drainResume </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resume execution after a successful drain. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This method is normally only called from the simulation scripts. </dd></dl>

<p>Reimplemented from <a class="el" href="classDrainable.html#a795e610b1a9aeadc5b4e08b9f00f8ac6">Drainable</a>.</p>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00355">355</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00329">miscRegValid</a>.</p>

</div>
</div>
<a class="anchor" id="a94a8c332610622e5cf6e070b7a525a8e"></a><!-- doxytag: member="ArmISA::TLB::finalizePhysical" ref="a94a8c332610622e5cf6e070b7a525a8e" args="(RequestPtr req, ThreadContext *tc, Mode mode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::finalizePhysical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00129">129</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a73fb55649fd598c9a267aa7480c2b341"></a><!-- doxytag: member="ArmISA::TLB::flushAll" ref="a73fb55649fd598c9a267aa7480c2b341" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::flushAll </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1Reset.html">Reset</a> the entire <a class="el" href="classArmISA_1_1TLB.html">TLB</a>. </p>
<p>Used for CPU switching to prevent stale translations after multiple switches </p>

<p>Implements <a class="el" href="classBaseTLB.html#ab2b116c8014a80e0b5af4008769a9d13">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00200">200</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8bd95b9f14f2818851da8807af3a836"></a><!-- doxytag: member="ArmISA::TLB::flushAllNs" ref="ab8bd95b9f14f2818851da8807af3a836" args="(bool hyp, uint8_t target_el, bool ignore_el=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushAllNs </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>hyp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ignore_el</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove all entries in the non secure world, depending on whether they were allocated in hyp mode or not. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hyp</em>&nbsp;</td><td>if the opperation affects hyp mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00251">251</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8cc_source.html#l00341">checkELMatch()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00136">ArmISA::TlbEntry::el</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00120">flushedEntries</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00116">flushTlb</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00127">ArmISA::TlbEntry::isHyp</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00134">ArmISA::TlbEntry::nstid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00279">ArmISA::TlbEntry::print()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00097">size</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00096">table</a>, <a class="el" href="mt__constants_8hh_source.html#l00062">MipsISA::te</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00129">ArmISA::TlbEntry::valid</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0f5c3738d8c785687a6a14a1d9a969f"></a><!-- doxytag: member="ArmISA::TLB::flushAllSecurity" ref="aa0f5c3738d8c785687a6a14a1d9a969f" args="(bool secure_lookup, uint8_t target_el, bool ignore_el=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushAllSecurity </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ignore_el</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1Reset.html">Reset</a> the entire <a class="el" href="classArmISA_1_1TLB.html">TLB</a>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>secure_lookup</em>&nbsp;</td><td>if the operation affects the secure world </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00222">222</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8cc_source.html#l00341">checkELMatch()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00136">ArmISA::TlbEntry::el</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00120">flushedEntries</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00116">flushTlb</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00321">isHyp</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00134">ArmISA::TlbEntry::nstid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00279">ArmISA::TlbEntry::print()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00097">size</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00096">table</a>, <a class="el" href="mt__constants_8hh_source.html#l00062">MipsISA::te</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00129">ArmISA::TlbEntry::valid</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00324">vmid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00114">ArmISA::TlbEntry::vmid</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8hh_source.html#l00200">flushAll()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>.</p>

</div>
</div>
<a class="anchor" id="aaefc0fdfbb2df9d0121fc125d753d997"></a><!-- doxytag: member="ArmISA::TLB::flushAsid" ref="aaefc0fdfbb2df9d0121fc125d753d997" args="(uint64_t asn, bool secure_lookup, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushAsid </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove any entries that match the asn. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>asn</em>&nbsp;</td><td>contextid/asn to flush on match </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>secure_lookup</em>&nbsp;</td><td>if the operation affects the secure world </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00288">288</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::asid</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00341">checkELMatch()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00136">ArmISA::TlbEntry::el</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00120">flushedEntries</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00119">flushTlbAsid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00134">ArmISA::TlbEntry::nstid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00279">ArmISA::TlbEntry::print()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00097">size</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00096">table</a>, <a class="el" href="mt__constants_8hh_source.html#l00062">MipsISA::te</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00129">ArmISA::TlbEntry::valid</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00324">vmid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00114">ArmISA::TlbEntry::vmid</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="a30b72fb4fd7e38ac6db82374a2ed4749"></a><!-- doxytag: member="ArmISA::TLB::flushMva" ref="a30b72fb4fd7e38ac6db82374a2ed4749" args="(Addr mva, bool secure_lookup, bool hyp, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushMva </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>mva</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>hyp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove all entries that match the va regardless of asn. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mva</em>&nbsp;</td><td>address to flush from cache </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>secure_lookup</em>&nbsp;</td><td>if the operation affects the secure world </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hyp</em>&nbsp;</td><td>if the operation affects hyp mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00312">312</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8cc_source.html#l00321">_flushMva()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00117">flushTlbMva</a>.</p>

</div>
</div>
<a class="anchor" id="a29738676b3d101fe9e2beb93a7bc45f6"></a><!-- doxytag: member="ArmISA::TLB::flushMvaAsid" ref="a29738676b3d101fe9e2beb93a7bc45f6" args="(Addr mva, uint64_t asn, bool secure_lookup, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushMvaAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>mva</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove any entries that match both a va and asn. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mva</em>&nbsp;</td><td>virtual address to flush </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>asn</em>&nbsp;</td><td>contextid/asn to flush on match </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>secure_lookup</em>&nbsp;</td><td>if the operation affects the secure world </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00278">278</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8cc_source.html#l00321">_flushMva()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00118">flushTlbMvaAsid</a>.</p>

</div>
</div>
<a class="anchor" id="a6e096cab449541602b2c93352057c1d0"></a><!-- doxytag: member="ArmISA::TLB::getAttr" ref="a6e096cab449541602b2c93352057c1d0" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::TLB::getAttr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00267">267</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00100">_attr</a>.</p>

</div>
</div>
<a class="anchor" id="ac5fae45e79460e65fb49f5350b0d8a12"></a><!-- doxytag: member="ArmISA::TLB::getMasterPort" ref="ac5fae45e79460e65fb49f5350b0d8a12" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> * TLB::getMasterPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the table walker master port. </p>
<p>This is used for migrating port connections during a CPU <a class="el" href="classArmISA_1_1TLB.html#adb473611718628232702447d9f70ba0f">takeOverFrom()</a> call. For architectures that do not have a table walker, NULL is returned, hence the use of a pointer rather than a reference. For ARM this method will always return a valid port pointer.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>A pointer to the walker master port </dd></dl>

<p>Reimplemented from <a class="el" href="classBaseTLB.html#a17fcf4f846b18297dc56697281f17be0">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l01209">1209</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="stage2__mmu_8hh_source.html#l00113">ArmISA::Stage2MMU::getPort()</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00106">stage2Mmu</a>.</p>

</div>
</div>
<a class="anchor" id="a78273d9afe906fdf79bc12fee77101a9"></a><!-- doxytag: member="ArmISA::TLB::getResultTe" ref="a78273d9afe906fdf79bc12fee77101a9" args="(TlbEntry **te, RequestPtr req, ThreadContext *tc, Mode mode, Translation *translation, bool timing, bool functional, TlbEntry *mergeTe)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::getResultTe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> **&nbsp;</td>
          <td class="paramname"> <em>te</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>timing</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>functional</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td>
          <td class="paramname"> <em>mergeTe</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l01382">1382</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00315">aarch64</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00189">ArmISA::ArmFault::annotate()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00330">curTranType</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="request_8hh_source.html#l00427">Request::getPaddr()</a>, <a class="el" href="stage2__lookup_8cc_source.html#l00056">ArmISA::Stage2LookUp::getTe()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="request_8hh_source.html#l00501">Request::getVaddr()</a>, <a class="el" href="request_8hh_source.html#l00421">Request::hasPaddr()</a>, <a class="el" href="stage2__lookup_8hh_source.html#l00095">ArmISA::Stage2LookUp::isComplete()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00320">isSecure</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00124">ArmISA::ArmFault::OVA</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00123">ArmISA::ArmFault::S1PTW</a>, <a class="el" href="stage2__lookup_8hh_source.html#l00093">ArmISA::Stage2LookUp::setSelfDelete()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00099">stage2Req</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="aa505ff872f4818901a10cc4802aa3b0b"></a><!-- doxytag: member="ArmISA::TLB::getsize" ref="aa505ff872f4818901a10cc4802aa3b0b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::TLB::getsize </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00167">167</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00097">size</a>.</p>

</div>
</div>
<a class="anchor" id="ad37d6bfa6a19095b9862c3ce63cced48"></a><!-- doxytag: member="ArmISA::TLB::getTableWalker" ref="ad37d6bfa6a19095b9862c3ce63cced48" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a>* ArmISA::TLB::getTableWalker </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00163">163</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00104">tableWalker</a>.</p>

</div>
</div>
<a class="anchor" id="a170107cd64693611bf5965f9c61df4c4"></a><!-- doxytag: member="ArmISA::TLB::getTE" ref="a170107cd64693611bf5965f9c61df4c4" args="(TlbEntry **te, RequestPtr req, ThreadContext *tc, Mode mode, Translation *translation, bool timing, bool functional, bool is_secure, ArmTranslationType tranType)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::getTE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> **&nbsp;</td>
          <td class="paramname"> <em>te</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>timing</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>functional</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_secure</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a>&nbsp;</td>
          <td class="paramname"> <em>tranType</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l01320">1320</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00315">aarch64</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00316">aarch64EL</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00323">asid</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00568">ArmISA::EL1</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Execute</a>, <a class="el" href="request_8hh_source.html#l00501">Request::getVaddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00109">instHits</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00110">instMisses</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00321">isHyp</a>, <a class="el" href="request_8hh_source.html#l00639">Request::isPrefetch()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00135">lookup()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00122">prefetchFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00105">ArmISA::ArmFault::PrefetchTLBMiss</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00208">printTlb()</a>, <a class="el" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">ArmISA::purifyTaggedAddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00111">readHits</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00112">readMisses</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00104">tableWalker</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00322">ttbcr</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00324">vmid</a>, <a class="el" href="table__walker_8cc_source.html#l00189">ArmISA::TableWalker::walk()</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Write</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00113">writeHits</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00114">writeMisses</a>.</p>

<p>Referenced by <a class="el" href="stage2__lookup_8cc_source.html#l00174">ArmISA::Stage2LookUp::finish()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, and <a class="el" href="stage2__lookup_8cc_source.html#l00056">ArmISA::Stage2LookUp::getTe()</a>.</p>

</div>
</div>
<a class="anchor" id="a76cd278cd95d40ece41d649819ebdbd0"></a><!-- doxytag: member="ArmISA::TLB::init" ref="a76cd278cd95d40ece41d649819ebdbd0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>setup all the back pointers </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2a1c25d4de5184cccaca7f9b0b703a5d">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00097">97</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00106">stage2Mmu</a>, <a class="el" href="stage2__mmu_8hh_source.html#l00124">ArmISA::Stage2MMU::stage2Tlb()</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>.</p>

</div>
</div>
<a class="anchor" id="a32a7397627c69aa473125fb40ea7beac"></a><!-- doxytag: member="ArmISA::TLB::insert" ref="a32a7397627c69aa473125fb40ea7beac" args="(Addr vaddr, TlbEntry &amp;pte)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::insert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>pte</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00178">178</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00118">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00323">asid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::asid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00120">ArmISA::TlbEntry::domain</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01382">ArmISA::el</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00128">ArmISA::TlbEntry::global</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00115">inserts</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00321">isHyp</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00127">ArmISA::TlbEntry::isHyp</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00115">ArmISA::TlbEntry::N</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00139">ArmISA::TlbEntry::nonCacheable</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01519">ArmISA::ns</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00132">ArmISA::TlbEntry::ns</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00134">ArmISA::TlbEntry::nstid</a>, <a class="el" href="pra__constants_8hh_source.html#l00057">MipsISA::pfn</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00103">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00134">ppRefills</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00097">size</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00104">ArmISA::TlbEntry::size</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00096">table</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00129">ArmISA::TlbEntry::valid</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00324">vmid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00114">ArmISA::TlbEntry::vmid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00105">ArmISA::TlbEntry::vpn</a>, and <a class="el" href="arm_2pagetable_8hh_source.html#l00146">ArmISA::TlbEntry::xn</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l01988">ArmISA::TableWalker::insertTableEntry()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5d9d99474fcdeb7362b14d3a29a5130"></a><!-- doxytag: member="ArmISA::TLB::invalidateMiscReg" ref="aa5d9d99474fcdeb7362b14d3a29a5130" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::invalidateMiscReg </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00346">346</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00329">miscRegValid</a>.</p>

</div>
</div>
<a class="anchor" id="a7f267aa3f82802f19128f2cc0fa01766"></a><!-- doxytag: member="ArmISA::TLB::lookup" ref="a7f267aa3f82802f19128f2cc0fa01766" args="(Addr vpn, uint16_t asn, uint8_t vmid, bool hyp, bool secure, bool functional, bool ignore_asn, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> * TLB::lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vpn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>asn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>vmid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>hyp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>functional</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ignore_asn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Lookup an entry in the <a class="el" href="classArmISA_1_1TLB.html">TLB</a>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vpn</em>&nbsp;</td><td>virtual address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>asn</em>&nbsp;</td><td>context id/address space id to use </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>vmid</em>&nbsp;</td><td>The virtual machine ID used for stage 2 translation </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>secure</em>&nbsp;</td><td>if the lookup is secure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hyp</em>&nbsp;</td><td>if the lookup is done from hyp mode </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>functional</em>&nbsp;</td><td>if the lookup should modify state </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ignore_asn</em>&nbsp;</td><td>if on lookup asn should be ignored </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>pointer to <a class="el" href="classArmISA_1_1TLB.html">TLB</a> entry if it exists </dd></dl>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00135">135</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00118">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::asid</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00136">ArmISA::TlbEntry::el</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00128">ArmISA::TlbEntry::global</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00132">ArmISA::TlbEntry::ns</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00134">ArmISA::TlbEntry::nstid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00224">ArmISA::TlbEntry::pAddr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00103">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00136">rangeMRU</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00104">ArmISA::TlbEntry::size</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00097">size</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00096">table</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00321">_flushMva()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="table__walker_8cc_source.html#l00355">ArmISA::TableWalker::processWalkWrapper()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>.</p>

</div>
</div>
<a class="anchor" id="acffc6bd5cf3bb7bcf17c2fe2a88b9ad8"></a><!-- doxytag: member="ArmISA::TLB::params" ref="acffc6bd5cf3bb7bcf17c2fe2a88b9ad8" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">Params</a>* ArmISA::TLB::params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a43d73d4e5a424c32210e0135eb8db59d">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00342">342</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="sim__object_8hh_source.html#l00098">SimObject::_params</a>.</p>

</div>
</div>
<a class="anchor" id="a7acbeba474b4ae0ea99866ecb894941a"></a><!-- doxytag: member="ArmISA::TLB::printTlb" ref="a7acbeba474b4ae0ea99866ecb894941a" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::printTlb </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00208">208</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00279">ArmISA::TlbEntry::print()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00097">size</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00096">table</a>, <a class="el" href="mt__constants_8hh_source.html#l00062">MipsISA::te</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00129">ArmISA::TlbEntry::valid</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>.</p>

</div>
</div>
<a class="anchor" id="a63e8662225f30bb49e66dad1fa3502c7"></a><!-- doxytag: member="ArmISA::TLB::regProbePoints" ref="a63e8662225f30bb49e66dad1fa3502c7" args="() M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::regProbePoints </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Register probe points for this object. </p>
<p>No probe points by default, so do nothing in base. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#ad4ddb182591ccf26615cd14ac123cd99">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00537">537</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="sim__object_8cc_source.html#l00134">SimObject::getProbeManager()</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00134">ppRefills</a>.</p>

</div>
</div>
<a class="anchor" id="ad0ff8cdde62a02faee3cf367c43875ab"></a><!-- doxytag: member="ArmISA::TLB::regStats" ref="ad0ff8cdde62a02faee3cf367c43875ab" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Register statistics for this object. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#afdfbd617cd603ccd8e19c3ceae507261">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00421">421</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00131">accesses</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00121">alignFaults</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00123">domainFaults</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00120">flushedEntries</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00116">flushTlb</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00119">flushTlbAsid</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00117">flushTlbMva</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00118">flushTlbMvaAsid</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00129">hits</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00128">instAccesses</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00109">instHits</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00110">instMisses</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00130">misses</a>, <a class="el" href="sim__object_8hh_source.html#l00108">SimObject::name()</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00124">permsFaults</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00122">prefetchFaults</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00126">readAccesses</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00111">readHits</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00112">readMisses</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00127">writeAccesses</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00113">writeHits</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00114">writeMisses</a>.</p>

</div>
</div>
<a class="anchor" id="a0077ab05a75ce2d9bcddcd8e75871c3f"></a><!-- doxytag: member="ArmISA::TLB::serialize" ref="a0077ab05a75ce2d9bcddcd8e75871c3f" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSerializable.html#af4c845a584ff629b4428a1ed02a586f5">Serializable</a>.</p>

</div>
</div>
<a class="anchor" id="aead531369fa0aab3365098fe114a13e1"></a><!-- doxytag: member="ArmISA::TLB::setAttr" ref="aead531369fa0aab3365098fe114a13e1" args="(uint64_t attr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::setAttr </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>attr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Accessor functions for memory attributes for last accessed <a class="el" href="classArmISA_1_1TLB.html">TLB</a> entry. </p>

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00261">261</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00100">_attr</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b1b779e7ad9164503afa65f537b67d6"></a><!-- doxytag: member="ArmISA::TLB::setMMU" ref="a8b1b779e7ad9164503afa65f537b67d6" args="(Stage2MMU *m, MasterID master_id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::setMMU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1Stage2MMU.html">Stage2MMU</a> *&nbsp;</td>
          <td class="paramname"> <em>m</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a>&nbsp;</td>
          <td class="paramname"> <em>master_id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00104">104</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="table__walker_8cc_source.html#l00097">ArmISA::TableWalker::setMMU()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00106">stage2Mmu</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00104">tableWalker</a>.</p>

<p>Referenced by <a class="el" href="stage2__mmu_8cc_source.html#l00051">ArmISA::Stage2MMU::Stage2MMU()</a>.</p>

</div>
</div>
<a class="anchor" id="adb473611718628232702447d9f70ba0f"></a><!-- doxytag: member="ArmISA::TLB::takeOverFrom" ref="adb473611718628232702447d9f70ba0f" args="(BaseTLB *otlb)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::takeOverFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html">BaseTLB</a> *&nbsp;</td>
          <td class="paramname"> <em>otlb</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00363">363</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00100">_attr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00101">directToStage2</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00333">haveLPAE</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00099">stage2Req</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00363">takeOverFrom()</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00363">takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="aff53b44f224ef2da772eae67e2a4a665"></a><!-- doxytag: member="ArmISA::TLB::translateAtomic" ref="aff53b44f224ef2da772eae67e2a4a665" args="(RequestPtr req, ThreadContext *tc, Mode mode, ArmTranslationType tranType=NormalTran)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::translateAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a>&nbsp;</td>
          <td class="paramname"> <em>tranType</em> = <code>NormalTran</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l01123">1123</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00101">directToStage2</a>, <a class="el" href="root_8cc_source.html#l00167">FullSystem</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01123">translateAtomic()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

<p>Referenced by <a class="el" href="stage2__mmu_8cc_source.html#l00064">ArmISA::Stage2MMU::readDataUntimed()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01123">translateAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="a37429268146c6e6f1f2ff266348fd051"></a><!-- doxytag: member="ArmISA::TLB::translateComplete" ref="a37429268146c6e6f1f2ff266348fd051" args="(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode, ArmTranslationType tranType, bool callFromS2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::translateComplete </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a>&nbsp;</td>
          <td class="paramname"> <em>tranType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>callFromS2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l01181">1181</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="classBaseTLB_1_1Translation.html#afe85aede0acd3ea166bc7a9ac74ff224">BaseTLB::Translation::finish()</a>, <a class="el" href="root_8cc_source.html#l00167">FullSystem</a>, <a class="el" href="request_8hh_source.html#l00421">Request::hasPaddr()</a>, <a class="el" href="classBaseTLB_1_1Translation.html#a32fb8e6640117528da167bb47f420f7d">BaseTLB::Translation::markDelayed()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00099">stage2Req</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>.</p>

<p>Referenced by <a class="el" href="stage2__lookup_8cc_source.html#l00174">ArmISA::Stage2LookUp::finish()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01165">translateTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c902b7580e9979a5012b130a287aa40"></a><!-- doxytag: member="ArmISA::TLB::translateFs" ref="a3c902b7580e9979a5012b130a287aa40" args="(RequestPtr req, ThreadContext *tc, Mode mode, Translation *translation, bool &amp;delay, bool timing, ArmTranslationType tranType, bool functional=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::translateFs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>timing</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a>&nbsp;</td>
          <td class="paramname"> <em>tranType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>functional</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00951">951</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00315">aarch64</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00316">aarch64EL</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00121">alignFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00086">ArmISA::ArmFault::AlignmentFault</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00069">AlignmentMask</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00078">AllowUnaligned</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00323">asid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00106">ArmISA::TlbEntry::attributes</a>, <a class="el" href="request_8hh_source.html#l00125">Request::CLEAR_LL</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00314">cpsr</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00120">ArmISA::TlbEntry::domain</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Execute</a>, <a class="el" href="request_8hh_source.html#l00476">Request::getFlags()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, <a class="el" href="request_8hh_source.html#l00501">Request::getVaddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00333">haveLPAE</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00327">hcr</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00116">ArmISA::TlbEntry::innerAttrs</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00321">isHyp</a>, <a class="el" href="request_8hh_source.html#l00638">Request::isInstFetch()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00319">isPriv</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00320">isSecure</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00136">ArmISA::ArmFault::LpaeTran</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">ArmISA::mask</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00122">ArmISA::TlbEntry::mtype</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00084">MustBeOne</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00326">nmrr</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00139">ArmISA::TlbEntry::nonCacheable</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00132">ArmISA::TlbEntry::ns</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00117">ArmISA::TlbEntry::outerAttrs</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00143">ArmISA::TlbEntry::outerShareable</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01825">ArmISA::pa</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00224">ArmISA::TlbEntry::pAddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00325">prrr</a>, <a class="el" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">ArmISA::purifyTaggedAddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00089">S1CTran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00093">S1S2NsTran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00318">scr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00317">sctlr</a>, <a class="el" href="request_8hh_source.html#l00161">Request::SECURE</a>, <a class="el" href="request_8hh_source.html#l00535">Request::setAsid()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00261">setAttr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00272">ArmISA::TlbEntry::setAttributes()</a>, <a class="el" href="request_8hh_source.html#l00487">Request::setFlags()</a>, <a class="el" href="request_8hh_source.html#l00395">Request::setPaddr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00142">ArmISA::TlbEntry::shareable</a>, <a class="el" href="request_8hh_source.html#l00121">Request::STRICT_ORDER</a>, <a class="el" href="mt__constants_8hh_source.html#l00062">MipsISA::te</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00583">trickBoxCheck()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00322">ttbcr</a>, <a class="el" href="request_8hh_source.html#l00111">Request::UNCACHEABLE</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00080">UserMode</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00137">ArmISA::ArmFault::VmsaTran</a>, and <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Write</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01123">translateAtomic()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01181">translateComplete()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01144">translateFunctional()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a1cb0855342ca92ccd4c3f08c1dc548"></a><!-- doxytag: member="ArmISA::TLB::translateFunctional" ref="a8a1cb0855342ca92ccd4c3f08c1dc548" args="(RequestPtr req, ThreadContext *tc, Mode mode, ArmTranslationType tranType=NormalTran)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::translateFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a>&nbsp;</td>
          <td class="paramname"> <em>tranType</em> = <code>NormalTran</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Do a functional lookup on the <a class="el" href="classArmISA_1_1TLB.html">TLB</a> (for checker cpu) that behaves like a normal lookup without modifying any page table state. </p>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l01144">1144</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00101">directToStage2</a>, <a class="el" href="root_8cc_source.html#l00167">FullSystem</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a693297f6f1f044fdbfa0a2eca885c215"></a><!-- doxytag: member="ArmISA::TLB::translateFunctional" ref="a693297f6f1f044fdbfa0a2eca885c215" args="(ThreadContext *tc, Addr vaddr, Addr &amp;paddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TLB::translateFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>paddr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Do a functional lookup on the <a class="el" href="classArmISA_1_1TLB.html">TLB</a> (for debugging) and don't modify any internal state. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>tc</em>&nbsp;</td><td>thread context to get the context id from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>virtual address to translate </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pa</em>&nbsp;</td><td>returned physical address </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>if the translation was successful </dd></dl>

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00111">111</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00315">aarch64</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00316">aarch64EL</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00323">asid</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00101">directToStage2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01375">ArmISA::e</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00568">ArmISA::EL1</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00321">isHyp</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00320">isSecure</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00135">lookup()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00224">ArmISA::TlbEntry::pAddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00324">vmid</a>.</p>

<p>Referenced by <a class="el" href="stage2__mmu_8cc_source.html#l00064">ArmISA::Stage2MMU::readDataUntimed()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, and <a class="el" href="arm_2vtophys_8cc_source.html#l00067">try_translate()</a>.</p>

</div>
</div>
<a class="anchor" id="a80e334b22c1757f9785af4c74e40e4eb"></a><!-- doxytag: member="ArmISA::TLB::translateSe" ref="a80e334b22c1757f9785af4c74e40e4eb" args="(RequestPtr req, ThreadContext *tc, Mode mode, Translation *translation, bool &amp;delay, bool timing)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::translateSe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>timing</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00543">543</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00315">aarch64</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00316">aarch64EL</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00086">ArmISA::ArmFault::AlignmentFault</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00069">AlignmentMask</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00078">AllowUnaligned</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Execute</a>, <a class="el" href="request_8hh_source.html#l00476">Request::getFlags()</a>, <a class="el" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr()</a>, <a class="el" href="request_8hh_source.html#l00501">Request::getVaddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">ArmISA::mask</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00084">MustBeOne</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="sim_2process_8hh_source.html#l00134">Process::pTable</a>, <a class="el" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">ArmISA::purifyTaggedAddr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00317">sctlr</a>, <a class="el" href="request_8hh_source.html#l00395">Request::setPaddr()</a>, <a class="el" href="page__table_8cc_source.html#l00169">PageTableBase::translate()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00322">ttbcr</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00137">ArmISA::ArmFault::VmsaTran</a>, and <a class="el" href="generic_2tlb_8hh_source.html#l00061">BaseTLB::Write</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01123">translateAtomic()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01181">translateComplete()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01144">translateFunctional()</a>.</p>

</div>
</div>
<a class="anchor" id="a5cb044896253e2907e6e8d73b417650a"></a><!-- doxytag: member="ArmISA::TLB::translateTiming" ref="a5cb044896253e2907e6e8d73b417650a" args="(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode, ArmTranslationType tranType=NormalTran)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::translateTiming </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a>&nbsp;</td>
          <td class="paramname"> <em>tranType</em> = <code>NormalTran</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l01165">1165</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00101">directToStage2</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00105">stage2Tlb</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01181">translateComplete()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01165">translateTiming()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l01724">ArmISA::TableWalker::doL1DescriptorWrapper()</a>, <a class="el" href="table__walker_8cc_source.html#l01782">ArmISA::TableWalker::doL2DescriptorWrapper()</a>, <a class="el" href="table__walker_8cc_source.html#l01851">ArmISA::TableWalker::doLongDescriptorWrapper()</a>, <a class="el" href="table__walker_8cc_source.html#l00355">ArmISA::TableWalker::processWalkWrapper()</a>, <a class="el" href="stage2__mmu_8hh_source.html#l00099">ArmISA::Stage2MMU::Stage2Translation::translateTiming()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01165">translateTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e1da0b92f4da89bf4c34f9b51529ed1"></a><!-- doxytag: member="ArmISA::TLB::trickBoxCheck" ref="a9e1da0b92f4da89bf4c34f9b51529ed1" args="(RequestPtr req, Mode mode, TlbEntry::DomainType domain)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::trickBoxCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html#a31010741ac437b50594310ecec826f60">TlbEntry::DomainType</a>&nbsp;</td>
          <td class="paramname"> <em>domain</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00583">583</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a078e74cc6bb9e13bb314df424c4d8b54"></a><!-- doxytag: member="ArmISA::TLB::unserialize" ref="a078e74cc6bb9e13bb314df424c4d8b54" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSerializable.html#a5e83c7a6c6266d4e365f6ec7cb949caf">Serializable</a>.</p>

</div>
</div>
<a class="anchor" id="a55ca28e8f7ad5d1230db775656384008"></a><!-- doxytag: member="ArmISA::TLB::updateMiscReg" ref="a55ca28e8f7ad5d1230db775656384008" args="(ThreadContext *tc, ArmTranslationType tranType=NormalTran)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::updateMiscReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a>&nbsp;</td>
          <td class="paramname"> <em>tranType</em> = <code>NormalTran</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l01215">1215</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2tlb_8hh_source.html#l00315">aarch64</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00316">aarch64EL</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00323">asid</a>, <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00314">cpsr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00330">curTranType</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00328">dacr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00101">directToStage2</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00567">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00568">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00569">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00570">ArmISA::EL3</a>, <a class="el" href="namespaceArmISA.html#a908483b73bfb72e4438766e973b6f837">ArmISA::flattenMiscRegNsBanked()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00335">haveLargeAsid64</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00333">haveLPAE</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00334">haveVirtualization</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00327">hcr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00090">HypMode</a>, <a class="el" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00321">isHyp</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00319">isPriv</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00320">isSecure</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00098">isStage2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00333">ArmISA::MISCREG_CONTEXTIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00199">ArmISA::MISCREG_DACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00183">ArmISA::MISCREG_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00181">ArmISA::MISCREG_HSCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00309">ArmISA::MISCREG_NMRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00303">ArmISA::MISCREG_PRRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">ArmISA::MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00477">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00171">ArmISA::MISCREG_SCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00465">ArmISA::MISCREG_SCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00468">ArmISA::MISCREG_SCTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00475">ArmISA::MISCREG_SCTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00483">ArmISA::MISCREG_TCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00485">ArmISA::MISCREG_TCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00489">ArmISA::MISCREG_TCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00194">ArmISA::MISCREG_TTBCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00188">ArmISA::MISCREG_TTBR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00481">ArmISA::MISCREG_TTBR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00191">ArmISA::MISCREG_TTBR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00482">ArmISA::MISCREG_TTBR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00372">ArmISA::MISCREG_VTTBR</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00329">miscRegValid</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">ArmISA::MODE_USER</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00326">nmrr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00325">prrr</a>, <a class="el" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">ThreadContext::readMiscReg()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00089">S1CTran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00093">S1S2NsTran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00318">scr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00317">sctlr</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00099">stage2Req</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00322">ttbcr</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00324">vmid</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01123">translateAtomic()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01165">translateTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="a17c8701aa480f6051e75e317455f0d26"></a><!-- doxytag: member="ArmISA::TLB::validVirtualAddress" ref="a17c8701aa480f6051e75e317455f0d26" args="(Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::TLB::validVirtualAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a58812ef7433ba936aa2f98adfe5aa39c"></a><!-- doxytag: member="ArmISA::TLB::walkTrickBoxCheck" ref="a58812ef7433ba936aa2f98adfe5aa39c" args="(Addr pa, bool is_secure, Addr va, Addr sz, bool is_exec, bool is_write, TlbEntry::DomainType domain, LookupLevel lookup_level)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> TLB::walkTrickBoxCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_secure</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>sz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_exec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_write</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html#a31010741ac437b50594310ecec826f60">TlbEntry::DomainType</a>&nbsp;</td>
          <td class="paramname"> <em>domain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136">LookupLevel</a>&nbsp;</td>
          <td class="paramname"> <em>lookup_level</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8cc_source.html#l00589">589</a> of file <a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l01380">ArmISA::TableWalker::doL1Descriptor()</a>, <a class="el" href="table__walker_8cc_source.html#l01477">ArmISA::TableWalker::doLongDescriptor()</a>, <a class="el" href="table__walker_8cc_source.html#l00451">ArmISA::TableWalker::processWalk()</a>, <a class="el" href="table__walker_8cc_source.html#l00734">ArmISA::TableWalker::processWalkAArch64()</a>, and <a class="el" href="table__walker_8cc_source.html#l00546">ArmISA::TableWalker::processWalkLPAE()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a6ec1ce85d329fbd19234e06640582237"></a><!-- doxytag: member="ArmISA::TLB::_attr" ref="a6ec1ce85d329fbd19234e06640582237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classArmISA_1_1TLB.html#a6ec1ce85d329fbd19234e06640582237">ArmISA::TLB::_attr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00100">100</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8hh_source.html#l00267">getAttr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00261">setAttr()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00363">takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="a83ddb4945c39cc32ebc2f89fc4833e5d"></a><!-- doxytag: member="ArmISA::TLB::aarch64" ref="a83ddb4945c39cc32ebc2f89fc4833e5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">ArmISA::TLB::aarch64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00315">315</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a988fddb2d918607d96728869aa647c88"></a><!-- doxytag: member="ArmISA::TLB::aarch64EL" ref="a988fddb2d918607d96728869aa647c88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">ArmISA::TLB::aarch64EL</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00316">316</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aa74953c7b78eb906dc1631733682eb82"></a><!-- doxytag: member="ArmISA::TLB::accesses" ref="aa74953c7b78eb906dc1631733682eb82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#aa74953c7b78eb906dc1631733682eb82">ArmISA::TLB::accesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00131">131</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a655dd5813d52b551be565206abb14b41"></a><!-- doxytag: member="ArmISA::TLB::alignFaults" ref="a655dd5813d52b551be565206abb14b41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">ArmISA::TLB::alignFaults</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00121">121</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a215306347fc9bf9463475f67a360eda0"></a><!-- doxytag: member="ArmISA::TLB::asid" ref="a215306347fc9bf9463475f67a360eda0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">ArmISA::TLB::asid</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00323">323</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00178">insert()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a81dcd94edd8761d499e290a0d439f12a"></a><!-- doxytag: member="ArmISA::TLB::cpsr" ref="a81dcd94edd8761d499e290a0d439f12a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CPSR <a class="el" href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">ArmISA::TLB::cpsr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00314">314</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a5bd475185224b35c02e03006736e87ec"></a><!-- doxytag: member="ArmISA::TLB::curTranType" ref="a5bd475185224b35c02e03006736e87ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> <a class="el" href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">ArmISA::TLB::curTranType</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00330">330</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ad955d3c1c52d9b45bc86a77f6d145441"></a><!-- doxytag: member="ArmISA::TLB::dacr" ref="ad955d3c1c52d9b45bc86a77f6d145441" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="classArmISA_1_1TLB.html#ad955d3c1c52d9b45bc86a77f6d145441">ArmISA::TLB::dacr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00328">328</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a7b17a24fbb93079fdc1173588733bf93"></a><!-- doxytag: member="ArmISA::TLB::directToStage2" ref="a7b17a24fbb93079fdc1173588733bf93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">ArmISA::TLB::directToStage2</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00101">101</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00363">takeOverFrom()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01123">translateAtomic()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01165">translateTiming()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2b9dac041d03c3526507570622785f8"></a><!-- doxytag: member="ArmISA::TLB::domainFaults" ref="ab2b9dac041d03c3526507570622785f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#ab2b9dac041d03c3526507570622785f8">ArmISA::TLB::domainFaults</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00123">123</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a3cf686a27a5c5424834fc9e1de4ff870"></a><!-- doxytag: member="ArmISA::TLB::flushedEntries" ref="a3cf686a27a5c5424834fc9e1de4ff870" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">ArmISA::TLB::flushedEntries</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00120">120</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00321">_flushMva()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00288">flushAsid()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2a3ec67a52ee644564143b7ca918516"></a><!-- doxytag: member="ArmISA::TLB::flushTlb" ref="ad2a3ec67a52ee644564143b7ca918516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#ad2a3ec67a52ee644564143b7ca918516">ArmISA::TLB::flushTlb</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00116">116</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a28d619726ce2410f006a43af332ca8e1"></a><!-- doxytag: member="ArmISA::TLB::flushTlbAsid" ref="a28d619726ce2410f006a43af332ca8e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a28d619726ce2410f006a43af332ca8e1">ArmISA::TLB::flushTlbAsid</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00119">119</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00288">flushAsid()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a410e54735bc35f30c89980cbb28570e1"></a><!-- doxytag: member="ArmISA::TLB::flushTlbMva" ref="a410e54735bc35f30c89980cbb28570e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a410e54735bc35f30c89980cbb28570e1">ArmISA::TLB::flushTlbMva</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00117">117</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00312">flushMva()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a35b6a93ff8375b07eede7bc89d888cbe"></a><!-- doxytag: member="ArmISA::TLB::flushTlbMvaAsid" ref="a35b6a93ff8375b07eede7bc89d888cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a35b6a93ff8375b07eede7bc89d888cbe">ArmISA::TLB::flushTlbMvaAsid</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00118">118</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00278">flushMvaAsid()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ff7c41974308118cb7dcd6376d2a4d0"></a><!-- doxytag: member="ArmISA::TLB::haveLargeAsid64" ref="a5ff7c41974308118cb7dcd6376d2a4d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a5ff7c41974308118cb7dcd6376d2a4d0">ArmISA::TLB::haveLargeAsid64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00335">335</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00074">TLB()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ac124897414ac526a624ea559da1ae7e4"></a><!-- doxytag: member="ArmISA::TLB::haveLPAE" ref="ac124897414ac526a624ea559da1ae7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#ac124897414ac526a624ea559da1ae7e4">ArmISA::TLB::haveLPAE</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00333">333</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00363">takeOverFrom()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00074">TLB()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c4d7213d405a0b53006ea48ba800d0b"></a><!-- doxytag: member="ArmISA::TLB::haveVirtualization" ref="a1c4d7213d405a0b53006ea48ba800d0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a1c4d7213d405a0b53006ea48ba800d0b">ArmISA::TLB::haveVirtualization</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00334">334</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00074">TLB()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="acbee2238dee7b765078cf6a7db1e5f94"></a><!-- doxytag: member="ArmISA::TLB::hcr" ref="acbee2238dee7b765078cf6a7db1e5f94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HCR <a class="el" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">ArmISA::TLB::hcr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00327">327</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b0a4d17adecac5e2646491e78bacd39"></a><!-- doxytag: member="ArmISA::TLB::hits" ref="a9b0a4d17adecac5e2646491e78bacd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#a9b0a4d17adecac5e2646491e78bacd39">ArmISA::TLB::hits</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00129">129</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a0588d04a47d488e874e7034d5878c51b"></a><!-- doxytag: member="ArmISA::TLB::inserts" ref="a0588d04a47d488e874e7034d5878c51b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a0588d04a47d488e874e7034d5878c51b">ArmISA::TLB::inserts</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00115">115</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00178">insert()</a>.</p>

</div>
</div>
<a class="anchor" id="a6906bf5d24cb0bb244cdd49d9cb0a2e0"></a><!-- doxytag: member="ArmISA::TLB::instAccesses" ref="a6906bf5d24cb0bb244cdd49d9cb0a2e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#a6906bf5d24cb0bb244cdd49d9cb0a2e0">ArmISA::TLB::instAccesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00128">128</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a644c4144f756547ac4a633f639472c9f"></a><!-- doxytag: member="ArmISA::TLB::instHits" ref="a644c4144f756547ac4a633f639472c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">ArmISA::TLB::instHits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00109">109</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a4238723b9727e30dbf6adf684ccb6042"></a><!-- doxytag: member="ArmISA::TLB::instMisses" ref="a4238723b9727e30dbf6adf684ccb6042" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">ArmISA::TLB::instMisses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00110">110</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a37fb7444e14a925f74644836fe01bb8d"></a><!-- doxytag: member="ArmISA::TLB::isHyp" ref="a37fb7444e14a925f74644836fe01bb8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">ArmISA::TLB::isHyp</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00321">321</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00178">insert()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ad56114d8c8c01ecac6cfcef19cab341a"></a><!-- doxytag: member="ArmISA::TLB::isPriv" ref="ad56114d8c8c01ecac6cfcef19cab341a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">ArmISA::TLB::isPriv</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00319">319</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8a6f7b25f21277caa4eb229eda8206d"></a><!-- doxytag: member="ArmISA::TLB::isSecure" ref="ad8a6f7b25f21277caa4eb229eda8206d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">ArmISA::TLB::isSecure</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00320">320</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d7e3d09542f34515f4534db59d2b30c"></a><!-- doxytag: member="ArmISA::TLB::isStage2" ref="a9d7e3d09542f34515f4534db59d2b30c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">ArmISA::TLB::isStage2</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00098">98</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00097">init()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00363">takeOverFrom()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01165">translateTiming()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a65b5c9f8eeb6f23d434738badc2e8603"></a><!-- doxytag: member="ArmISA::TLB::miscRegValid" ref="a65b5c9f8eeb6f23d434738badc2e8603" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a65b5c9f8eeb6f23d434738badc2e8603">ArmISA::TLB::miscRegValid</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00329">329</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00355">drainResume()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00346">invalidateMiscReg()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="afcfd0ae1561036ec2e915c57cc4130e6"></a><!-- doxytag: member="ArmISA::TLB::misses" ref="afcfd0ae1561036ec2e915c57cc4130e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#afcfd0ae1561036ec2e915c57cc4130e6">ArmISA::TLB::misses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00130">130</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a802b10482266c5ce39b638711c88a8b1"></a><!-- doxytag: member="ArmISA::TLB::nmrr" ref="a802b10482266c5ce39b638711c88a8b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NMRR <a class="el" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">ArmISA::TLB::nmrr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00326">326</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aa96037381db38a7f5f9f4cf72b73a999"></a><!-- doxytag: member="ArmISA::TLB::permsFaults" ref="aa96037381db38a7f5f9f4cf72b73a999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">ArmISA::TLB::permsFaults</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00124">124</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a9641876348adabd4a106afbe35c10456"></a><!-- doxytag: member="ArmISA::TLB::ppRefills" ref="a9641876348adabd4a106afbe35c10456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceProbePoints.html#a2685fee9535ed8e521b513e74fdd2dc1">ProbePoints::PMUUPtr</a> <a class="el" href="classArmISA_1_1TLB.html#a9641876348adabd4a106afbe35c10456">ArmISA::TLB::ppRefills</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> probe for <a class="el" href="classArmISA_1_1TLB.html">TLB</a> refills. </p>

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00134">134</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00178">insert()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00537">regProbePoints()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c80b0d2f2e71322dff7ac83e82d5bc1"></a><!-- doxytag: member="ArmISA::TLB::prefetchFaults" ref="a6c80b0d2f2e71322dff7ac83e82d5bc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a6c80b0d2f2e71322dff7ac83e82d5bc1">ArmISA::TLB::prefetchFaults</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00122">122</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a533ccc5fb8ebabb13775922cf63dd680"></a><!-- doxytag: member="ArmISA::TLB::prrr" ref="a533ccc5fb8ebabb13775922cf63dd680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PRRR <a class="el" href="classArmISA_1_1TLB.html#a533ccc5fb8ebabb13775922cf63dd680">ArmISA::TLB::prrr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00325">325</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9c80953ba1c13b5952117b5c8d38c3a"></a><!-- doxytag: member="ArmISA::TLB::rangeMRU" ref="ab9c80953ba1c13b5952117b5c8d38c3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classArmISA_1_1TLB.html#ab9c80953ba1c13b5952117b5c8d38c3a">ArmISA::TLB::rangeMRU</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00136">136</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00135">lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a9fbd9eee78e1b023b096b9ca893d1aa7"></a><!-- doxytag: member="ArmISA::TLB::readAccesses" ref="a9fbd9eee78e1b023b096b9ca893d1aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#a9fbd9eee78e1b023b096b9ca893d1aa7">ArmISA::TLB::readAccesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00126">126</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a687ceb21f05a04e8e9939529d680da8e"></a><!-- doxytag: member="ArmISA::TLB::readHits" ref="a687ceb21f05a04e8e9939529d680da8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">ArmISA::TLB::readHits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00111">111</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a664a30b4686cbd47b32c2f3f40b122a7"></a><!-- doxytag: member="ArmISA::TLB::readMisses" ref="a664a30b4686cbd47b32c2f3f40b122a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a664a30b4686cbd47b32c2f3f40b122a7">ArmISA::TLB::readMisses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00112">112</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aef45b64be1c099cf9c7d4d8c3b7193fb"></a><!-- doxytag: member="ArmISA::TLB::scr" ref="aef45b64be1c099cf9c7d4d8c3b7193fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SCR <a class="el" href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">ArmISA::TLB::scr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00318">318</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a448c01daf789a2211c750a16e1e3831b"></a><!-- doxytag: member="ArmISA::TLB::sctlr" ref="a448c01daf789a2211c750a16e1e3831b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SCTLR <a class="el" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">ArmISA::TLB::sctlr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00317">317</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00596">checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e9e733b717dfca9a1d040f419c2897c"></a><!-- doxytag: member="ArmISA::TLB::size" ref="a8e9e733b717dfca9a1d040f419c2897c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">ArmISA::TLB::size</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00097">97</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00288">flushAsid()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00167">getsize()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00178">insert()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00135">lookup()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00208">printTlb()</a>.</p>

</div>
</div>
<a class="anchor" id="ace3820ca2b565f0f7201ddad09327be9"></a><!-- doxytag: member="ArmISA::TLB::stage2Mmu" ref="ace3820ca2b565f0f7201ddad09327be9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1Stage2MMU.html">Stage2MMU</a>* <a class="el" href="classArmISA_1_1TLB.html#ace3820ca2b565f0f7201ddad09327be9">ArmISA::TLB::stage2Mmu</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00106">106</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01209">getMasterPort()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00097">init()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00104">setMMU()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a0d2a49b44f3e54bd986e6c7f0049dc"></a><!-- doxytag: member="ArmISA::TLB::stage2Req" ref="a0a0d2a49b44f3e54bd986e6c7f0049dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">ArmISA::TLB::stage2Req</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00099">99</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00363">takeOverFrom()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01181">translateComplete()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5e8a08134f664d2097e0c77d3eb9e95"></a><!-- doxytag: member="ArmISA::TLB::stage2Tlb" ref="ac5e8a08134f664d2097e0c77d3eb9e95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1TLB.html">TLB</a>* <a class="el" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">ArmISA::TLB::stage2Tlb</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00105">105</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01382">getResultTe()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00097">init()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00363">takeOverFrom()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01123">translateAtomic()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01165">translateTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="afabd3b92b2b5d6eeda1749cb593e90fc"></a><!-- doxytag: member="ArmISA::TLB::table" ref="afabd3b92b2b5d6eeda1749cb593e90fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a>* <a class="el" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">ArmISA::TLB::table</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00096">96</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00251">flushAllNs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00288">flushAsid()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00178">insert()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00135">lookup()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00208">printTlb()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00091">~TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2662183f0b2a9126911b2a57e632c42"></a><!-- doxytag: member="ArmISA::TLB::tableWalker" ref="ac2662183f0b2a9126911b2a57e632c42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a>* <a class="el" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">ArmISA::TLB::tableWalker</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00104">104</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8hh_source.html#l00163">getTableWalker()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00104">setMMU()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00074">TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="a9938d23242082843b35b595a598c50a7"></a><!-- doxytag: member="ArmISA::TLB::ttbcr" ref="a9938d23242082843b35b595a598c50a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TTBCR <a class="el" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ArmISA::TLB::ttbcr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00322">322</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00763">checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">translateSe()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ae16d0c7dc782c209abb097a335fe526b"></a><!-- doxytag: member="ArmISA::TLB::vmid" ref="ae16d0c7dc782c209abb097a335fe526b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">ArmISA::TLB::vmid</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00324">324</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00321">_flushMva()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00222">flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00288">flushAsid()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00178">insert()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">translateFunctional()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ef4e4a8d02c9d26a84f8a5d63b9f15b"></a><!-- doxytag: member="ArmISA::TLB::writeAccesses" ref="a6ef4e4a8d02c9d26a84f8a5d63b9f15b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#a6ef4e4a8d02c9d26a84f8a5d63b9f15b">ArmISA::TLB::writeAccesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00127">127</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a77f188052be9dc8b73d5f57f13c925ad"></a><!-- doxytag: member="ArmISA::TLB::writeHits" ref="a77f188052be9dc8b73d5f57f13c925ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">ArmISA::TLB::writeHits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00113">113</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5943c197a782c01a72a16a9921fac3c"></a><!-- doxytag: member="ArmISA::TLB::writeMisses" ref="ac5943c197a782c01a72a16a9921fac3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#ac5943c197a782c01a72a16a9921fac3c">ArmISA::TLB::writeMisses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00114">114</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l01320">getTE()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00421">regStats()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/arm/<a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a></li>
<li>arch/arm/<a class="el" href="arm_2tlb_8cc_source.html">tlb.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:24 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
