 
****************************************
Report : qor
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Thu Jul  9 21:22:39 2020
****************************************


  Timing Path Group 'clk_ext'
  -----------------------------------
  Levels of Logic:             40.000
  Critical Path Length:         6.765
  Critical Path Slack:         13.053
  Critical Path Clk Period:    20.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.010
  Total Hold Violation:       -10.301
  No. of Hold Violations:    1044.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:       1617
  Leaf Cell Count:              15872
  Buf/Inv Cell Count:            3210
  Buf Cell Count:                 609
  Inv Cell Count:                2601
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12652
  Sequential Cell Count:         3220
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       26093.760
  Noncombinational Area:    27820.801
  Buf/Inv Area:              3276.480
  Total Buffer Area:          779.520
  Total Inverter Area:       2496.960
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  -----------------------------------
  Cell Area:                53914.561
  Design Area:              53914.561


  Design Rules
  -----------------------------------
  Total Number of Nets:         17499
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hades

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.012
  Logic Optimization:                 1.933
  Mapping Optimization:               9.597
  -----------------------------------------
  Overall Compile Time:              28.467
  Overall Compile Wall Clock Time:   21.362

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.010  TNS: 10.301  Number of Violating Paths: 1044

  --------------------------------------------------------------------


1
