#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue May 24 18:14:35 2016
# Process ID: 26305
# Current directory: /home/sabertazimi/gitrepo/hust-lab/verilog/lab3
# Command line: vivado
# Log file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/vivado.log
# Journal file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab3_1_1_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_1 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_1/lab3_1_1_1.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_1/lab3_1_1_1.srcs/sources_1/new/SR_latch_dataflow.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_1/lab3_1_1_1.srcs/sources_1/new/SR_latch_dataflow.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_1/lab3_1_1_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_1/lab3_1_1_1.srcs/sim_1/new/SR_latch_dataflow_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_1/lab3_1_1_1.srcs/sim_1/new/SR_latch_dataflow_tb.v
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source SR_latch_dataflow_tb.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
launch_simulation
source SR_latch_dataflow_tb.tcl
close_sim
close_project
create_project lab3_1_1_2 /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_2 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_2/lab3_1_1_2.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_2/lab3_1_1_2.srcs/sources_1/new/gated_SR_latch_dataflow.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_2/lab3_1_1_2.srcs/sources_1/new/gated_SR_latch_dataflow.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_2/lab3_1_1_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_2/lab3_1_1_2.srcs/sim_1/new/gated_SR_latch_dataflow_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_2/lab3_1_1_2.srcs/sim_1/new/gated_SR_latch_dataflow_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source gated_SR_latch_dataflow_tb.tcl
close_sim
close_project
create_project lab3_1_1_3 /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_3 -part xc7a100tcsg324-1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_3/lab3_1_1_3.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_3/lab3_1_1_3.srcs/sources_1/new/D_latch_dataflow.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_1_1_3/lab3_1_1_3.srcs/sources_1/new/D_latch_dataflow.v
