v 20110115 2
C 55500 42900 1 0 0 EMBEDDEDmcp2200-1.sym
[
T 55800 46650 5 10 0 0 0 0 1
footprint=DIP20
B 55800 42900 1900 3900 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
T 55800 46850 5 10 0 1 0 0 1
device=MCP2200
T 57300 46900 8 10 0 1 0 6 1
refdes=U?
P 55800 46500 55500 46500 1 0 1
{
T 55700 46450 5 8 0 1 0 8 1
pinseq=1
T 55705 46545 5 8 1 1 0 6 1
pinnumber=1
T 55850 46500 5 8 0 1 0 2 1
pintype=pwr
T 55855 46495 9 8 1 1 0 0 1
pinlabel=Vdd
}
P 55800 44700 55500 44700 1 0 1
{
T 55700 44650 5 8 0 1 0 8 1
pinseq=3
T 55705 44745 5 8 1 1 0 6 1
pinnumber=3
T 55850 44700 5 8 0 1 0 2 1
pintype=io
T 55855 44695 9 8 1 1 0 0 1
pinlabel=OSC2
}
P 55800 45000 55500 45000 1 0 1
{
T 55700 44950 5 8 0 1 0 8 1
pinseq=2
T 55705 45045 5 8 1 1 0 6 1
pinnumber=2
T 55850 45000 5 8 0 1 0 2 1
pintype=io
T 55855 44995 9 8 1 1 0 0 1
pinlabel=OSC1
}
P 55800 44100 55500 44100 1 0 1
{
T 55700 44050 5 8 0 1 0 8 1
pinseq=4
T 55705 44145 5 8 1 1 0 6 1
pinnumber=4
T 55850 44100 5 8 0 1 0 2 1
pintype=in
T 55855 44095 9 8 1 1 0 0 1
pinlabel=\_RST
}
P 57700 43200 58000 43200 1 0 1
{
T 57800 43150 5 8 0 1 0 2 1
pinseq=5
T 57795 43245 5 8 1 1 0 0 1
pinnumber=5
T 57650 43200 5 8 0 1 0 8 1
pintype=io
T 57645 43195 9 8 1 1 0 6 1
pinlabel=GP7/TxLED
}
P 57700 43500 58000 43500 1 0 1
{
T 57800 43450 5 8 0 1 0 2 1
pinseq=6
T 57795 43545 5 8 1 1 0 0 1
pinnumber=6
T 57650 43500 5 8 0 1 0 8 1
pintype=io
T 57645 43495 9 8 1 1 0 6 1
pinlabel=GP6/RxLED
}
P 57700 43800 58000 43800 1 0 1
{
T 57800 43750 5 8 0 1 0 2 1
pinseq=7
T 57795 43845 5 8 1 1 0 0 1
pinnumber=7
T 57650 43800 5 8 0 1 0 8 1
pintype=io
T 57645 43795 9 8 1 1 0 6 1
pinlabel=GP5
}
P 57700 44100 58000 44100 1 0 1
{
T 57800 44050 5 8 0 1 0 2 1
pinseq=8
T 57795 44145 5 8 1 1 0 0 1
pinnumber=8
T 57650 44100 5 8 0 1 0 8 1
pintype=io
T 57645 44095 9 8 1 1 0 6 1
pinlabel=GP4
}
P 57700 44400 58000 44400 1 0 1
{
T 57800 44350 5 8 0 1 0 2 1
pinseq=9
T 57795 44445 5 8 1 1 0 0 1
pinnumber=9
T 57650 44400 5 8 0 1 0 8 1
pintype=io
T 57645 44395 9 8 1 1 0 6 1
pinlabel=GP3
}
P 57700 46500 58000 46500 1 0 1
{
T 57800 46450 5 8 0 1 0 2 1
pinseq=10
T 57795 46545 5 8 1 1 0 0 1
pinnumber=10
T 57650 46500 5 8 0 1 0 8 1
pintype=io
T 57645 46495 9 8 1 1 0 6 1
pinlabel=TX
}
P 57700 45900 58000 45900 1 0 1
{
T 57800 45850 5 8 0 1 0 2 1
pinseq=11
T 57800 45950 5 8 1 1 0 0 1
pinnumber=11
T 57650 45900 5 8 0 1 0 8 1
pintype=io
T 57650 45900 9 8 1 1 0 6 1
pinlabel=\_RTS
}
P 57700 46200 58000 46200 1 0 1
{
T 57800 46150 5 8 0 1 0 2 1
pinseq=12
T 57800 46250 5 8 1 1 0 0 1
pinnumber=12
T 57650 46200 5 8 0 1 0 8 1
pintype=io
T 57650 46200 9 8 1 1 0 6 1
pinlabel=RX
}
P 57700 45600 58000 45600 1 0 1
{
T 57800 45550 5 8 0 1 0 2 1
pinseq=13
T 57800 45650 5 8 1 1 0 0 1
pinnumber=13
T 57650 45600 5 8 0 1 0 8 1
pintype=io
T 57625 45600 9 8 1 1 0 6 1
pinlabel=\_CTS
}
P 57700 44700 58000 44700 1 0 1
{
T 57800 44650 5 8 0 1 0 2 1
pinseq=14
T 57800 44750 5 8 1 1 0 0 1
pinnumber=14
T 57650 44700 5 8 0 1 0 8 1
pintype=io
T 57650 44700 9 8 1 1 0 6 1
pinlabel=GP2
}
P 57700 45000 58000 45000 1 0 1
{
T 57800 44950 5 8 0 1 0 2 1
pinseq=15
T 57800 45050 5 8 1 1 0 0 1
pinnumber=15
T 57650 45000 5 8 0 1 0 8 1
pintype=io
T 57650 45000 9 8 1 1 0 6 1
pinlabel=GP1/USBCFG
}
P 57700 45300 58000 45300 1 0 1
{
T 57800 45250 5 8 0 1 0 2 1
pinseq=16
T 57800 45350 5 8 1 1 0 0 1
pinnumber=16
T 57650 45300 5 8 0 1 0 8 1
pintype=io
T 57650 45300 9 8 1 1 0 6 1
pinlabel=GP0/SSPND
}
P 55800 43500 55500 43500 1 0 1
{
T 55700 43450 5 8 0 1 0 8 1
pinseq=17
T 55705 43545 5 8 1 1 0 6 1
pinnumber=17
T 55850 43500 5 8 0 1 0 2 1
pintype=in
T 55855 43495 9 8 1 1 0 0 1
pinlabel=VUSB
}
P 55800 45600 55500 45600 1 0 1
{
T 55700 45550 5 8 0 1 0 8 1
pinseq=18
T 55705 45645 5 8 1 1 0 6 1
pinnumber=18
T 55850 45600 5 8 0 1 0 2 1
pintype=io
T 55855 45595 9 8 1 1 0 0 1
pinlabel=D-
}
P 55800 45900 55500 45900 1 0 1
{
T 55700 45850 5 8 0 1 0 8 1
pinseq=19
T 55705 45945 5 8 1 1 0 6 1
pinnumber=19
T 55850 45900 5 8 0 1 0 2 1
pintype=io
T 55855 45895 9 8 1 1 0 0 1
pinlabel=D+
}
P 55800 43200 55500 43200 1 0 1
{
T 55700 43150 5 8 0 1 0 8 1
pinseq=20
T 55705 43245 5 8 1 1 0 6 1
pinnumber=20
T 55850 43200 5 8 0 1 0 2 1
pintype=pwr
T 55855 43195 9 8 1 1 0 0 1
pinlabel=Vss
}
T 55800 46850 5 10 0 0 0 0 1
numslots=0
T 55800 47050 5 10 0 0 0 0 1
description=USB-to-Serial
T 55800 47250 5 10 0 0 0 0 1
documentation=http://ww1.microchip.com/downloads/en/DeviceDoc/41350b.pdf
]
{
T 55800 46650 5 10 0 0 0 0 1
footprint=SSOP20_BS_2
T 55800 46850 5 10 1 1 0 0 1
device=MCP2200
T 57300 46900 5 10 1 1 0 6 1
refdes=U2
}
C 50000 44200 1 0 0 EMBEDDEDudb-mini-b_1.sym
[
P 51600 45900 51900 45900 1 0 1
{
T 51650 45950 5 8 1 1 0 0 1
pinnumber=2
T 50450 45850 5 8 0 0 0 0 1
pinseq=2
T 51500 45900 5 8 1 1 0 7 1
pinlabel=D-
T 50450 45850 5 8 0 1 0 0 1
pintype=pas
}
P 51600 45300 51900 45300 1 0 1
{
T 51650 45350 5 8 1 1 0 0 1
pinnumber=4
T 50450 45250 5 8 0 0 0 0 1
pinseq=4
T 51500 45300 5 8 1 1 0 7 1
pinlabel=ID
T 50450 45250 5 8 0 1 0 0 1
pintype=pas
}
P 51600 46200 51900 46200 1 0 1
{
T 51650 46250 5 8 1 1 0 0 1
pinnumber=1
T 50450 46150 5 8 0 0 0 0 1
pinseq=1
T 51500 46200 5 8 1 1 0 7 1
pinlabel=5V
T 50450 46150 5 8 0 1 0 0 1
pintype=pas
}
P 51600 45600 51900 45600 1 0 1
{
T 51650 45650 5 8 1 1 0 0 1
pinnumber=3
T 50450 45550 5 8 0 0 0 0 1
pinseq=3
T 51500 45600 5 8 1 1 0 7 1
pinlabel=D+
T 50450 45550 5 8 0 1 0 0 1
pintype=pas
}
P 51000 44700 51000 44400 1 0 1
{
T 51050 44650 5 8 1 1 180 6 1
pinnumber=6
T 50950 45850 5 8 0 0 270 0 1
pinseq=6
T 51000 44950 5 8 1 1 0 3 1
pinlabel=SH
T 50950 45850 5 8 0 1 270 0 1
pintype=pas
}
T 50100 46400 5 10 0 0 0 0 1
author=andrewmATthehacktoryDOTcom
T 50100 46500 8 10 0 1 0 0 1
refdes=CONN?
V 51000 44800 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 51100 44800 51600 44800 3 0 0 0 -1 -1
L 51600 46400 50000 46400 3 0 0 0 -1 -1
L 51600 46400 51600 44800 3 0 0 0 -1 -1
L 50900 44800 50000 44800 3 0 0 0 -1 -1
L 50000 46400 50000 44800 3 0 0 0 -1 -1
L 50100 46400 50100 44800 3 0 0 0 -1 -1
T 50100 46600 5 10 0 0 0 0 1
dist-license=GPL
T 50100 46800 5 10 0 0 0 0 1
use-license=unlimited
P 51600 45000 51900 45000 1 0 1
{
T 51650 45050 5 8 1 1 0 0 1
pinnumber=5
T 50450 44950 5 8 0 0 0 0 1
pinseq=5
T 51500 45000 5 8 1 1 0 7 1
pinlabel=GND
T 50450 44950 5 8 0 1 0 0 1
pintype=pas
}
L 50200 46100 50200 45100 3 0 0 0 -1 -1
L 50200 45100 50400 45100 3 0 0 0 -1 -1
L 50400 45100 50600 44900 3 0 0 0 -1 -1
L 50600 44900 50800 44900 3 0 0 0 -1 -1
L 50800 44900 50800 46300 3 0 0 0 -1 -1
L 50800 46300 50600 46300 3 0 0 0 -1 -1
L 50600 46300 50400 46100 3 0 0 0 -1 -1
L 50400 46100 50200 46100 3 0 0 0 -1 -1
L 50500 46300 50400 46300 3 0 0 0 -1 -1
]
{
T 50100 46500 5 10 1 1 0 0 1
refdes=J2
T 50000 44200 5 10 0 0 0 0 1
footprint=USB_mini_B_BS_2
}
C 55300 42300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 55100 42300 55100 42500 1 0 0
{
T 55050 42450 5 8 0 1 90 6 1
pinnumber=1
T 55150 42450 5 8 0 1 90 8 1
pinseq=1
T 55100 42500 9 8 0 1 90 0 1
pinlabel=1
T 55100 42500 5 8 0 1 90 2 1
pintype=pas
}
P 55100 43200 55100 43000 1 0 0
{
T 55050 43050 5 8 0 1 90 0 1
pinnumber=2
T 55150 43050 5 8 0 1 90 2 1
pinseq=2
T 55100 43000 9 8 0 1 90 6 1
pinlabel=2
T 55100 43000 5 8 0 1 90 8 1
pintype=pas
}
L 54900 42700 55300 42700 3 0 0 0 -1 -1
L 54900 42800 55300 42800 3 0 0 0 -1 -1
L 55100 43000 55100 42800 3 0 0 0 -1 -1
L 55100 42700 55100 42500 3 0 0 0 -1 -1
T 54600 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 54800 42500 8 10 0 1 90 0 1
refdes=C?
T 54000 42500 5 10 0 0 90 0 1
description=capacitor
T 54200 42500 5 10 0 0 90 0 1
numslots=0
T 54400 42500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 54600 42500 5 10 0 0 90 0 1
device=CAPACITOR
T 55050 42650 5 10 1 1 90 6 1
refdes=C12
T 54400 42500 5 10 0 0 90 0 1
symversion=0.1
T 55050 42850 5 10 1 1 90 0 1
value=1u
T 55300 42300 5 10 0 0 0 0 1
footprint=0603_BS_1
}
C 52800 43400 1 0 0 EMBEDDEDgnd-1.sym
[
P 52900 43500 52900 43700 1 0 1
{
T 52958 43561 5 4 0 1 0 0 1
pinnumber=1
T 52958 43561 5 4 0 0 0 0 1
pinseq=1
T 52958 43561 5 4 0 1 0 0 1
pinlabel=1
T 52958 43561 5 4 0 1 0 0 1
pintype=pwr
}
L 52800 43500 53000 43500 3 0 0 0 -1 -1
L 52855 43450 52945 43450 3 0 0 0 -1 -1
L 52880 43410 52920 43410 3 0 0 0 -1 -1
T 53100 43450 8 10 0 0 0 0 1
net=GND:1
]
N 58000 46500 58400 46500 4
N 58000 46200 58300 46200 4
N 58300 47400 58300 45900 4
C 53100 43700 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 52900 43700 52900 43900 1 0 0
{
T 52850 43850 5 8 0 1 90 6 1
pinnumber=1
T 52950 43850 5 8 0 1 90 8 1
pinseq=1
T 52900 43900 9 8 0 1 90 0 1
pinlabel=1
T 52900 43900 5 8 0 1 90 2 1
pintype=pas
}
P 52900 44600 52900 44400 1 0 0
{
T 52850 44450 5 8 0 1 90 0 1
pinnumber=2
T 52950 44450 5 8 0 1 90 2 1
pinseq=2
T 52900 44400 9 8 0 1 90 6 1
pinlabel=2
T 52900 44400 5 8 0 1 90 8 1
pintype=pas
}
L 52700 44100 53100 44100 3 0 0 0 -1 -1
L 52700 44200 53100 44200 3 0 0 0 -1 -1
L 52900 44400 52900 44200 3 0 0 0 -1 -1
L 52900 44100 52900 43900 3 0 0 0 -1 -1
T 52400 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 52600 43900 8 10 0 1 90 0 1
refdes=C?
T 51800 43900 5 10 0 0 90 0 1
description=capacitor
T 52000 43900 5 10 0 0 90 0 1
numslots=0
T 52200 43900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 52400 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 52850 44050 5 10 1 1 90 6 1
refdes=C10
T 52200 43900 5 10 0 0 90 0 1
symversion=0.1
T 52850 44250 5 10 1 1 90 0 1
value=33p
T 53100 43700 5 10 0 0 0 0 1
footprint=0603_BS_1
}
C 54000 43700 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 53800 43700 53800 43900 1 0 0
{
T 53750 43850 5 8 0 1 90 6 1
pinnumber=1
T 53850 43850 5 8 0 1 90 8 1
pinseq=1
T 53800 43900 9 8 0 1 90 0 1
pinlabel=1
T 53800 43900 5 8 0 1 90 2 1
pintype=pas
}
P 53800 44600 53800 44400 1 0 0
{
T 53750 44450 5 8 0 1 90 0 1
pinnumber=2
T 53850 44450 5 8 0 1 90 2 1
pinseq=2
T 53800 44400 9 8 0 1 90 6 1
pinlabel=2
T 53800 44400 5 8 0 1 90 8 1
pintype=pas
}
L 53600 44100 54000 44100 3 0 0 0 -1 -1
L 53600 44200 54000 44200 3 0 0 0 -1 -1
L 53800 44400 53800 44200 3 0 0 0 -1 -1
L 53800 44100 53800 43900 3 0 0 0 -1 -1
T 53300 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 53500 43900 8 10 0 1 90 0 1
refdes=C?
T 52700 43900 5 10 0 0 90 0 1
description=capacitor
T 52900 43900 5 10 0 0 90 0 1
numslots=0
T 53100 43900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 53300 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 53750 44050 5 10 1 1 90 6 1
refdes=C11
T 53100 43900 5 10 0 0 90 0 1
symversion=0.1
T 53750 44250 5 10 1 1 90 0 1
value=33p
T 54000 43700 5 10 0 0 0 0 1
footprint=0603_BS_1
}
N 55500 45000 53700 45000 4
N 55500 44700 52900 44700 4
N 52900 44600 52900 45000 4
N 53000 45000 52900 45000 4
N 53800 45000 53800 44600 4
C 53700 43400 1 0 0 EMBEDDEDgnd-1.sym
[
P 53800 43500 53800 43700 1 0 1
{
T 53858 43561 5 4 0 1 0 0 1
pinnumber=1
T 53858 43561 5 4 0 0 0 0 1
pinseq=1
T 53858 43561 5 4 0 1 0 0 1
pinlabel=1
T 53858 43561 5 4 0 1 0 0 1
pintype=pwr
}
L 53700 43500 53900 43500 3 0 0 0 -1 -1
L 53755 43450 53845 43450 3 0 0 0 -1 -1
L 53780 43410 53820 43410 3 0 0 0 -1 -1
T 54000 43450 8 10 0 0 0 0 1
net=GND:1
]
C 55400 42900 1 0 0 EMBEDDEDgnd-1.sym
[
P 55500 43000 55500 43200 1 0 1
{
T 55558 43061 5 4 0 1 0 0 1
pinnumber=1
T 55558 43061 5 4 0 0 0 0 1
pinseq=1
T 55558 43061 5 4 0 1 0 0 1
pinlabel=1
T 55558 43061 5 4 0 1 0 0 1
pintype=pwr
}
L 55400 43000 55600 43000 3 0 0 0 -1 -1
L 55455 42950 55545 42950 3 0 0 0 -1 -1
L 55480 42910 55520 42910 3 0 0 0 -1 -1
T 55700 42950 8 10 0 0 0 0 1
net=GND:1
]
N 55500 45600 52500 45600 4
N 52500 45600 52500 45900 4
N 52500 45900 51900 45900 4
N 51900 45600 52300 45600 4
N 52300 45600 52300 45800 4
N 52300 45800 52700 45800 4
N 52700 45800 52700 45900 4
N 52700 45900 55500 45900 4
N 51900 46200 53000 46200 4
C 51800 44700 1 0 0 EMBEDDEDgnd-1.sym
[
P 51900 44800 51900 45000 1 0 1
{
T 51958 44861 5 4 0 1 0 0 1
pinnumber=1
T 51958 44861 5 4 0 0 0 0 1
pinseq=1
T 51958 44861 5 4 0 1 0 0 1
pinlabel=1
T 51958 44861 5 4 0 1 0 0 1
pintype=pwr
}
L 51800 44800 52000 44800 3 0 0 0 -1 -1
L 51855 44750 51945 44750 3 0 0 0 -1 -1
L 51880 44710 51920 44710 3 0 0 0 -1 -1
T 52100 44750 8 10 0 0 0 0 1
net=GND:1
]
N 55500 43500 55100 43500 4
N 55100 43500 55100 43200 4
C 55000 42000 1 0 0 EMBEDDEDgnd-1.sym
[
P 55100 42100 55100 42300 1 0 1
{
T 55158 42161 5 4 0 1 0 0 1
pinnumber=1
T 55158 42161 5 4 0 0 0 0 1
pinseq=1
T 55158 42161 5 4 0 1 0 0 1
pinlabel=1
T 55158 42161 5 4 0 1 0 0 1
pintype=pwr
}
L 55000 42100 55200 42100 3 0 0 0 -1 -1
L 55055 42050 55145 42050 3 0 0 0 -1 -1
L 55080 42010 55120 42010 3 0 0 0 -1 -1
T 55300 42050 8 10 0 0 0 0 1
net=GND:1
]
C 41900 41600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 41700 41600 41700 41800 1 0 0
{
T 41650 41750 5 8 0 1 90 6 1
pinnumber=1
T 41750 41750 5 8 0 1 90 8 1
pinseq=1
T 41700 41800 9 8 0 1 90 0 1
pinlabel=1
T 41700 41800 5 8 0 1 90 2 1
pintype=pas
}
P 41700 42500 41700 42300 1 0 0
{
T 41650 42350 5 8 0 1 90 0 1
pinnumber=2
T 41750 42350 5 8 0 1 90 2 1
pinseq=2
T 41700 42300 9 8 0 1 90 6 1
pinlabel=2
T 41700 42300 5 8 0 1 90 8 1
pintype=pas
}
L 41500 42000 41900 42000 3 0 0 0 -1 -1
L 41500 42100 41900 42100 3 0 0 0 -1 -1
L 41700 42300 41700 42100 3 0 0 0 -1 -1
L 41700 42000 41700 41800 3 0 0 0 -1 -1
T 41200 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 41400 41800 8 10 0 1 90 0 1
refdes=C?
T 40600 41800 5 10 0 0 90 0 1
description=capacitor
T 40800 41800 5 10 0 0 90 0 1
numslots=0
T 41000 41800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 41200 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 41650 41950 5 10 1 1 90 6 1
refdes=C15
T 41000 41800 5 10 0 0 90 0 1
symversion=0.1
T 41650 42150 5 10 1 1 90 0 1
value=100n
T 41900 41600 5 10 0 0 0 0 1
footprint=0603_BS_1
}
C 41400 41600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 41200 41600 41200 41800 1 0 0
{
T 41150 41750 5 8 0 1 90 6 1
pinnumber=1
T 41250 41750 5 8 0 1 90 8 1
pinseq=1
T 41200 41800 9 8 0 1 90 0 1
pinlabel=1
T 41200 41800 5 8 0 1 90 2 1
pintype=pas
}
P 41200 42500 41200 42300 1 0 0
{
T 41150 42350 5 8 0 1 90 0 1
pinnumber=2
T 41250 42350 5 8 0 1 90 2 1
pinseq=2
T 41200 42300 9 8 0 1 90 6 1
pinlabel=2
T 41200 42300 5 8 0 1 90 8 1
pintype=pas
}
L 41000 42000 41400 42000 3 0 0 0 -1 -1
L 41000 42100 41400 42100 3 0 0 0 -1 -1
L 41200 42300 41200 42100 3 0 0 0 -1 -1
L 41200 42000 41200 41800 3 0 0 0 -1 -1
T 40700 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 40900 41800 8 10 0 1 90 0 1
refdes=C?
T 40100 41800 5 10 0 0 90 0 1
description=capacitor
T 40300 41800 5 10 0 0 90 0 1
numslots=0
T 40500 41800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 40700 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 41150 41950 5 10 1 1 90 6 1
refdes=C14
T 40500 41800 5 10 0 0 90 0 1
symversion=0.1
T 41150 42150 5 10 1 1 90 0 1
value=100n
T 41400 41600 5 10 0 0 0 0 1
footprint=0603_BS_1
}
C 40900 41600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 40700 41600 40700 41800 1 0 0
{
T 40650 41750 5 8 0 1 90 6 1
pinnumber=1
T 40750 41750 5 8 0 1 90 8 1
pinseq=1
T 40700 41800 9 8 0 1 90 0 1
pinlabel=1
T 40700 41800 5 8 0 1 90 2 1
pintype=pas
}
P 40700 42500 40700 42300 1 0 0
{
T 40650 42350 5 8 0 1 90 0 1
pinnumber=2
T 40750 42350 5 8 0 1 90 2 1
pinseq=2
T 40700 42300 9 8 0 1 90 6 1
pinlabel=2
T 40700 42300 5 8 0 1 90 8 1
pintype=pas
}
L 40500 42000 40900 42000 3 0 0 0 -1 -1
L 40500 42100 40900 42100 3 0 0 0 -1 -1
L 40700 42300 40700 42100 3 0 0 0 -1 -1
L 40700 42000 40700 41800 3 0 0 0 -1 -1
T 40200 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 40400 41800 8 10 0 1 90 0 1
refdes=C?
T 39600 41800 5 10 0 0 90 0 1
description=capacitor
T 39800 41800 5 10 0 0 90 0 1
numslots=0
T 40000 41800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 40200 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 40650 41950 5 10 1 1 90 6 1
refdes=C13
T 40000 41800 5 10 0 0 90 0 1
symversion=0.1
T 40650 42150 5 10 1 1 90 0 1
value=100n
T 40900 41600 5 10 0 0 0 0 1
footprint=0603_BS_1
}
N 40700 42700 42400 42700 4
N 42300 42700 42300 42500 4
N 42400 42500 42300 42500 4
N 42400 42100 42300 42100 4
N 42300 41400 42300 42100 4
N 42300 41700 42400 41700 4
N 42400 41900 42300 41900 4
N 40700 42500 40700 42700 4
N 41700 42700 41700 42500 4
N 41200 42700 41200 42500 4
N 40700 41600 40700 41400 4
N 40700 41400 42300 41400 4
N 41700 41600 41700 41400 4
N 41200 41600 41200 41400 4
C 40600 41100 1 0 0 EMBEDDEDgnd-1.sym
[
P 40700 41200 40700 41400 1 0 1
{
T 40758 41261 5 4 0 1 0 0 1
pinnumber=1
T 40758 41261 5 4 0 0 0 0 1
pinseq=1
T 40758 41261 5 4 0 1 0 0 1
pinlabel=1
T 40758 41261 5 4 0 1 0 0 1
pintype=pwr
}
L 40600 41200 40800 41200 3 0 0 0 -1 -1
L 40655 41150 40745 41150 3 0 0 0 -1 -1
L 40680 41110 40720 41110 3 0 0 0 -1 -1
T 40900 41150 8 10 0 0 0 0 1
net=GND:1
]
C 40500 42700 1 0 0 EMBEDDEDvcc-1.sym
[
P 40700 42700 40700 42900 1 0 0
{
T 40750 42750 5 6 0 1 0 0 1
pinnumber=1
T 40750 42750 5 6 0 0 0 0 1
pinseq=1
T 40750 42750 5 6 0 1 0 0 1
pinlabel=1
T 40750 42750 5 6 0 1 0 0 1
pintype=pwr
}
L 40550 42900 40850 42900 3 0 0 0 -1 -1
T 40575 42950 9 8 1 0 0 0 1
Vcc
T 40950 42900 8 10 0 0 0 0 1
net=Vcc:1
]
C 47000 44600 1 90 1 EMBEDDEDresistor-2.sym
[
P 46900 43700 46900 43850 1 0 0
{
T 46850 43800 5 8 0 1 90 6 1
pinnumber=2
T 46850 43800 5 8 0 0 90 6 1
pinseq=2
T 46850 43800 5 8 0 1 90 6 1
pinlabel=2
T 46850 43800 5 8 0 1 90 6 1
pintype=pas
}
P 46900 44600 46900 44450 1 0 0
{
T 46850 44500 5 8 0 1 90 6 1
pinnumber=1
T 46850 44500 5 8 0 0 90 6 1
pinseq=1
T 46850 44500 5 8 0 1 90 6 1
pinlabel=1
T 46850 44500 5 8 0 1 90 6 1
pintype=pas
}
B 46800 43850 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46650 44200 5 10 0 0 90 6 1
device=RESISTOR
T 46700 44400 8 10 0 1 90 6 1
refdes=R?
]
{
T 46650 44200 5 10 0 0 90 6 1
device=RESISTOR
T 46750 44200 5 10 1 1 90 0 1
refdes=R8
T 46750 44100 5 10 1 1 90 6 1
value=100k
T 47000 44600 5 10 0 0 90 6 1
footprint=0603_BS_1
}
C 47100 44600 1 0 1 EMBEDDEDvcc-1.sym
[
P 46900 44600 46900 44800 1 0 0
{
T 46850 44650 5 6 0 1 0 6 1
pinnumber=1
T 46850 44650 5 6 0 0 0 6 1
pinseq=1
T 46850 44650 5 6 0 1 0 6 1
pinlabel=1
T 46850 44650 5 6 0 1 0 6 1
pintype=pwr
}
L 47050 44800 46750 44800 3 0 0 0 -1 -1
T 47025 44850 9 8 1 0 0 6 1
Vcc
T 46650 44800 8 10 0 0 0 6 1
net=Vcc:1
]
N 45100 43500 47100 43500 4
C 47700 43400 1 0 1 EMBEDDEDin-1.sym
[
P 47300 43500 47100 43500 1 0 1
{
T 47250 43550 5 6 0 1 0 6 1
pinnumber=1
T 47250 43550 5 6 0 0 0 6 1
pinseq=1
}
L 47600 43500 47700 43600 6 0 0 0 -1 -1
L 47600 43500 47700 43400 6 0 0 0 -1 -1
L 47300 43500 47600 43500 6 0 0 0 -1 -1
T 47700 43700 5 10 0 0 0 6 1
device=INPUT
T 47700 43700 8 10 0 1 0 6 1
refdes=pinlabel
]
{
T 47700 43700 5 10 0 0 0 6 1
device=INPUT
T 47750 43500 5 10 1 1 0 1 1
refdes=\_RESET\_
T 47700 43400 5 10 0 0 0 6 1
net=nRESET:1
T 47700 43400 5 10 0 0 0 6 1
footprint=none
}
C 40000 40000 0 0 0 EMBEDDEDtitle-A2.sym
[
B 40000 40000 23300 16500 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 59200 40600 59200 40000 15 0 0 0 -1 -1
B 55700 40000 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55700 40600 63300 40600 15 0 0 0 -1 -1
T 66500 41800 5 10 0 0 0 0 1
graphical=1
T 55800 40400 15 8 1 0 0 0 1
FILE:
T 59300 40400 15 8 1 0 0 0 1
REVISION:
T 59300 40100 15 8 1 0 0 0 1
DRAWN BY: 
T 55800 40100 15 8 1 0 0 0 1
PAGE
T 57500 40100 15 8 1 0 0 0 1
OF
T 55800 40700 15 8 1 0 0 0 1
TITLE
]
C 61200 53900 1 0 0 EMBEDDEDin-1.sym
[
P 61600 54000 61800 54000 1 0 1
{
T 61650 54050 5 6 0 1 0 0 1
pinnumber=1
T 61650 54050 5 6 0 0 0 0 1
pinseq=1
}
L 61300 54000 61200 54100 6 0 0 0 -1 -1
L 61300 54000 61200 53900 6 0 0 0 -1 -1
L 61600 54000 61300 54000 6 0 0 0 -1 -1
T 61200 54200 5 10 0 0 0 0 1
device=INPUT
T 61200 54200 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 61200 54200 5 10 0 0 0 0 1
device=INPUT
T 61150 54000 5 10 1 1 0 7 1
refdes=PB0
T 61200 53900 5 10 0 0 0 0 1
net=PB0:1
T 61200 53900 5 10 0 0 0 0 1
footprint=none
}
C 61200 53500 1 0 0 EMBEDDEDin-1.sym
[
L 61600 53600 61300 53600 6 0 0 0 -1 -1
L 61300 53600 61200 53500 6 0 0 0 -1 -1
L 61300 53600 61200 53700 6 0 0 0 -1 -1
P 61600 53600 61800 53600 1 0 1
{
T 61650 53650 5 6 0 0 0 0 1
pinseq=1
T 61650 53650 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 53800 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 53800 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 53800 5 10 0 0 0 0 1
device=INPUT
T 61150 53600 5 10 1 1 0 7 1
refdes=PB1
T 61200 53500 5 10 0 0 0 0 1
net=PB1:1
T 61200 53500 5 10 0 0 0 0 1
footprint=none
}
C 61200 53100 1 0 0 EMBEDDEDin-1.sym
[
L 61600 53200 61300 53200 6 0 0 0 -1 -1
L 61300 53200 61200 53100 6 0 0 0 -1 -1
L 61300 53200 61200 53300 6 0 0 0 -1 -1
P 61600 53200 61800 53200 1 0 1
{
T 61650 53250 5 6 0 0 0 0 1
pinseq=1
T 61650 53250 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 53400 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 53400 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 53400 5 10 0 0 0 0 1
device=INPUT
T 61150 53200 5 10 1 1 0 7 1
refdes=PB2
T 61200 53100 5 10 0 0 0 0 1
net=PB2:1
T 61200 53100 5 10 0 0 0 0 1
footprint=none
}
C 61200 52700 1 0 0 EMBEDDEDin-1.sym
[
L 61600 52800 61300 52800 6 0 0 0 -1 -1
L 61300 52800 61200 52700 6 0 0 0 -1 -1
L 61300 52800 61200 52900 6 0 0 0 -1 -1
P 61600 52800 61800 52800 1 0 1
{
T 61650 52850 5 6 0 0 0 0 1
pinseq=1
T 61650 52850 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 53000 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 53000 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 53000 5 10 0 0 0 0 1
device=INPUT
T 61150 52800 5 10 1 1 0 7 1
refdes=PB3
T 61200 52700 5 10 0 0 0 0 1
net=PB3:1
T 61200 52700 5 10 0 0 0 0 1
footprint=none
}
C 61200 52300 1 0 0 EMBEDDEDin-1.sym
[
L 61600 52400 61300 52400 6 0 0 0 -1 -1
L 61300 52400 61200 52300 6 0 0 0 -1 -1
L 61300 52400 61200 52500 6 0 0 0 -1 -1
P 61600 52400 61800 52400 1 0 1
{
T 61650 52450 5 6 0 0 0 0 1
pinseq=1
T 61650 52450 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 52600 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 52600 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 52600 5 10 0 0 0 0 1
device=INPUT
T 61150 52400 5 10 1 1 0 7 1
refdes=PB4
T 61200 52300 5 10 0 0 0 0 1
net=PB4:1
T 61200 52300 5 10 0 0 0 0 1
footprint=none
}
C 61000 54800 1 0 0 EMBEDDEDvcc-1.sym
[
L 61050 55000 61350 55000 3 0 0 0 -1 -1
P 61200 54800 61200 55000 1 0 0
{
T 61250 54850 5 6 0 1 0 0 1
pintype=pwr
T 61250 54850 5 6 0 1 0 0 1
pinlabel=1
T 61250 54850 5 6 0 0 0 0 1
pinseq=1
T 61250 54850 5 6 0 1 0 0 1
pinnumber=1
}
T 61450 55000 8 10 0 0 0 0 1
net=Vcc:1
T 61075 55050 9 8 1 0 0 0 1
Vcc
]
N 61200 54800 61800 54800 4
C 51900 47000 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 52300 47200 52100 47200 3 0 0 0 -1 -1
L 52600 47200 52400 47200 3 0 0 0 -1 -1
L 52400 47400 52400 47000 3 0 0 0 -1 -1
L 52300 47400 52300 47000 3 0 0 0 -1 -1
P 52800 47200 52600 47200 1 0 0
{
T 52600 47200 5 8 0 1 0 8 1
pintype=pas
T 52600 47200 9 8 0 1 0 6 1
pinlabel=2
T 52650 47150 5 8 0 1 0 2 1
pinseq=2
T 52650 47250 5 8 0 1 0 0 1
pinnumber=2
}
P 51900 47200 52100 47200 1 0 0
{
T 52100 47200 5 8 0 1 0 2 1
pintype=pas
T 52100 47200 9 8 0 1 0 0 1
pinlabel=1
T 52050 47150 5 8 0 1 0 8 1
pinseq=1
T 52050 47250 5 8 0 1 0 6 1
pinnumber=1
}
T 52100 47900 5 10 0 0 0 0 1
symversion=0.1
T 52100 48100 5 10 0 0 0 0 1
numslots=0
T 52100 48300 5 10 0 0 0 0 1
description=capacitor
T 52100 47500 8 10 0 1 0 0 1
refdes=C?
T 52100 47700 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 52100 47700 5 10 0 0 0 0 1
device=CAPACITOR
T 52250 47250 5 10 1 1 0 6 1
refdes=C8
T 52100 47900 5 10 0 0 0 0 1
symversion=0.1
T 52450 47250 5 10 1 1 0 0 1
value=10u
T 51900 47000 5 10 0 0 270 0 1
footprint=0603_BS_1
}
C 51800 46900 1 0 0 EMBEDDEDgnd-1.sym
[
L 51880 46910 51920 46910 3 0 0 0 -1 -1
L 51855 46950 51945 46950 3 0 0 0 -1 -1
L 51800 47000 52000 47000 3 0 0 0 -1 -1
P 51900 47000 51900 47200 1 0 1
{
T 51958 47061 5 4 0 1 0 0 1
pintype=pwr
T 51958 47061 5 4 0 1 0 0 1
pinlabel=1
T 51958 47061 5 4 0 0 0 0 1
pinseq=1
T 51958 47061 5 4 0 1 0 0 1
pinnumber=1
}
T 52100 46950 8 10 0 0 0 0 1
net=GND:1
]
N 52800 47200 53500 47200 4
N 58000 45900 58100 45900 4
N 58100 45600 58100 45900 4
N 58100 45600 58000 45600 4
T 56800 40300 9 10 1 0 0 0 1
CC-BY-SA-3.0
T 56800 40100 9 10 1 0 0 0 1
1
T 58400 40100 9 10 1 0 0 0 1
1
T 60300 40400 9 10 1 0 0 0 1
20121129
T 60300 40100 9 10 1 0 0 0 1
Vagrearg
T 57300 40900 9 20 1 0 0 0 1
Dot-Flip Control
C 54600 44000 1 0 0 EMBEDDEDresistor-2.sym
[
B 54750 44000 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 54600 44100 54750 44100 1 0 0
{
T 54700 44150 5 8 0 1 0 0 1
pintype=pas
T 54700 44150 5 8 0 1 0 0 1
pinlabel=1
T 54700 44150 5 8 0 0 0 0 1
pinseq=1
T 54700 44150 5 8 0 1 0 0 1
pinnumber=1
}
P 55500 44100 55350 44100 1 0 0
{
T 55400 44150 5 8 0 1 0 0 1
pintype=pas
T 55400 44150 5 8 0 1 0 0 1
pinlabel=2
T 55400 44150 5 8 0 0 0 0 1
pinseq=2
T 55400 44150 5 8 0 1 0 0 1
pinnumber=2
}
T 54800 44300 8 10 0 1 0 0 1
refdes=R?
T 55000 44350 5 10 0 0 0 0 1
device=RESISTOR
]
{
T 55000 44350 5 10 0 0 0 0 1
device=RESISTOR
T 55000 44250 5 10 1 1 0 6 1
refdes=R7
T 55100 44250 5 10 1 1 0 0 1
value=10k
T 54600 44000 5 10 0 0 0 0 1
footprint=0603_BS_1
}
N 54400 44100 54600 44100 4
C 61200 48700 1 0 0 EMBEDDEDin-1.sym
[
L 61600 48800 61300 48800 6 0 0 0 -1 -1
L 61300 48800 61200 48700 6 0 0 0 -1 -1
L 61300 48800 61200 48900 6 0 0 0 -1 -1
P 61600 48800 61800 48800 1 0 1
{
T 61650 48850 5 6 0 0 0 0 1
pinseq=1
T 61650 48850 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 49000 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 49000 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 49000 5 10 0 0 0 0 1
device=INPUT
T 61150 48800 5 10 1 1 0 7 1
refdes=PC5
T 61200 48700 5 10 0 0 0 0 1
net=PC5:1
T 61200 48700 5 10 0 0 0 0 1
footprint=none
}
C 61200 50700 1 0 0 EMBEDDEDin-1.sym
[
P 61600 50800 61800 50800 1 0 1
{
T 61650 50850 5 6 0 1 0 0 1
pinnumber=1
T 61650 50850 5 6 0 0 0 0 1
pinseq=1
}
L 61300 50800 61200 50900 6 0 0 0 -1 -1
L 61300 50800 61200 50700 6 0 0 0 -1 -1
L 61600 50800 61300 50800 6 0 0 0 -1 -1
T 61200 51000 5 10 0 0 0 0 1
device=INPUT
T 61200 51000 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 61200 51000 5 10 0 0 0 0 1
device=INPUT
T 61150 50800 5 10 1 1 0 7 1
refdes=PC4
T 61200 50700 5 10 0 0 0 0 1
net=PC4:1
T 61200 50700 5 10 0 0 0 0 1
footprint=none
}
C 61200 50300 1 0 0 EMBEDDEDin-1.sym
[
L 61600 50400 61300 50400 6 0 0 0 -1 -1
L 61300 50400 61200 50300 6 0 0 0 -1 -1
L 61300 50400 61200 50500 6 0 0 0 -1 -1
P 61600 50400 61800 50400 1 0 1
{
T 61650 50450 5 6 0 0 0 0 1
pinseq=1
T 61650 50450 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 50600 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 50600 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 50600 5 10 0 0 0 0 1
device=INPUT
T 61150 50400 5 10 1 1 0 7 1
refdes=PC3
T 61200 50300 5 10 0 0 0 0 1
net=PC3:1
T 61200 50300 5 10 0 0 0 0 1
footprint=none
}
C 61200 49900 1 0 0 EMBEDDEDin-1.sym
[
L 61600 50000 61300 50000 6 0 0 0 -1 -1
L 61300 50000 61200 49900 6 0 0 0 -1 -1
L 61300 50000 61200 50100 6 0 0 0 -1 -1
P 61600 50000 61800 50000 1 0 1
{
T 61650 50050 5 6 0 0 0 0 1
pinseq=1
T 61650 50050 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 50200 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 50200 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 50200 5 10 0 0 0 0 1
device=INPUT
T 61150 50000 5 10 1 1 0 7 1
refdes=PC2
T 61200 49900 5 10 0 0 0 0 1
net=PC2:1
T 61200 49900 5 10 0 0 0 0 1
footprint=none
}
C 61200 49500 1 0 0 EMBEDDEDin-1.sym
[
L 61600 49600 61300 49600 6 0 0 0 -1 -1
L 61300 49600 61200 49500 6 0 0 0 -1 -1
L 61300 49600 61200 49700 6 0 0 0 -1 -1
P 61600 49600 61800 49600 1 0 1
{
T 61650 49650 5 6 0 0 0 0 1
pinseq=1
T 61650 49650 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 49800 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 49800 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 49800 5 10 0 0 0 0 1
device=INPUT
T 61150 49600 5 10 1 1 0 7 1
refdes=PC1
T 61200 49500 5 10 0 0 0 0 1
net=PC1:1
T 61200 49500 5 10 0 0 0 0 1
footprint=none
}
C 61200 49100 1 0 0 EMBEDDEDin-1.sym
[
L 61600 49200 61300 49200 6 0 0 0 -1 -1
L 61300 49200 61200 49100 6 0 0 0 -1 -1
L 61300 49200 61200 49300 6 0 0 0 -1 -1
P 61600 49200 61800 49200 1 0 1
{
T 61650 49250 5 6 0 0 0 0 1
pinseq=1
T 61650 49250 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 49400 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 49400 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 49400 5 10 0 0 0 0 1
device=INPUT
T 61150 49200 5 10 1 1 0 7 1
refdes=PC0
T 61200 49100 5 10 0 0 0 0 1
net=PC0:1
T 61200 49100 5 10 0 0 0 0 1
footprint=none
}
C 61500 54900 1 0 0 EMBEDDEDgnd-1.sym
[
P 61600 55000 61600 55200 1 0 1
{
T 61658 55061 5 4 0 1 0 0 1
pinnumber=1
T 61658 55061 5 4 0 0 0 0 1
pinseq=1
T 61658 55061 5 4 0 1 0 0 1
pinlabel=1
T 61658 55061 5 4 0 1 0 0 1
pintype=pwr
}
L 61500 55000 61700 55000 3 0 0 0 -1 -1
L 61555 54950 61645 54950 3 0 0 0 -1 -1
L 61580 54910 61620 54910 3 0 0 0 -1 -1
T 61800 54950 8 10 0 0 0 0 1
net=GND:1
]
C 55000 46300 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 54300 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 54500 46500 8 10 0 1 90 0 1
refdes=C?
T 53700 46500 5 10 0 0 90 0 1
description=capacitor
T 53900 46500 5 10 0 0 90 0 1
numslots=0
T 54100 46500 5 10 0 0 90 0 1
symversion=0.1
P 54800 46300 54800 46500 1 0 0
{
T 54800 46500 5 8 0 1 90 2 1
pintype=pas
T 54800 46500 9 8 0 1 90 0 1
pinlabel=1
T 54850 46450 5 8 0 1 90 8 1
pinseq=1
T 54750 46450 5 8 0 1 90 6 1
pinnumber=1
}
P 54800 47200 54800 47000 1 0 0
{
T 54800 47000 5 8 0 1 90 8 1
pintype=pas
T 54800 47000 9 8 0 1 90 6 1
pinlabel=2
T 54850 47050 5 8 0 1 90 2 1
pinseq=2
T 54750 47050 5 8 0 1 90 0 1
pinnumber=2
}
L 54600 46700 55000 46700 3 0 0 0 -1 -1
L 54600 46800 55000 46800 3 0 0 0 -1 -1
L 54800 47000 54800 46800 3 0 0 0 -1 -1
L 54800 46700 54800 46500 3 0 0 0 -1 -1
]
{
T 54300 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 54750 46650 5 10 1 1 90 6 1
refdes=C9
T 54100 46500 5 10 0 0 90 0 1
symversion=0.1
T 54750 46850 5 10 1 1 90 0 1
value=100n
T 55000 46300 5 10 0 0 0 0 1
footprint=0603_BS_1
}
N 54200 47400 56400 47400 4
C 54700 46000 1 0 0 EMBEDDEDgnd-1.sym
[
T 55000 46050 8 10 0 0 0 0 1
net=GND:1
L 54780 46010 54820 46010 3 0 0 0 -1 -1
L 54755 46050 54845 46050 3 0 0 0 -1 -1
L 54700 46100 54900 46100 3 0 0 0 -1 -1
P 54800 46100 54800 46300 1 0 1
{
T 54858 46161 5 4 0 1 0 0 1
pinnumber=1
T 54858 46161 5 4 0 0 0 0 1
pinseq=1
T 54858 46161 5 4 0 1 0 0 1
pinlabel=1
T 54858 46161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 55100 46500 55500 46500 4
N 55400 46500 55400 47400 4
N 54800 47200 54800 47400 4
N 53000 47200 53000 46200 4
C 41700 50000 1 0 0 EMBEDDEDout-1.sym
[
L 42300 50100 42200 50000 6 0 0 0 -1 -1
L 42300 50100 42200 50200 6 0 0 0 -1 -1
L 41900 50100 42300 50100 6 0 0 0 -1 -1
P 41700 50100 41900 50100 1 0 0
{
T 41850 50150 5 6 0 0 0 0 1
pinseq=1
T 41850 50150 5 6 0 1 0 0 1
pinnumber=1
}
T 41700 50300 8 10 0 1 0 0 1
refdes=pinlabel
T 41700 50300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 41700 50300 5 10 0 0 0 0 1
device=OUTPUT
T 42350 50100 5 10 1 1 0 1 1
refdes=VIN
T 41700 50000 5 10 0 0 0 0 1
net=VIN:1
T 41700 50000 5 10 0 0 0 0 1
footprint=none
}
C 50800 53600 1 0 0 EMBEDDEDin-1.sym
[
P 51200 53700 51400 53700 1 0 1
{
T 51250 53750 5 6 0 0 0 0 1
pinseq=1
T 51250 53750 5 6 0 1 0 0 1
pinnumber=1
}
L 50900 53700 50800 53800 6 0 0 0 -1 -1
L 50900 53700 50800 53600 6 0 0 0 -1 -1
L 51200 53700 50900 53700 6 0 0 0 -1 -1
T 50800 53900 5 10 0 0 0 0 1
device=INPUT
T 50800 53900 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 50800 53900 5 10 0 0 0 0 1
device=INPUT
T 50750 53700 5 10 1 1 0 7 1
refdes=VIN
T 50800 53600 5 10 0 0 0 0 1
net=VIN:1
T 50800 53600 5 10 0 0 0 0 1
footprint=none
}
C 53000 47700 1 0 0 EMBEDDEDvcc-1.sym
[
P 53200 47700 53200 47900 1 0 0
{
T 53250 47750 5 6 0 1 0 0 1
pinnumber=1
T 53250 47750 5 6 0 0 0 0 1
pinseq=1
T 53250 47750 5 6 0 1 0 0 1
pinlabel=1
T 53250 47750 5 6 0 1 0 0 1
pintype=pwr
}
L 53050 47900 53350 47900 3 0 0 0 -1 -1
T 53075 47950 9 8 1 0 0 0 1
Vcc
T 53450 47900 8 10 0 0 0 0 1
net=Vcc:1
]
N 53500 47600 53200 47600 4
N 53200 47600 53200 47700 4
C 50100 40500 1 0 0 EMBEDDEDconnector6-2.sym
[
P 50100 42900 50300 42900 1 0 0
{
T 50300 42950 5 8 0 1 0 6 1
pinnumber=1
T 50300 42850 5 8 0 1 0 8 1
pinseq=1
T 50450 42900 9 8 1 1 0 0 1
pinlabel=1
T 50450 42900 5 8 0 1 0 2 1
pintype=pas
}
V 50350 42900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50100 42500 50300 42500 1 0 0
{
T 50300 42550 5 8 0 1 0 6 1
pinnumber=2
T 50300 42450 5 8 0 1 0 8 1
pinseq=2
T 50450 42500 9 8 1 1 0 0 1
pinlabel=2
T 50450 42500 5 8 0 1 0 2 1
pintype=pas
}
V 50350 42500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50100 42100 50300 42100 1 0 0
{
T 50300 42150 5 8 0 1 0 6 1
pinnumber=3
T 50300 42050 5 8 0 1 0 8 1
pinseq=3
T 50450 42100 9 8 1 1 0 0 1
pinlabel=3
T 50450 42100 5 8 0 1 0 2 1
pintype=pas
}
V 50350 42100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50100 41700 50300 41700 1 0 0
{
T 50300 41750 5 8 0 1 0 6 1
pinnumber=4
T 50300 41650 5 8 0 1 0 8 1
pinseq=4
T 50450 41700 9 8 1 1 0 0 1
pinlabel=4
T 50450 41700 5 8 0 1 0 2 1
pintype=pas
}
V 50350 41700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50100 41300 50300 41300 1 0 0
{
T 50300 41350 5 8 0 1 0 6 1
pinnumber=5
T 50300 41250 5 8 0 1 0 8 1
pinseq=5
T 50450 41300 9 8 1 1 0 0 1
pinlabel=5
T 50450 41300 5 8 0 1 0 2 1
pintype=pas
}
V 50350 41300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50100 40900 50300 40900 1 0 0
{
T 50300 40950 5 8 0 1 0 6 1
pinnumber=6
T 50300 40850 5 8 0 1 0 8 1
pinseq=6
T 50450 40900 9 8 1 1 0 0 1
pinlabel=6
T 50450 40900 5 8 0 1 0 2 1
pintype=pas
}
V 50350 40900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 50400 40500 400 2800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50800 43400 8 10 0 1 0 6 1
refdes=CONN?
T 50400 43350 5 10 0 0 0 0 1
device=CONNECTOR_6
T 50400 43550 5 10 0 0 0 0 1
footprint=SIP6N
T 50400 43750 5 10 0 0 0 0 1
author=Leon Kos
T 50400 43950 5 10 0 0 0 0 1
description=generic connector
T 50400 44150 5 10 0 0 0 0 1
numslots=0
]
{
T 50800 43400 5 10 1 1 0 6 1
refdes=J3
T 50400 43350 5 10 0 0 0 0 1
device=CONNECTOR_6
T 50400 43550 5 10 0 0 0 0 1
footprint=HEADER6_2
}
C 49500 42000 1 0 0 EMBEDDEDin-1.sym
[
P 49900 42100 50100 42100 1 0 1
{
T 49950 42150 5 6 0 0 0 0 1
pinseq=1
T 49950 42150 5 6 0 1 0 0 1
pinnumber=1
}
L 49600 42100 49500 42200 6 0 0 0 -1 -1
L 49600 42100 49500 42000 6 0 0 0 -1 -1
L 49900 42100 49600 42100 6 0 0 0 -1 -1
T 49500 42300 5 10 0 0 0 0 1
device=INPUT
T 49500 42300 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 49500 42300 5 10 0 0 0 0 1
device=INPUT
T 49450 42100 5 10 1 1 0 7 1
refdes=PB5
T 49500 42000 5 10 0 0 0 0 1
net=PB5:1
T 49500 42000 5 10 0 0 0 0 1
footprint=none
}
C 49500 42800 1 0 0 EMBEDDEDin-1.sym
[
P 49900 42900 50100 42900 1 0 1
{
T 49950 42950 5 6 0 0 0 0 1
pinseq=1
T 49950 42950 5 6 0 1 0 0 1
pinnumber=1
}
L 49600 42900 49500 43000 6 0 0 0 -1 -1
L 49600 42900 49500 42800 6 0 0 0 -1 -1
L 49900 42900 49600 42900 6 0 0 0 -1 -1
T 49500 43100 5 10 0 0 0 0 1
device=INPUT
T 49500 43100 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 49500 43100 5 10 0 0 0 0 1
device=INPUT
T 49450 42900 5 10 1 1 0 7 1
refdes=PB4
T 49500 42800 5 10 0 0 0 0 1
net=PB4:1
T 49500 42800 5 10 0 0 0 0 1
footprint=none
}
C 49500 41600 1 0 0 EMBEDDEDin-1.sym
[
P 49900 41700 50100 41700 1 0 1
{
T 49950 41750 5 6 0 0 0 0 1
pinseq=1
T 49950 41750 5 6 0 1 0 0 1
pinnumber=1
}
L 49600 41700 49500 41800 6 0 0 0 -1 -1
L 49600 41700 49500 41600 6 0 0 0 -1 -1
L 49900 41700 49600 41700 6 0 0 0 -1 -1
T 49500 41900 5 10 0 0 0 0 1
device=INPUT
T 49500 41900 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 49500 41900 5 10 0 0 0 0 1
device=INPUT
T 49450 41700 5 10 1 1 0 7 1
refdes=PB3
T 49500 41600 5 10 0 0 0 0 1
net=PB3:1
T 49500 41600 5 10 0 0 0 0 1
footprint=none
}
C 50100 41200 1 0 1 EMBEDDEDout-1.sym
[
L 49500 41300 49600 41200 6 0 0 0 -1 -1
L 49500 41300 49600 41400 6 0 0 0 -1 -1
L 49900 41300 49500 41300 6 0 0 0 -1 -1
P 50100 41300 49900 41300 1 0 0
{
T 49950 41350 5 6 0 1 0 6 1
pinnumber=1
T 49950 41350 5 6 0 0 0 6 1
pinseq=1
}
T 50100 41500 8 10 0 1 0 6 1
refdes=pinlabel
T 50100 41500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 50100 41500 5 10 0 0 0 6 1
device=OUTPUT
T 49450 41300 5 10 1 1 0 7 1
refdes=\_RESET\_
T 50100 41200 5 10 0 0 0 6 1
net=nRESET:1
T 50100 41200 5 10 0 0 0 6 1
footprint=none
}
T 50900 42900 9 10 1 0 0 1 1
MISO
T 50900 41700 9 10 1 0 0 1 1
MOSI
T 50900 42100 9 10 1 0 0 1 1
SCK
T 50900 41300 9 10 1 0 0 1 1
RST
C 50200 40600 1 0 1 EMBEDDEDgnd-1.sym
[
L 50120 40610 50080 40610 3 0 0 0 -1 -1
L 50145 40650 50055 40650 3 0 0 0 -1 -1
L 50200 40700 50000 40700 3 0 0 0 -1 -1
P 50100 40700 50100 40900 1 0 1
{
T 50042 40761 5 4 0 1 0 6 1
pinnumber=1
T 50042 40761 5 4 0 0 0 6 1
pinseq=1
T 50042 40761 5 4 0 1 0 6 1
pinlabel=1
T 50042 40761 5 4 0 1 0 6 1
pintype=pwr
}
T 49900 40650 8 10 0 0 0 6 1
net=GND:1
]
C 49900 42400 1 0 1 EMBEDDEDvcc-1.sym
[
L 49850 42600 49550 42600 3 0 0 0 -1 -1
P 49700 42400 49700 42600 1 0 0
{
T 49650 42450 5 6 0 1 0 6 1
pinnumber=1
T 49650 42450 5 6 0 0 0 6 1
pinseq=1
T 49650 42450 5 6 0 1 0 6 1
pinlabel=1
T 49650 42450 5 6 0 1 0 6 1
pintype=pwr
}
T 49450 42600 8 10 0 0 0 6 1
net=Vcc:1
T 49825 42650 9 8 1 0 0 6 1
Vcc
]
N 49700 42400 50000 42400 4
N 50000 42400 50000 42500 4
N 50000 42500 50100 42500 4
C 53500 47700 1 180 1 EMBEDDEDdualD-com-K.sym
[
L 53600 47600 53750 47600 3 0 0 0 -1 -1
L 53900 47600 54100 47600 3 0 0 0 -1 -1
L 53900 47500 53900 47700 3 0 0 0 -1 -1
L 53750 47700 53900 47600 3 0 0 0 -1 -1
L 53750 47500 53750 47700 3 0 0 0 -1 -1
L 53900 47600 53750 47500 3 0 0 0 -1 -1
L 54100 47200 54100 47600 3 0 0 0 -1 -1
L 53750 47300 53900 47200 3 0 0 0 -1 -1
L 53750 47100 53750 47300 3 0 0 0 -1 -1
L 53900 47200 53750 47100 3 0 0 0 -1 -1
L 53900 47200 54100 47200 3 0 0 0 -1 -1
L 53600 47200 53750 47200 3 0 0 0 -1 -1
L 53900 47100 53900 47300 3 0 0 0 -1 -1
P 53500 47600 53600 47600 1 0 0
{
T 53472 47580 3 6 0 1 180 6 1
pinnumber=2
T 53472 47580 3 6 0 0 180 6 1
pinseq=2
T 53472 47580 3 6 0 0 180 6 1
pintype=pas
T 53650 47600 3 6 0 1 180 6 1
pinlabel=ANODE2
}
P 54100 47400 54200 47400 1 0 1
{
T 54150 47380 3 6 0 1 180 6 1
pinnumber=3
T 54150 47380 3 6 0 0 180 6 1
pinseq=3
T 54150 47380 3 6 0 0 180 6 1
pintype=pas
T 54050 47400 3 6 0 1 180 6 1
pinlabel=CATHODE
}
P 53500 47200 53600 47200 1 0 0
{
T 53502 47180 3 6 0 1 180 6 1
pinnumber=1
T 53502 47180 3 6 0 0 180 6 1
pinseq=1
T 53502 47180 3 6 0 0 180 6 1
pintype=pas
T 53650 47200 3 6 0 1 180 6 1
pinlabel=ANODE1
}
T 53600 47000 8 10 0 1 180 6 1
footprint=SOT23
T 53600 47100 5 6 0 1 180 6 1
refdes=D?
T 53600 47100 5 6 0 1 180 6 1
device=BAT54C
]
{
T 53600 47100 5 6 0 1 180 6 1
device=BAT54C
T 53700 47100 5 8 1 1 180 0 1
refdes=D1
T 53600 47000 5 10 0 1 180 6 1
footprint=SOT23_BS_1
T 53500 46900 5 10 1 1 180 6 1
value=BAT54C
}
C 61700 45100 1 0 0 EMBEDDEDconnector26-2.sym
[
T 62500 56100 8 10 0 1 0 6 1
refdes=CONN?
T 62100 56050 5 10 0 0 0 0 1
device=CONNECTOR_26
T 62100 56250 5 10 0 0 0 0 1
footprint=SIP26N
T 62100 56450 5 10 0 0 0 0 1
author=Leon Kos
T 62100 56650 5 10 0 0 0 0 1
description=generic connector
T 62100 56850 5 10 0 0 0 0 1
numslots=0
P 61800 55600 62000 55600 1 0 0
{
T 62000 55650 5 8 0 1 0 6 1
pinnumber=1
T 62000 55550 5 8 0 1 0 8 1
pinseq=1
T 62150 55600 9 8 1 1 0 0 1
pinlabel=1
T 62150 55600 5 8 0 1 0 2 1
pintype=pas
}
V 62050 55600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 55200 62000 55200 1 0 0
{
T 62000 55250 5 8 0 1 0 6 1
pinnumber=2
T 62000 55150 5 8 0 1 0 8 1
pinseq=2
T 62150 55200 9 8 1 1 0 0 1
pinlabel=2
T 62150 55200 5 8 0 1 0 2 1
pintype=pas
}
V 62050 55200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 54800 62000 54800 1 0 0
{
T 62000 54850 5 8 0 1 0 6 1
pinnumber=3
T 62000 54750 5 8 0 1 0 8 1
pinseq=3
T 62150 54800 9 8 1 1 0 0 1
pinlabel=3
T 62150 54800 5 8 0 1 0 2 1
pintype=pas
}
V 62050 54800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 54400 62000 54400 1 0 0
{
T 62000 54450 5 8 0 1 0 6 1
pinnumber=4
T 62000 54350 5 8 0 1 0 8 1
pinseq=4
T 62150 54400 9 8 1 1 0 0 1
pinlabel=4
T 62150 54400 5 8 0 1 0 2 1
pintype=pas
}
V 62050 54400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 54000 62000 54000 1 0 0
{
T 62000 54050 5 8 0 1 0 6 1
pinnumber=5
T 62000 53950 5 8 0 1 0 8 1
pinseq=5
T 62150 54000 9 8 1 1 0 0 1
pinlabel=5
T 62150 54000 5 8 0 1 0 2 1
pintype=pas
}
V 62050 54000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 53600 62000 53600 1 0 0
{
T 62000 53650 5 8 0 1 0 6 1
pinnumber=6
T 62000 53550 5 8 0 1 0 8 1
pinseq=6
T 62150 53600 9 8 1 1 0 0 1
pinlabel=6
T 62150 53600 5 8 0 1 0 2 1
pintype=pas
}
V 62050 53600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 53200 62000 53200 1 0 0
{
T 62000 53250 5 8 0 1 0 6 1
pinnumber=7
T 62000 53150 5 8 0 1 0 8 1
pinseq=7
T 62150 53200 9 8 1 1 0 0 1
pinlabel=7
T 62150 53200 5 8 0 1 0 2 1
pintype=pas
}
V 62050 53200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 52800 62000 52800 1 0 0
{
T 62000 52850 5 8 0 1 0 6 1
pinnumber=8
T 62000 52750 5 8 0 1 0 8 1
pinseq=8
T 62150 52800 9 8 1 1 0 0 1
pinlabel=8
T 62150 52800 5 8 0 1 0 2 1
pintype=pas
}
V 62050 52800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 52400 62000 52400 1 0 0
{
T 62000 52450 5 8 0 1 0 6 1
pinnumber=9
T 62000 52350 5 8 0 1 0 8 1
pinseq=9
T 62150 52400 9 8 1 1 0 0 1
pinlabel=9
T 62150 52400 5 8 0 1 0 2 1
pintype=pas
}
V 62050 52400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 52000 62000 52000 1 0 0
{
T 62000 52050 5 8 0 1 0 6 1
pinnumber=10
T 62000 51950 5 8 0 1 0 8 1
pinseq=10
T 62150 52000 9 8 1 1 0 0 1
pinlabel=10
T 62150 52000 5 8 0 1 0 2 1
pintype=pas
}
V 62050 52000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 51600 62000 51600 1 0 0
{
T 62000 51650 5 8 0 1 0 6 1
pinnumber=11
T 62000 51550 5 8 0 1 0 8 1
pinseq=11
T 62150 51600 9 8 1 1 0 0 1
pinlabel=11
T 62150 51600 5 8 0 1 0 2 1
pintype=pas
}
V 62050 51600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 51200 62000 51200 1 0 0
{
T 62000 51250 5 8 0 1 0 6 1
pinnumber=12
T 62000 51150 5 8 0 1 0 8 1
pinseq=12
T 62150 51200 9 8 1 1 0 0 1
pinlabel=12
T 62150 51200 5 8 0 1 0 2 1
pintype=pas
}
V 62050 51200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 50800 62000 50800 1 0 0
{
T 62000 50850 5 8 0 1 0 6 1
pinnumber=13
T 62000 50750 5 8 0 1 0 8 1
pinseq=13
T 62150 50800 9 8 1 1 0 0 1
pinlabel=13
T 62150 50800 5 8 0 1 0 2 1
pintype=pas
}
V 62050 50800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 50400 62000 50400 1 0 0
{
T 62000 50450 5 8 0 1 0 6 1
pinnumber=14
T 62000 50350 5 8 0 1 0 8 1
pinseq=14
T 62150 50400 9 8 1 1 0 0 1
pinlabel=14
T 62150 50400 5 8 0 1 0 2 1
pintype=pas
}
V 62050 50400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 50000 62000 50000 1 0 0
{
T 62000 50050 5 8 0 1 0 6 1
pinnumber=15
T 62000 49950 5 8 0 1 0 8 1
pinseq=15
T 62150 50000 9 8 1 1 0 0 1
pinlabel=15
T 62150 50000 5 8 0 1 0 2 1
pintype=pas
}
V 62050 50000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 49600 62000 49600 1 0 0
{
T 62000 49650 5 8 0 1 0 6 1
pinnumber=16
T 62000 49550 5 8 0 1 0 8 1
pinseq=16
T 62150 49600 9 8 1 1 0 0 1
pinlabel=16
T 62150 49600 5 8 0 1 0 2 1
pintype=pas
}
V 62050 49600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 49200 62000 49200 1 0 0
{
T 62000 49250 5 8 0 1 0 6 1
pinnumber=17
T 62000 49150 5 8 0 1 0 8 1
pinseq=17
T 62150 49200 9 8 1 1 0 0 1
pinlabel=17
T 62150 49200 5 8 0 1 0 2 1
pintype=pas
}
V 62050 49200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 48800 62000 48800 1 0 0
{
T 62000 48850 5 8 0 1 0 6 1
pinnumber=18
T 62000 48750 5 8 0 1 0 8 1
pinseq=18
T 62150 48800 9 8 1 1 0 0 1
pinlabel=18
T 62150 48800 5 8 0 1 0 2 1
pintype=pas
}
V 62050 48800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 48400 62000 48400 1 0 0
{
T 62000 48450 5 8 0 1 0 6 1
pinnumber=19
T 62000 48350 5 8 0 1 0 8 1
pinseq=19
T 62150 48400 9 8 1 1 0 0 1
pinlabel=19
T 62150 48400 5 8 0 1 0 2 1
pintype=pas
}
V 62050 48400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 48000 62000 48000 1 0 0
{
T 62000 48050 5 8 0 1 0 6 1
pinnumber=20
T 62000 47950 5 8 0 1 0 8 1
pinseq=20
T 62150 48000 9 8 1 1 0 0 1
pinlabel=20
T 62150 48000 5 8 0 1 0 2 1
pintype=pas
}
V 62050 48000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 47600 62000 47600 1 0 0
{
T 62000 47650 5 8 0 1 0 6 1
pinnumber=21
T 62000 47550 5 8 0 1 0 8 1
pinseq=21
T 62150 47600 9 8 1 1 0 0 1
pinlabel=21
T 62150 47600 5 8 0 1 0 2 1
pintype=pas
}
V 62050 47600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 47200 62000 47200 1 0 0
{
T 62000 47250 5 8 0 1 0 6 1
pinnumber=22
T 62000 47150 5 8 0 1 0 8 1
pinseq=22
T 62150 47200 9 8 1 1 0 0 1
pinlabel=22
T 62150 47200 5 8 0 1 0 2 1
pintype=pas
}
V 62050 47200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 46800 62000 46800 1 0 0
{
T 62000 46850 5 8 0 1 0 6 1
pinnumber=23
T 62000 46750 5 8 0 1 0 8 1
pinseq=23
T 62150 46800 9 8 1 1 0 0 1
pinlabel=23
T 62150 46800 5 8 0 1 0 2 1
pintype=pas
}
V 62050 46800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 46400 62000 46400 1 0 0
{
T 62000 46450 5 8 0 1 0 6 1
pinnumber=24
T 62000 46350 5 8 0 1 0 8 1
pinseq=24
T 62150 46400 9 8 1 1 0 0 1
pinlabel=24
T 62150 46400 5 8 0 1 0 2 1
pintype=pas
}
V 62050 46400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 46000 62000 46000 1 0 0
{
T 62000 46050 5 8 0 1 0 6 1
pinnumber=25
T 62000 45950 5 8 0 1 0 8 1
pinseq=25
T 62150 46000 9 8 1 1 0 0 1
pinlabel=25
T 62150 46000 5 8 0 1 0 2 1
pintype=pas
}
V 62050 46000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 45600 62000 45600 1 0 0
{
T 62000 45650 5 8 0 1 0 6 1
pinnumber=26
T 62000 45550 5 8 0 1 0 8 1
pinseq=26
T 62150 45600 9 8 1 1 0 0 1
pinlabel=26
T 62150 45600 5 8 0 1 0 2 1
pintype=pas
}
V 62050 45600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 62100 45200 400 10800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 62500 56100 5 10 1 1 0 6 1
refdes=J1
T 62100 56050 5 10 0 0 0 0 1
device=CONNECTOR_26
T 62100 56250 5 10 0 0 0 0 1
footprint=DIN41651_26
}
N 61800 55600 61600 55600 4
N 61600 55600 61600 55200 4
N 61800 55200 61600 55200 4
C 61100 45600 1 0 0 EMBEDDEDgeneric-power.sym
[
P 61300 45600 61300 45800 1 0 0
{
T 61350 45650 5 6 0 1 0 0 1
pinnumber=1
T 61350 45650 5 6 0 0 0 0 1
pinseq=1
T 61350 45650 5 6 0 1 0 0 1
pinlabel=1
T 61350 45650 5 6 0 1 0 0 1
pintype=pwr
}
L 61150 45800 61450 45800 3 0 0 0 -1 -1
T 61300 45850 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 61300 45850 5 10 1 1 0 3 1
net=+20V:1
}
N 61300 45600 61800 45600 4
{
T 58400 45600 5 10 0 0 0 0 1
netname=Vin
}
C 61200 47100 1 0 0 EMBEDDEDin-1.sym
[
L 61600 47200 61300 47200 6 0 0 0 -1 -1
L 61300 47200 61200 47100 6 0 0 0 -1 -1
L 61300 47200 61200 47300 6 0 0 0 -1 -1
P 61600 47200 61800 47200 1 0 1
{
T 61650 47250 5 6 0 1 0 0 1
pinnumber=1
T 61650 47250 5 6 0 0 0 0 1
pinseq=1
}
T 61200 47400 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 47400 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 47400 5 10 0 0 0 0 1
device=INPUT
T 61150 47200 5 10 1 1 0 7 1
refdes=PD3
T 61200 47100 5 10 0 0 0 0 1
net=PD3:1
T 61200 47100 5 10 0 0 0 0 1
footprint=none
}
C 61200 47500 1 0 0 EMBEDDEDin-1.sym
[
L 61600 47600 61300 47600 6 0 0 0 -1 -1
L 61300 47600 61200 47500 6 0 0 0 -1 -1
L 61300 47600 61200 47700 6 0 0 0 -1 -1
P 61600 47600 61800 47600 1 0 1
{
T 61650 47650 5 6 0 0 0 0 1
pinseq=1
T 61650 47650 5 6 0 1 0 0 1
pinnumber=1
}
T 61200 47800 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 47800 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 47800 5 10 0 0 0 0 1
device=INPUT
T 61150 47600 5 10 1 1 0 7 1
refdes=PD5
T 61200 47500 5 10 0 0 0 0 1
net=PD5:1
T 61200 47500 5 10 0 0 0 0 1
footprint=none
}
C 61200 47900 1 0 0 EMBEDDEDin-1.sym
[
P 61600 48000 61800 48000 1 0 1
{
T 61650 48050 5 6 0 0 0 0 1
pinseq=1
T 61650 48050 5 6 0 1 0 0 1
pinnumber=1
}
L 61300 48000 61200 48100 6 0 0 0 -1 -1
L 61300 48000 61200 47900 6 0 0 0 -1 -1
L 61600 48000 61300 48000 6 0 0 0 -1 -1
T 61200 48200 5 10 0 0 0 0 1
device=INPUT
T 61200 48200 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 61200 48200 5 10 0 0 0 0 1
device=INPUT
T 61150 48000 5 10 1 1 0 7 1
refdes=PD7
T 61200 47900 5 10 0 0 0 0 1
net=PD7:1
T 61200 47900 5 10 0 0 0 0 1
footprint=none
}
C 61200 48300 1 0 0 EMBEDDEDin-1.sym
[
P 61600 48400 61800 48400 1 0 1
{
T 61650 48450 5 6 0 0 0 0 1
pinseq=1
T 61650 48450 5 6 0 1 0 0 1
pinnumber=1
}
L 61300 48400 61200 48500 6 0 0 0 -1 -1
L 61300 48400 61200 48300 6 0 0 0 -1 -1
L 61600 48400 61300 48400 6 0 0 0 -1 -1
T 61200 48600 5 10 0 0 0 0 1
device=INPUT
T 61200 48600 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 61200 48600 5 10 0 0 0 0 1
device=INPUT
T 61150 48400 5 10 1 1 0 7 1
refdes=PD6
T 61200 48300 5 10 0 0 0 0 1
net=PD6:1
T 61200 48300 5 10 0 0 0 0 1
footprint=none
}
C 61200 51500 1 0 0 EMBEDDEDin-1.sym
[
L 61600 51600 61300 51600 6 0 0 0 -1 -1
L 61300 51600 61200 51500 6 0 0 0 -1 -1
L 61300 51600 61200 51700 6 0 0 0 -1 -1
P 61600 51600 61800 51600 1 0 1
{
T 61650 51650 5 6 0 1 0 0 1
pinnumber=1
T 61650 51650 5 6 0 0 0 0 1
pinseq=1
}
T 61200 51800 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 51800 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 51800 5 10 0 0 0 0 1
device=INPUT
T 61150 51600 5 10 1 1 0 7 1
refdes=PD4
T 61200 51500 5 10 0 0 0 0 1
net=PD4:1
T 61200 51500 5 10 0 0 0 0 1
footprint=none
}
C 61200 51900 1 0 0 EMBEDDEDin-1.sym
[
L 61600 52000 61300 52000 6 0 0 0 -1 -1
L 61300 52000 61200 51900 6 0 0 0 -1 -1
L 61300 52000 61200 52100 6 0 0 0 -1 -1
P 61600 52000 61800 52000 1 0 1
{
T 61650 52050 5 6 0 1 0 0 1
pinnumber=1
T 61650 52050 5 6 0 0 0 0 1
pinseq=1
}
T 61200 52200 8 10 0 1 0 0 1
refdes=pinlabel
T 61200 52200 5 10 0 0 0 0 1
device=INPUT
]
{
T 61200 52200 5 10 0 0 0 0 1
device=INPUT
T 61150 52000 5 10 1 1 0 7 1
refdes=PD2
T 61200 51900 5 10 0 0 0 0 1
net=PD2:1
T 61200 51900 5 10 0 0 0 0 1
footprint=none
}
C 56300 52500 1 270 1 EMBEDDEDschottky-1.sym
[
A 56300 53050 50 90 180 3 0 0 0 -1 -1
A 56700 53150 50 270 180 3 0 0 0 -1 -1
L 56500 52800 56500 52700 3 0 0 0 -1 -1
L 56500 53200 56500 53100 3 0 0 0 -1 -1
P 56500 53400 56500 53200 1 0 0
{
T 56550 53200 5 8 0 1 90 2 1
pinnumber=1
T 56350 53230 5 8 0 0 90 2 1
pinseq=1
T 56565 53298 5 10 0 1 90 2 1
pintype=pas
T 56438 53431 5 10 0 1 90 2 1
pinlabel=cathode
}
P 56500 52500 56500 52700 1 0 0
{
T 56556 52705 5 8 0 1 90 2 1
pinnumber=2
T 56586 52670 5 8 0 0 180 6 1
pinseq=2
T 56381 52490 5 10 0 1 90 2 1
pintype=pas
T 56588 52575 5 10 0 1 180 6 1
pinlabel=anode
}
L 56700 53100 56300 53100 3 0 0 0 -1 -1
L 56500 53100 56300 52800 3 0 0 0 -1 -1
L 56700 52800 56500 53100 3 0 0 0 -1 -1
L 56700 52800 56300 52800 3 0 0 0 -1 -1
T 56815 53067 8 10 0 0 90 2 1
numslots=0
T 57132 52841 8 10 0 1 90 2 1
footprint=SOD80
T 56800 52800 8 10 0 1 90 2 1
refdes=D?
T 56972 52822 8 10 0 0 90 2 1
device=DIODE
]
{
T 56972 52822 5 10 0 0 90 2 1
device=DIODE
T 56800 52800 5 10 1 1 90 2 1
refdes=D2
T 57132 52841 5 10 0 1 90 2 1
footprint=SMA_BS_1
T 56100 52500 5 10 1 1 90 2 1
value=SS16 R2
}
C 51700 53100 1 90 1 EMBEDDEDcapacitor-4.sym
[
B 51300 52650 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 51351 52810 51351 52910 3 0 0 0 -1 -1
L 51300 52861 51400 52861 3 0 0 0 -1 -1
L 51500 52750 51500 52900 3 0 0 0 -1 -1
L 51500 52400 51500 52550 3 0 0 0 -1 -1
L 51300 52550 51700 52550 3 0 0 0 -1 -1
P 51500 52200 51500 52400 1 0 0
{
T 51450 52350 5 8 1 1 270 2 1
pinnumber=2
T 51550 52350 5 8 0 1 270 0 1
pinseq=2
T 51500 52400 9 8 0 1 270 8 1
pinlabel=-
T 51500 52400 5 8 0 1 270 6 1
pintype=pas
}
P 51500 53100 51500 52900 1 0 0
{
T 51450 52950 5 8 1 1 270 8 1
pinnumber=1
T 51550 52950 5 8 0 1 270 6 1
pinseq=1
T 51500 52900 9 8 0 1 270 2 1
pinlabel=+
T 51500 52900 5 8 0 1 270 0 1
pintype=pas
}
T 51000 52900 5 10 0 0 270 2 1
symversion=0.1
T 50800 52900 5 10 0 0 270 2 1
numslots=0
T 50400 52900 5 10 0 0 270 2 1
description=polarized capacitor
T 51200 52900 8 10 0 1 270 2 1
refdes=C?
T 50600 52900 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
]
{
T 50600 52900 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 51900 52800 5 10 1 1 0 6 1
refdes=C5
T 51000 52900 5 10 0 0 270 2 1
symversion=0.1
T 51700 53100 5 10 0 1 0 6 1
footprint=NICHICON_WT_CAP_8_10
T 52300 52300 5 10 1 1 0 6 1
value=220u/50V
T 51700 53100 5 10 0 0 0 6 1
model=UCD1V221MNL1GS
T 51700 53100 5 10 0 0 0 0 1
footprint=SOT223
}
C 58300 53400 1 90 1 EMBEDDEDcapacitor-4.sym
[
B 57900 52950 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 57951 53110 57951 53210 3 0 0 0 -1 -1
L 57900 53161 58000 53161 3 0 0 0 -1 -1
L 58100 53050 58100 53200 3 0 0 0 -1 -1
L 58100 52700 58100 52850 3 0 0 0 -1 -1
L 57900 52850 58300 52850 3 0 0 0 -1 -1
P 58100 52500 58100 52700 1 0 0
{
T 58050 52650 5 8 1 1 270 2 1
pinnumber=2
T 58150 52650 5 8 0 1 270 0 1
pinseq=2
T 58100 52700 9 8 0 1 270 8 1
pinlabel=-
T 58100 52700 5 8 0 1 270 6 1
pintype=pas
}
P 58100 53400 58100 53200 1 0 0
{
T 58050 53250 5 8 1 1 270 8 1
pinnumber=1
T 58150 53250 5 8 0 1 270 6 1
pinseq=1
T 58100 53200 9 8 0 1 270 2 1
pinlabel=+
T 58100 53200 5 8 0 1 270 0 1
pintype=pas
}
T 57600 53200 5 10 0 0 270 2 1
symversion=0.1
T 57400 53200 5 10 0 0 270 2 1
numslots=0
T 57000 53200 5 10 0 0 270 2 1
description=polarized capacitor
T 57800 53200 8 10 0 1 270 2 1
refdes=C?
T 57200 53200 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
]
{
T 57200 53200 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 58200 53300 5 10 1 1 180 6 1
refdes=C3
T 57600 53200 5 10 0 0 270 2 1
symversion=0.1
T 58300 53400 5 10 0 1 0 6 1
footprint=NICHICON_WT_CAP_8_10
T 58900 52600 5 10 1 1 0 6 1
value=220u/35V
T 58300 53400 5 10 0 1 0 6 1
model=UCD1V221MNL1GS
}
C 57800 54000 1 0 1 EMBEDDEDcoil-1.sym
[
A 57100 54000 100 0 180 3 0 0 0 -1 -1
A 57300 54000 100 0 180 3 0 0 0 -1 -1
A 57500 54000 100 0 180 3 0 0 0 -1 -1
P 57000 54000 56800 54000 1 0 1
{
T 56950 54050 5 8 0 1 0 6 1
pinnumber=2
T 56950 53950 5 8 0 1 0 8 1
pinseq=2
T 57050 54000 9 8 0 1 0 0 1
pinlabel=2
T 57050 54000 5 8 0 1 0 2 1
pintype=pas
}
P 57600 54000 57800 54000 1 0 1
{
T 57650 54050 5 8 0 1 0 0 1
pinnumber=1
T 57650 53950 5 8 0 1 0 2 1
pinseq=1
T 57550 54000 9 8 0 1 0 6 1
pinlabel=1
T 57550 54000 5 8 0 1 0 8 1
pintype=pas
}
T 57600 54600 5 10 0 0 0 6 1
symversion=0.1
T 57600 54800 5 10 0 0 0 6 1
numslots=0
T 57600 55000 5 10 0 0 0 6 1
description=incuctor
T 57600 54200 8 10 0 1 0 6 1
refdes=L?
T 57600 54400 5 10 0 0 0 6 1
device=COIL
]
{
T 57600 54400 5 10 0 0 0 6 1
device=COIL
T 57600 53800 5 10 1 1 0 6 1
refdes=L2
T 57600 54600 5 10 0 0 0 6 1
symversion=0.1
T 57800 54000 5 10 0 1 0 6 1
footprint=COILTRONICS_DR74_BS_1
T 57100 53800 5 10 1 1 0 6 1
value=220u
T 57800 54200 5 10 1 1 0 6 1
model=DR74-221-R
}
N 55000 54000 56800 54000 4
{
T 56100 54000 5 10 0 0 0 6 1
netname=Vout
}
N 56500 54000 56500 53400 4
N 58100 52500 58100 51500 4
N 58100 51500 51500 51500 4
{
T 56700 51500 5 10 0 0 0 6 1
netname=GND
}
N 55200 53400 55200 51500 4
N 55600 52200 55600 51500 4
N 56500 52500 56500 51500 4
N 51500 53700 51500 53100 4
N 51500 52200 51500 51500 4
C 58200 51200 1 0 1 EMBEDDEDgnd-1.sym
[
L 58120 51210 58080 51210 3 0 0 0 -1 -1
L 58145 51250 58055 51250 3 0 0 0 -1 -1
L 58200 51300 58000 51300 3 0 0 0 -1 -1
P 58100 51300 58100 51500 1 0 1
{
T 58042 51361 5 4 0 1 0 6 1
pinnumber=1
T 58042 51361 5 4 0 0 0 6 1
pinseq=1
T 58042 51361 5 4 0 1 0 6 1
pinlabel=1
T 58042 51361 5 4 0 1 0 6 1
pintype=pwr
}
T 57900 51250 8 10 0 0 0 6 1
net=GND:1
]
N 58100 53400 58100 54200 4
{
T 58500 53900 5 10 1 1 0 6 1
netname=Vcc
}
N 57800 54000 58100 54000 4
C 58300 54200 1 0 1 EMBEDDEDvcc-1.sym
[
L 58250 54400 57950 54400 3 0 0 0 -1 -1
P 58100 54200 58100 54400 1 0 0
{
T 58050 54250 5 6 0 1 0 6 1
pinnumber=1
T 58050 54250 5 6 0 0 0 6 1
pinseq=1
T 58050 54250 5 6 0 1 0 6 1
pinlabel=1
T 58050 54250 5 6 0 1 0 6 1
pintype=pwr
}
T 57850 54400 8 10 0 0 0 6 1
net=Vcc:1
T 58225 54450 9 8 1 0 0 6 1
Vcc
]
C 53900 52500 1 0 1 EMBEDDEDresistor-2.sym
[
B 53150 52500 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 53900 52600 53748 52600 1 0 0
{
T 53800 52650 5 8 0 1 0 6 1
pinnumber=1
T 53800 52650 5 8 0 0 0 6 1
pinseq=1
T 53800 52650 5 8 0 1 0 6 1
pinlabel=1
T 53800 52650 5 8 0 1 0 6 1
pintype=pas
}
P 53000 52600 53150 52600 1 0 0
{
T 53100 52650 5 8 0 1 0 6 1
pinnumber=2
T 53100 52650 5 8 0 0 0 6 1
pinseq=2
T 53100 52650 5 8 0 1 0 6 1
pinlabel=2
T 53100 52650 5 8 0 1 0 6 1
pintype=pas
}
T 53700 52800 8 10 0 1 0 6 1
refdes=R?
T 53500 52850 5 10 0 0 0 6 1
device=RESISTOR
]
{
T 53500 52850 5 10 0 0 0 6 1
device=RESISTOR
T 53800 52700 5 10 1 1 0 6 1
refdes=R3
T 53900 52500 5 10 0 0 0 6 1
footprint=0603_BS_1
T 53300 52700 5 10 1 1 0 6 1
value=3k6
}
C 52900 52500 1 90 1 EMBEDDEDresistor-2.sym
[
B 52700 51750 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52800 52500 52800 52348 1 0 0
{
T 52750 52400 5 8 0 1 270 2 1
pinnumber=1
T 52750 52400 5 8 0 0 270 2 1
pinseq=1
T 52750 52400 5 8 0 1 270 2 1
pinlabel=1
T 52750 52400 5 8 0 1 270 2 1
pintype=pas
}
P 52800 51600 52800 51750 1 0 0
{
T 52750 51700 5 8 0 1 270 2 1
pinnumber=2
T 52750 51700 5 8 0 0 270 2 1
pinseq=2
T 52750 51700 5 8 0 1 270 2 1
pinlabel=2
T 52750 51700 5 8 0 1 270 2 1
pintype=pas
}
T 52600 52300 8 10 0 1 270 2 1
refdes=R?
T 52550 52100 5 10 0 0 270 2 1
device=RESISTOR
]
{
T 52550 52100 5 10 0 0 270 2 1
device=RESISTOR
T 52700 52400 5 10 1 1 270 2 1
refdes=R4
T 52900 52500 5 10 0 0 270 2 1
footprint=0603_BS_1
T 52700 51900 5 10 1 1 270 2 1
value=1k2
}
N 52800 53400 52800 52500 4
{
T 52800 53400 5 10 0 0 0 6 1
netname=FEEDBACK
}
C 55000 53200 1 0 1 EMBEDDEDMC34063-1.sym
[
B 53200 53200 1500 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 55000 54300 54700 54300 1 0 0
{
T 54800 54350 5 8 1 1 0 0 1
pinnumber=1
T 54650 54300 9 8 1 1 0 6 1
pinlabel=COLL_S
T 54650 54300 5 8 0 1 0 8 1
pintype=in
T 54800 54250 5 8 0 1 0 2 1
pinseq=1
}
P 55000 54000 54700 54000 1 0 0
{
T 54800 54050 5 8 1 1 0 0 1
pinnumber=2
T 54650 54000 9 8 1 1 0 6 1
pinlabel=EMT_S
T 54650 54000 5 8 0 1 0 8 1
pintype=io
T 54800 53950 5 8 0 1 0 2 1
pinseq=2
}
P 55000 53700 54700 53700 1 0 0
{
T 54800 53750 5 8 1 1 0 0 1
pinnumber=3
T 54650 53700 9 8 1 1 0 6 1
pinlabel=CT
T 54650 53700 5 8 0 1 0 8 1
pintype=io
T 54800 53650 5 8 0 1 0 2 1
pinseq=3
}
P 55000 53400 54700 53400 1 0 0
{
T 54800 53450 5 8 1 1 0 0 1
pinnumber=4
T 54650 53400 9 8 1 1 0 6 1
pinlabel=GND
T 54650 53400 5 8 0 1 0 8 1
pintype=pwr
T 54800 53350 5 8 0 1 0 2 1
pinseq=4
}
P 52900 54300 53200 54300 1 0 0
{
T 53100 54350 5 8 1 1 0 6 1
pinnumber=8
T 53250 54300 9 8 1 1 0 0 1
pinlabel=COLL_D
T 53250 54300 5 8 0 1 0 2 1
pintype=io
T 53100 54250 5 8 0 1 0 8 1
pinseq=8
}
P 52900 54000 53200 54000 1 0 0
{
T 53100 54050 5 8 1 1 0 6 1
pinnumber=7
T 53250 54000 9 8 1 1 0 0 1
pinlabel=IPK
T 53250 54000 5 8 0 1 0 2 1
pintype=io
T 53100 53950 5 8 0 1 0 8 1
pinseq=7
}
P 52900 53700 53200 53700 1 0 0
{
T 53100 53750 5 8 1 1 0 6 1
pinnumber=6
T 53250 53700 9 8 1 1 0 0 1
pinlabel=VCC
T 53250 53700 5 8 0 1 0 2 1
pintype=pwr
T 53100 53650 5 8 0 1 0 8 1
pinseq=6
}
P 52900 53400 53200 53400 1 0 0
{
T 53100 53450 5 8 1 1 0 6 1
pinnumber=5
T 53250 53400 9 8 1 1 0 0 1
pinlabel=COMP
T 53250 53400 5 8 0 1 0 2 1
pintype=io
T 53100 53350 5 8 0 1 0 8 1
pinseq=5
}
T 53200 54600 8 10 0 1 0 0 1
refdes=U?
T 54700 55000 8 10 0 0 0 6 1
description=Step-Up/-Down/Inverting Switching Regulator
T 54700 55200 8 10 0 0 0 6 1
footprint=DIP8
T 54700 54800 8 10 0 0 0 6 1
device=TS34063
T 54700 55400 8 10 0 0 0 6 1
numslots=0
T 54700 54550 9 10 1 0 0 6 1
TS34063
T 54700 55600 8 10 0 0 0 6 1
documentation=http://www.onsemi.com/pub/Collateral/MC34063A-D.PDF
T 54700 55800 8 10 0 0 0 6 1
symversion=1.0
]
{
T 53200 54600 5 10 1 1 0 0 1
refdes=U3
T 54700 55200 5 10 0 0 0 6 1
footprint=SO8_BS_1
T 54700 54800 5 10 0 0 0 6 1
device=TS34063
T 54700 55800 5 10 0 0 0 6 1
symversion=1.0
T 55000 53200 5 10 0 0 0 6 1
value=TS34063
}
C 55800 53100 1 90 1 EMBEDDEDcapacitor-1.sym
[
P 55600 53100 55600 52900 1 0 0
{
T 55550 52950 5 8 0 1 270 8 1
pinnumber=1
T 55650 52950 5 8 0 1 270 6 1
pinseq=1
T 55600 52900 9 8 0 1 270 2 1
pinlabel=1
T 55600 52900 5 8 0 1 270 0 1
pintype=pas
}
P 55600 52200 55600 52400 1 0 0
{
T 55550 52350 5 8 0 1 270 2 1
pinnumber=2
T 55650 52350 5 8 0 1 270 0 1
pinseq=2
T 55600 52400 9 8 0 1 270 8 1
pinlabel=2
T 55600 52400 5 8 0 1 270 6 1
pintype=pas
}
L 55400 52700 55800 52700 3 0 0 0 -1 -1
L 55400 52600 55800 52600 3 0 0 0 -1 -1
L 55600 52400 55600 52600 3 0 0 0 -1 -1
L 55600 52700 55600 52900 3 0 0 0 -1 -1
T 55100 52900 5 10 0 0 270 2 1
device=CAPACITOR
T 55300 52900 8 10 0 1 270 2 1
refdes=C?
T 54500 52900 5 10 0 0 270 2 1
description=capacitor
T 54700 52900 5 10 0 0 270 2 1
numslots=0
T 54900 52900 5 10 0 0 270 2 1
symversion=0.1
]
{
T 55100 52900 5 10 0 0 270 2 1
device=CAPACITOR
T 55400 52800 5 10 1 1 90 2 1
refdes=C6
T 54900 52900 5 10 0 0 270 2 1
symversion=0.1
T 55700 53000 5 10 0 1 180 6 1
footprint=0603_BS_1
T 55700 52800 5 10 1 1 90 2 1
value=150p
}
C 51900 53800 1 270 1 EMBEDDEDresistor-2.sym
[
P 52000 54700 52000 54550 1 0 0
{
T 52050 54600 5 8 0 1 90 2 1
pinnumber=2
T 52050 54600 5 8 0 0 90 2 1
pinseq=2
T 52050 54600 5 8 0 1 90 2 1
pinlabel=2
T 52050 54600 5 8 0 1 90 2 1
pintype=pas
}
P 52000 53800 52000 53952 1 0 0
{
T 52050 53900 5 8 0 1 90 2 1
pinnumber=1
T 52050 53900 5 8 0 0 90 2 1
pinseq=1
T 52050 53900 5 8 0 1 90 2 1
pinlabel=1
T 52050 53900 5 8 0 1 90 2 1
pintype=pas
}
B 51900 53950 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52250 54200 5 10 0 0 90 2 1
device=RESISTOR
T 52200 54000 8 10 0 1 90 2 1
refdes=R?
]
{
T 52250 54200 5 10 0 0 90 2 1
device=RESISTOR
T 52100 53900 5 10 1 1 90 2 1
refdes=R1
T 51900 53800 5 10 0 0 90 2 1
footprint=0603_BS_1
T 52100 54400 5 10 1 1 90 2 1
value=0R22
}
N 52000 53700 52000 53800 4
N 52900 54000 52600 54000 4
N 52600 54000 52600 55000 4
N 52900 54300 52600 54300 4
N 52000 54700 52000 55000 4
N 52000 55000 55200 55000 4
N 55200 55000 55200 54300 4
N 55200 54300 55000 54300 4
N 55200 53400 55000 53400 4
N 55000 53700 55600 53700 4
N 55600 53700 55600 53100 4
N 52800 53400 52900 53400 4
N 53000 52600 52800 52600 4
N 52800 51600 52800 51500 4
C 54300 52700 1 0 1 EMBEDDEDvcc-1.sym
[
P 54100 52700 54100 52900 1 0 0
{
T 54050 52750 5 6 0 1 0 6 1
pinnumber=1
T 54050 52750 5 6 0 0 0 6 1
pinseq=1
T 54050 52750 5 6 0 1 0 6 1
pinlabel=1
T 54050 52750 5 6 0 1 0 6 1
pintype=pwr
}
L 54250 52900 53950 52900 3 0 0 0 -1 -1
T 54225 52950 9 8 1 0 0 6 1
Vcc
T 53850 52900 8 10 0 0 0 6 1
net=Vcc:1
]
N 54100 52700 54100 52600 4
N 54100 52600 53900 52600 4
N 52900 53700 51400 53700 4
C 41700 49300 1 0 1 EMBEDDEDconnector2-2.sym
[
P 41700 50100 41500 50100 1 0 0
{
T 41500 50150 5 8 0 1 0 0 1
pinnumber=1
T 41500 50050 5 8 0 1 0 2 1
pinseq=1
T 41350 50100 9 8 1 1 0 6 1
pinlabel=1
T 41350 50100 5 8 0 1 0 8 1
pintype=pas
}
V 41450 50100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41700 49700 41500 49700 1 0 0
{
T 41500 49750 5 8 0 1 0 0 1
pinnumber=2
T 41500 49650 5 8 0 1 0 2 1
pinseq=2
T 41350 49700 9 8 1 1 0 6 1
pinlabel=2
T 41350 49700 5 8 0 1 0 8 1
pintype=pas
}
V 41450 49700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 41000 49300 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 41000 50600 8 10 0 1 0 0 1
refdes=CONN?
T 41400 50550 5 10 0 0 0 6 1
device=CONNECTOR_2
T 41400 50750 5 10 0 0 0 6 1
footprint=SIP2N
T 41400 50950 5 10 0 0 0 6 1
author=Leon Kos
T 41400 51150 5 10 0 0 0 6 1
description=generic connector
T 41400 51350 5 10 0 0 0 6 1
numslots=0
]
{
T 41000 50600 5 10 1 1 0 0 1
refdes=J4
T 41400 50550 5 10 0 0 0 6 1
device=CONNECTOR_2
T 41400 50750 5 10 0 0 0 6 1
footprint=TYCO_CONN2
}
C 41800 49400 1 0 1 EMBEDDEDgnd-1.sym
[
P 41700 49500 41700 49700 1 0 1
{
T 41642 49561 5 4 0 1 0 6 1
pintype=pwr
T 41642 49561 5 4 0 1 0 6 1
pinlabel=1
T 41642 49561 5 4 0 0 0 6 1
pinseq=1
T 41642 49561 5 4 0 1 0 6 1
pinnumber=1
}
L 41800 49500 41600 49500 3 0 0 0 -1 -1
L 41745 49450 41655 49450 3 0 0 0 -1 -1
L 41720 49410 41680 49410 3 0 0 0 -1 -1
T 41500 49450 8 10 0 0 0 6 1
net=GND:1
]
C 46500 49500 1 0 0 EMBEDDEDhole.sym
[
V 47000 50000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 47000 50000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 47000 50400 47000 49600 3 0 0 0 -1 -1
L 46600 50000 47400 50000 3 0 0 0 -1 -1
T 47300 50400 8 10 0 1 0 0 1
footprint=HOLE-3mm3
T 46600 50300 8 10 0 1 0 0 1
refdes=H?
T 47200 50300 8 10 0 1 0 0 1
value=3.3mm
]
{
T 47300 50400 5 10 0 1 0 0 1
footprint=HOLE-3mm3
T 46600 50300 5 10 1 1 0 0 1
refdes=H1
T 47200 50300 5 10 1 1 0 0 1
value=3.3mm
}
C 48000 49500 1 0 0 EMBEDDEDhole.sym
[
V 48500 50000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48500 50000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48500 50400 48500 49600 3 0 0 0 -1 -1
L 48100 50000 48900 50000 3 0 0 0 -1 -1
T 48800 50400 8 10 0 1 0 0 1
footprint=HOLE-3mm3
T 48100 50300 8 10 0 1 0 0 1
refdes=H?
T 48700 50300 8 10 0 1 0 0 1
value=3.3mm
]
{
T 48800 50400 5 10 0 1 0 0 1
footprint=HOLE-3mm3
T 48100 50300 5 10 1 1 0 0 1
refdes=H2
T 48700 50300 5 10 1 1 0 0 1
value=3.3mm
}
C 46500 48500 1 0 0 EMBEDDEDhole.sym
[
V 47000 49000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 47000 49000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 47000 49400 47000 48600 3 0 0 0 -1 -1
L 46600 49000 47400 49000 3 0 0 0 -1 -1
T 47300 49400 8 10 0 1 0 0 1
footprint=HOLE-3mm3
T 46600 49300 8 10 0 1 0 0 1
refdes=H?
T 47200 49300 8 10 0 1 0 0 1
value=3.3mm
]
{
T 47300 49400 5 10 0 1 0 0 1
footprint=HOLE-3mm3
T 46600 49300 5 10 1 1 0 0 1
refdes=H3
T 47200 49300 5 10 1 1 0 0 1
value=3.3mm
}
C 48000 48500 1 0 0 EMBEDDEDhole.sym
[
V 48500 49000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48500 49000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48500 49400 48500 48600 3 0 0 0 -1 -1
L 48100 49000 48900 49000 3 0 0 0 -1 -1
T 48800 49400 8 10 0 1 0 0 1
footprint=HOLE-3mm3
T 48100 49300 8 10 0 1 0 0 1
refdes=H?
T 48700 49300 8 10 0 1 0 0 1
value=3.3mm
]
{
T 48800 49400 5 10 0 1 0 0 1
footprint=HOLE-3mm3
T 48100 49300 5 10 1 1 0 0 1
refdes=H4
T 48700 49300 5 10 1 1 0 0 1
value=3.3mm
}
C 42300 41400 1 0 0 EMBEDDEDATmega48_32.sym
[
P 45100 41700 44800 41700 1 0 0
{
T 44895 41745 5 8 1 1 0 0 1
pinnumber=11
T 44900 41650 5 8 0 1 0 2 1
pinseq=11
T 44745 41695 9 8 1 1 0 6 1
pinlabel=(AIN1) PD7
T 44750 41700 5 8 0 1 0 8 1
pintype=io
}
P 45100 41900 44800 41900 1 0 0
{
T 44895 41945 5 8 1 1 0 0 1
pinnumber=10
T 44900 41850 5 8 0 1 0 2 1
pinseq=10
T 44745 41895 9 8 1 1 0 6 1
pinlabel=(AIN0) PD6
T 44750 41900 5 8 0 1 0 8 1
pintype=io
}
P 45100 42100 44800 42100 1 0 0
{
T 44895 42145 5 8 1 1 0 0 1
pinnumber=9
T 44900 42050 5 8 0 1 0 2 1
pinseq=9
T 44745 42095 9 8 1 1 0 6 1
pinlabel=(T1) PD5
T 44750 42100 5 8 0 1 0 8 1
pintype=io
}
P 45100 42300 44800 42300 1 0 0
{
T 44895 42345 5 8 1 1 0 0 1
pinnumber=2
T 44900 42250 5 8 0 1 0 2 1
pinseq=2
T 44745 42295 9 8 1 1 0 6 1
pinlabel=(T0) PD4
T 44750 42300 5 8 0 1 0 8 1
pintype=io
}
P 45100 42500 44800 42500 1 0 0
{
T 44895 42545 5 8 1 1 0 0 1
pinnumber=1
T 44900 42450 5 8 0 1 0 2 1
pinseq=1
T 44745 42495 9 8 1 1 0 6 1
pinlabel=(INT1) PD3
T 44750 42500 5 8 0 1 0 8 1
pintype=io
}
P 45100 42700 44800 42700 1 0 0
{
T 44895 42745 5 8 1 1 0 0 1
pinnumber=32
T 44900 42650 5 8 0 1 0 2 1
pinseq=32
T 44745 42695 9 8 1 1 0 6 1
pinlabel=(INT0) PD2
T 44750 42700 5 8 0 1 0 8 1
pintype=io
}
P 45100 42900 44800 42900 1 0 0
{
T 44895 42945 5 8 1 1 0 0 1
pinnumber=31
T 44900 42850 5 8 0 1 0 2 1
pinseq=31
T 44745 42895 9 8 1 1 0 6 1
pinlabel=(TXD) PD1
T 44750 42900 5 8 0 1 0 8 1
pintype=io
}
P 45100 43100 44800 43100 1 0 0
{
T 44895 43145 5 8 1 1 0 0 1
pinnumber=30
T 44900 43050 5 8 0 1 0 2 1
pinseq=30
T 44745 43095 9 8 1 1 0 6 1
pinlabel=(RXD) PD0
T 44750 43100 5 8 0 1 0 8 1
pintype=io
}
P 45100 45100 44800 45100 1 0 0
{
T 44895 45145 5 8 1 1 0 0 1
pinnumber=8
T 44900 45050 5 8 0 1 0 2 1
pinseq=8
T 44745 45095 9 8 1 1 0 6 1
pinlabel=(XTAL2) PB7
T 44750 45100 5 8 0 1 0 8 1
pintype=io
}
P 45100 45300 44800 45300 1 0 0
{
T 44895 45345 5 8 1 1 0 0 1
pinnumber=7
T 44900 45250 5 8 0 1 0 2 1
pinseq=7
T 44745 45295 9 8 1 1 0 6 1
pinlabel=(XTAL1) PB6
T 44750 45300 5 8 0 1 0 8 1
pintype=io
}
P 45100 45500 44800 45500 1 0 0
{
T 44895 45545 5 8 1 1 0 0 1
pinnumber=17
T 44900 45450 5 8 0 1 0 2 1
pinseq=17
T 44745 45495 9 8 1 1 0 6 1
pinlabel=(SCK) PB5
T 44750 45500 5 8 0 1 0 8 1
pintype=io
}
P 45100 45700 44800 45700 1 0 0
{
T 44895 45745 5 8 1 1 0 0 1
pinnumber=16
T 44900 45650 5 8 0 1 0 2 1
pinseq=16
T 44745 45695 9 8 1 1 0 6 1
pinlabel=(MISO) PB4
T 44750 45700 5 8 0 1 0 8 1
pintype=io
}
P 45100 45900 44800 45900 1 0 0
{
T 44895 45945 5 8 1 1 0 0 1
pinnumber=15
T 44900 45850 5 8 0 1 0 2 1
pinseq=15
T 44745 45895 9 8 1 1 0 6 1
pinlabel=(MOSI) PB3
T 44750 45900 5 8 0 1 0 8 1
pintype=io
}
P 45100 46100 44800 46100 1 0 0
{
T 44895 46145 5 8 1 1 0 0 1
pinnumber=14
T 44900 46050 5 8 0 1 0 2 1
pinseq=14
T 44745 46095 9 8 1 1 0 6 1
pinlabel=(SS/OC1B) PB2
T 44750 46100 5 8 0 1 0 8 1
pintype=io
}
P 45100 46300 44800 46300 1 0 0
{
T 44895 46345 5 8 1 1 0 0 1
pinnumber=13
T 44900 46250 5 8 0 1 0 2 1
pinseq=13
T 44745 46295 9 8 1 1 0 6 1
pinlabel=(OC1A) PB1
T 44750 46300 5 8 0 1 0 8 1
pintype=io
}
P 45100 46500 44800 46500 1 0 0
{
T 44895 46545 5 8 1 1 0 0 1
pinnumber=12
T 44900 46450 5 8 0 1 0 2 1
pinseq=12
T 44745 46495 9 8 1 1 0 6 1
pinlabel=(ICP1) PB0
T 44750 46500 5 8 0 1 0 8 1
pintype=io
}
P 45100 46900 44800 46900 1 0 0
{
T 44895 46945 5 8 1 1 0 0 1
pinnumber=22
T 45100 46850 5 8 0 1 0 2 1
pinseq=22
T 44745 46895 9 8 1 1 0 6 1
pinlabel=ADC7
T 44750 46900 5 8 0 1 0 8 1
pintype=io
}
P 45100 43500 44800 43500 1 0 0
{
T 44900 43550 5 8 1 1 0 0 1
pinnumber=29
T 45100 43450 5 8 0 1 0 2 1
pinseq=29
T 44750 43500 9 8 1 1 0 6 1
pinlabel=(\_RESET\_) PC6
T 44750 43500 5 8 0 1 0 8 1
pintype=io
}
P 45100 43700 44800 43700 1 0 0
{
T 44900 43750 5 8 1 1 0 0 1
pinnumber=28
T 45100 43650 5 8 0 1 0 2 1
pinseq=28
T 44750 43700 9 8 1 1 0 6 1
pinlabel=(ADC5/SCL) PC5
T 44750 43700 5 8 0 1 0 8 1
pintype=io
}
P 45100 43900 44800 43900 1 0 0
{
T 44900 43950 5 8 1 1 0 0 1
pinnumber=27
T 45100 43850 5 8 0 1 0 2 1
pinseq=27
T 44750 43900 9 8 1 1 0 6 1
pinlabel=(ADC4/SDA) PC4
T 44750 43900 5 8 0 1 0 8 1
pintype=io
}
P 45100 44100 44800 44100 1 0 0
{
T 44900 44150 5 8 1 1 0 0 1
pinnumber=26
T 45100 44050 5 8 0 1 0 2 1
pinseq=26
T 44750 44100 9 8 1 1 0 6 1
pinlabel=(ADC3) PC3
T 44750 44100 5 8 0 1 0 8 1
pintype=io
}
P 45100 44300 44800 44300 1 0 0
{
T 44900 44350 5 8 1 1 0 0 1
pinnumber=25
T 45100 44250 5 8 0 1 0 2 1
pinseq=25
T 44750 44300 9 8 1 1 0 6 1
pinlabel=(ADC2) PC2
T 44750 44300 5 8 0 1 0 8 1
pintype=io
}
P 45100 44500 44800 44500 1 0 0
{
T 44900 44550 5 8 1 1 0 0 1
pinnumber=24
T 45100 44450 5 8 0 1 0 2 1
pinseq=24
T 44750 44500 9 8 1 1 0 6 1
pinlabel=(ADC1) PC1
T 44750 44500 5 8 0 1 0 8 1
pintype=io
}
P 45100 44700 44800 44700 1 0 0
{
T 44900 44750 5 8 1 1 0 0 1
pinnumber=23
T 45100 44650 5 8 0 1 0 2 1
pinseq=23
T 44750 44700 9 8 1 1 0 6 1
pinlabel=(ADC0) PC0
T 44750 44700 5 8 0 1 0 8 1
pintype=io
}
B 42700 41500 2100 6100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 42400 43300 42700 43300 1 0 0
{
T 42605 43345 5 8 1 1 0 6 1
pinnumber=18
T 42400 43250 5 8 0 1 0 8 1
pinseq=18
T 42755 43295 9 8 1 1 0 0 1
pinlabel=AVcc
T 42750 43300 5 8 0 1 0 2 1
pintype=pwr
}
P 45100 47100 44800 47100 1 0 0
{
T 44895 47145 5 8 1 1 0 0 1
pinnumber=19
T 45100 47050 5 8 0 1 0 2 1
pinseq=19
T 44745 47095 9 8 1 1 0 6 1
pinlabel=ADC6
T 44750 47100 5 8 0 1 0 8 1
pintype=io
}
P 42400 41700 42700 41700 1 0 0
{
T 42605 41745 5 8 1 1 0 6 1
pinnumber=21
T 42400 41650 5 8 0 1 0 8 1
pinseq=21
T 42755 41695 9 8 1 1 0 0 1
pinlabel=GND
T 42750 41700 5 8 0 1 0 2 1
pintype=pwr
}
P 42400 41900 42700 41900 1 0 0
{
T 42605 41945 5 8 1 1 0 6 1
pinnumber=5
T 42400 41850 5 8 0 1 0 8 1
pinseq=5
T 42755 41895 9 8 1 1 0 0 1
pinlabel=GND
T 42750 41900 5 8 0 1 0 2 1
pintype=pwr
}
P 42400 42100 42700 42100 1 0 0
{
T 42605 42145 5 8 1 1 0 6 1
pinnumber=3
T 42400 42050 5 8 0 1 0 8 1
pinseq=3
T 42755 42095 9 8 1 1 0 0 1
pinlabel=GND
T 42750 42100 5 8 0 1 0 2 1
pintype=pwr
}
P 42400 42500 42700 42500 1 0 0
{
T 42605 42545 5 8 1 1 0 6 1
pinnumber=6
T 42400 42450 5 8 0 1 0 8 1
pinseq=6
T 42755 42495 9 8 1 1 0 0 1
pinlabel=Vcc
T 42750 42500 5 8 0 1 0 2 1
pintype=pwr
}
P 42400 42700 42700 42700 1 0 0
{
T 42605 42745 5 8 1 1 0 6 1
pinnumber=4
T 42400 42650 5 8 0 1 0 8 1
pinseq=4
T 42755 42695 9 8 1 1 0 0 1
pinlabel=Vcc
T 42750 42700 5 8 0 1 0 2 1
pintype=pwr
}
P 45100 47300 44800 47300 1 0 0
{
T 44900 47350 5 8 1 1 0 0 1
pinnumber=20
T 45100 47250 5 8 0 1 0 2 1
pinseq=20
T 44750 47300 9 8 1 1 0 6 1
pinlabel=ARef
T 44750 47300 5 8 0 1 0 8 1
pintype=io
}
T 44800 47650 8 10 0 1 0 6 1
refdes=U?
T 42700 48050 5 10 0 0 0 0 1
device=ATmega48_TQFP32
T 42700 48250 5 10 0 0 0 0 1
footprint=TQFP32_7
T 42700 48550 5 10 0 0 0 0 1
description=8-bit RISC micro controller (Atmel)
T 42700 48750 5 10 0 0 0 0 1
numslots=0
T 42700 48950 5 10 0 0 0 0 1
author=Bertho Stultiens <bertho@vagrearg.org>
T 42700 47650 9 10 1 0 0 0 1
ATmega48
]
{
T 44800 47650 5 10 1 1 0 6 1
refdes=U1
T 42700 48050 5 10 0 0 0 0 1
device=ATmega48_TQFP32
T 42700 48250 5 10 0 0 0 0 1
footprint=TQFP32_7
}
C 45100 46400 1 0 0 EMBEDDEDout-1.sym
[
L 45700 46500 45600 46400 6 0 0 0 -1 -1
L 45700 46500 45600 46600 6 0 0 0 -1 -1
L 45300 46500 45700 46500 6 0 0 0 -1 -1
P 45100 46500 45300 46500 1 0 0
{
T 45250 46550 5 6 0 1 0 0 1
pinnumber=1
T 45250 46550 5 6 0 0 0 0 1
pinseq=1
}
T 45100 46700 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 46700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 46700 5 10 0 0 0 0 1
device=OUTPUT
T 45750 46500 5 10 1 1 0 1 1
refdes=PB0
T 45100 46400 5 10 0 0 0 0 1
net=PB0:1
T 45100 46400 5 10 0 0 0 0 1
footprint=none
}
C 45100 46200 1 0 0 EMBEDDEDout-1.sym
[
L 45700 46300 45600 46200 6 0 0 0 -1 -1
L 45700 46300 45600 46400 6 0 0 0 -1 -1
L 45300 46300 45700 46300 6 0 0 0 -1 -1
P 45100 46300 45300 46300 1 0 0
{
T 45250 46350 5 6 0 1 0 0 1
pinnumber=1
T 45250 46350 5 6 0 0 0 0 1
pinseq=1
}
T 45100 46500 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 46500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 46500 5 10 0 0 0 0 1
device=OUTPUT
T 45750 46300 5 10 1 1 0 1 1
refdes=PB1
T 45100 46200 5 10 0 0 0 0 1
net=PB1:1
T 45100 46200 5 10 0 0 0 0 1
footprint=none
}
C 45100 46000 1 0 0 EMBEDDEDout-1.sym
[
L 45700 46100 45600 46000 6 0 0 0 -1 -1
L 45700 46100 45600 46200 6 0 0 0 -1 -1
L 45300 46100 45700 46100 6 0 0 0 -1 -1
P 45100 46100 45300 46100 1 0 0
{
T 45250 46150 5 6 0 1 0 0 1
pinnumber=1
T 45250 46150 5 6 0 0 0 0 1
pinseq=1
}
T 45100 46300 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 46300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 46300 5 10 0 0 0 0 1
device=OUTPUT
T 45750 46100 5 10 1 1 0 1 1
refdes=PB2
T 45100 46000 5 10 0 0 0 0 1
net=PB2:1
T 45100 46000 5 10 0 0 0 0 1
footprint=none
}
C 45100 45800 1 0 0 EMBEDDEDout-1.sym
[
L 45700 45900 45600 45800 6 0 0 0 -1 -1
L 45700 45900 45600 46000 6 0 0 0 -1 -1
L 45300 45900 45700 45900 6 0 0 0 -1 -1
P 45100 45900 45300 45900 1 0 0
{
T 45250 45950 5 6 0 1 0 0 1
pinnumber=1
T 45250 45950 5 6 0 0 0 0 1
pinseq=1
}
T 45100 46100 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 46100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 46100 5 10 0 0 0 0 1
device=OUTPUT
T 45750 45900 5 10 1 1 0 1 1
refdes=PB3
T 45100 45800 5 10 0 0 0 0 1
net=PB3:1
T 45100 45800 5 10 0 0 0 0 1
footprint=none
}
C 45100 45600 1 0 0 EMBEDDEDout-1.sym
[
L 45700 45700 45600 45600 6 0 0 0 -1 -1
L 45700 45700 45600 45800 6 0 0 0 -1 -1
L 45300 45700 45700 45700 6 0 0 0 -1 -1
P 45100 45700 45300 45700 1 0 0
{
T 45250 45750 5 6 0 1 0 0 1
pinnumber=1
T 45250 45750 5 6 0 0 0 0 1
pinseq=1
}
T 45100 45900 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 45900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 45900 5 10 0 0 0 0 1
device=OUTPUT
T 45750 45700 5 10 1 1 0 1 1
refdes=PB4
T 45100 45600 5 10 0 0 0 0 1
net=PB4:1
T 45100 45600 5 10 0 0 0 0 1
footprint=none
}
C 45100 45400 1 0 0 EMBEDDEDout-1.sym
[
L 45700 45500 45600 45400 6 0 0 0 -1 -1
L 45700 45500 45600 45600 6 0 0 0 -1 -1
L 45300 45500 45700 45500 6 0 0 0 -1 -1
P 45100 45500 45300 45500 1 0 0
{
T 45250 45550 5 6 0 1 0 0 1
pinnumber=1
T 45250 45550 5 6 0 0 0 0 1
pinseq=1
}
T 45100 45700 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 45700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 45700 5 10 0 0 0 0 1
device=OUTPUT
T 45750 45500 5 10 1 1 0 1 1
refdes=PB5
T 45100 45400 5 10 0 0 0 0 1
net=PB5:1
T 45100 45400 5 10 0 0 0 0 1
footprint=none
}
C 45100 44600 1 0 0 EMBEDDEDout-1.sym
[
L 45700 44700 45600 44600 6 0 0 0 -1 -1
L 45700 44700 45600 44800 6 0 0 0 -1 -1
L 45300 44700 45700 44700 6 0 0 0 -1 -1
P 45100 44700 45300 44700 1 0 0
{
T 45250 44750 5 6 0 1 0 0 1
pinnumber=1
T 45250 44750 5 6 0 0 0 0 1
pinseq=1
}
T 45100 44900 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 44900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 44900 5 10 0 0 0 0 1
device=OUTPUT
T 45750 44700 5 10 1 1 0 1 1
refdes=PC0
T 45100 44600 5 10 0 0 0 0 1
net=PC0:1
T 45100 44600 5 10 0 0 0 0 1
footprint=none
}
C 45100 44400 1 0 0 EMBEDDEDout-1.sym
[
L 45700 44500 45600 44400 6 0 0 0 -1 -1
L 45700 44500 45600 44600 6 0 0 0 -1 -1
L 45300 44500 45700 44500 6 0 0 0 -1 -1
P 45100 44500 45300 44500 1 0 0
{
T 45250 44550 5 6 0 1 0 0 1
pinnumber=1
T 45250 44550 5 6 0 0 0 0 1
pinseq=1
}
T 45100 44700 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 44700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 44700 5 10 0 0 0 0 1
device=OUTPUT
T 45750 44500 5 10 1 1 0 1 1
refdes=PC1
T 45100 44400 5 10 0 0 0 0 1
net=PC1:1
T 45100 44400 5 10 0 0 0 0 1
footprint=none
}
C 45100 44200 1 0 0 EMBEDDEDout-1.sym
[
L 45700 44300 45600 44200 6 0 0 0 -1 -1
L 45700 44300 45600 44400 6 0 0 0 -1 -1
L 45300 44300 45700 44300 6 0 0 0 -1 -1
P 45100 44300 45300 44300 1 0 0
{
T 45250 44350 5 6 0 1 0 0 1
pinnumber=1
T 45250 44350 5 6 0 0 0 0 1
pinseq=1
}
T 45100 44500 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 44500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 44500 5 10 0 0 0 0 1
device=OUTPUT
T 45750 44300 5 10 1 1 0 1 1
refdes=PC2
T 45100 44200 5 10 0 0 0 0 1
net=PC2:1
T 45100 44200 5 10 0 0 0 0 1
footprint=none
}
C 45100 44000 1 0 0 EMBEDDEDout-1.sym
[
L 45700 44100 45600 44000 6 0 0 0 -1 -1
L 45700 44100 45600 44200 6 0 0 0 -1 -1
L 45300 44100 45700 44100 6 0 0 0 -1 -1
P 45100 44100 45300 44100 1 0 0
{
T 45250 44150 5 6 0 1 0 0 1
pinnumber=1
T 45250 44150 5 6 0 0 0 0 1
pinseq=1
}
T 45100 44300 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 44300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 44300 5 10 0 0 0 0 1
device=OUTPUT
T 45750 44100 5 10 1 1 0 1 1
refdes=PC3
T 45100 44000 5 10 0 0 0 0 1
net=PC3:1
T 45100 44000 5 10 0 0 0 0 1
footprint=none
}
C 45100 43800 1 0 0 EMBEDDEDout-1.sym
[
L 45700 43900 45600 43800 6 0 0 0 -1 -1
L 45700 43900 45600 44000 6 0 0 0 -1 -1
L 45300 43900 45700 43900 6 0 0 0 -1 -1
P 45100 43900 45300 43900 1 0 0
{
T 45250 43950 5 6 0 1 0 0 1
pinnumber=1
T 45250 43950 5 6 0 0 0 0 1
pinseq=1
}
T 45100 44100 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 44100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 44100 5 10 0 0 0 0 1
device=OUTPUT
T 45750 43900 5 10 1 1 0 1 1
refdes=PC4
T 45100 43800 5 10 0 0 0 0 1
net=PC4:1
T 45100 43800 5 10 0 0 0 0 1
footprint=none
}
C 45100 43600 1 0 0 EMBEDDEDout-1.sym
[
L 45700 43700 45600 43600 6 0 0 0 -1 -1
L 45700 43700 45600 43800 6 0 0 0 -1 -1
L 45300 43700 45700 43700 6 0 0 0 -1 -1
P 45100 43700 45300 43700 1 0 0
{
T 45250 43750 5 6 0 1 0 0 1
pinnumber=1
T 45250 43750 5 6 0 0 0 0 1
pinseq=1
}
T 45100 43900 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 43900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 43900 5 10 0 0 0 0 1
device=OUTPUT
T 45750 43700 5 10 1 1 0 1 1
refdes=PC5
T 45100 43600 5 10 0 0 0 0 1
net=PC5:1
T 45100 43600 5 10 0 0 0 0 1
footprint=none
}
C 45100 42800 1 0 0 EMBEDDEDout-1.sym
[
L 45700 42900 45600 42800 6 0 0 0 -1 -1
L 45700 42900 45600 43000 6 0 0 0 -1 -1
L 45300 42900 45700 42900 6 0 0 0 -1 -1
P 45100 42900 45300 42900 1 0 0
{
T 45250 42950 5 6 0 1 0 0 1
pinnumber=1
T 45250 42950 5 6 0 0 0 0 1
pinseq=1
}
T 45100 43100 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 43100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 43100 5 10 0 0 0 0 1
device=OUTPUT
T 45750 42900 5 10 1 1 0 1 1
refdes=RX
T 45100 42800 5 10 0 0 0 0 1
net=RX:1
T 45100 42800 5 10 0 0 0 0 1
footprint=none
}
C 45100 42600 1 0 0 EMBEDDEDout-1.sym
[
L 45700 42700 45600 42600 6 0 0 0 -1 -1
L 45700 42700 45600 42800 6 0 0 0 -1 -1
L 45300 42700 45700 42700 6 0 0 0 -1 -1
P 45100 42700 45300 42700 1 0 0
{
T 45250 42750 5 6 0 1 0 0 1
pinnumber=1
T 45250 42750 5 6 0 0 0 0 1
pinseq=1
}
T 45100 42900 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 42900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 42900 5 10 0 0 0 0 1
device=OUTPUT
T 45750 42700 5 10 1 1 0 1 1
refdes=PD2
T 45100 42600 5 10 0 0 0 0 1
net=PD2:1
T 45100 42600 5 10 0 0 0 0 1
footprint=none
}
C 45100 42400 1 0 0 EMBEDDEDout-1.sym
[
L 45700 42500 45600 42400 6 0 0 0 -1 -1
L 45700 42500 45600 42600 6 0 0 0 -1 -1
L 45300 42500 45700 42500 6 0 0 0 -1 -1
P 45100 42500 45300 42500 1 0 0
{
T 45250 42550 5 6 0 1 0 0 1
pinnumber=1
T 45250 42550 5 6 0 0 0 0 1
pinseq=1
}
T 45100 42700 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 42700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 42700 5 10 0 0 0 0 1
device=OUTPUT
T 45750 42500 5 10 1 1 0 1 1
refdes=PD3
T 45100 42400 5 10 0 0 0 0 1
net=PD3:1
T 45100 42400 5 10 0 0 0 0 1
footprint=none
}
C 45100 42200 1 0 0 EMBEDDEDout-1.sym
[
L 45700 42300 45600 42200 6 0 0 0 -1 -1
L 45700 42300 45600 42400 6 0 0 0 -1 -1
L 45300 42300 45700 42300 6 0 0 0 -1 -1
P 45100 42300 45300 42300 1 0 0
{
T 45250 42350 5 6 0 1 0 0 1
pinnumber=1
T 45250 42350 5 6 0 0 0 0 1
pinseq=1
}
T 45100 42500 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 42500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 42500 5 10 0 0 0 0 1
device=OUTPUT
T 45750 42300 5 10 1 1 0 1 1
refdes=PD4
T 45100 42200 5 10 0 0 0 0 1
net=PD4:1
T 45100 42200 5 10 0 0 0 0 1
footprint=none
}
C 45100 42000 1 0 0 EMBEDDEDout-1.sym
[
L 45700 42100 45600 42000 6 0 0 0 -1 -1
L 45700 42100 45600 42200 6 0 0 0 -1 -1
L 45300 42100 45700 42100 6 0 0 0 -1 -1
P 45100 42100 45300 42100 1 0 0
{
T 45250 42150 5 6 0 1 0 0 1
pinnumber=1
T 45250 42150 5 6 0 0 0 0 1
pinseq=1
}
T 45100 42300 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 42300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 42300 5 10 0 0 0 0 1
device=OUTPUT
T 45750 42100 5 10 1 1 0 1 1
refdes=PD5
T 45100 42000 5 10 0 0 0 0 1
net=PD5:1
T 45100 42000 5 10 0 0 0 0 1
footprint=none
}
C 45100 41800 1 0 0 EMBEDDEDout-1.sym
[
L 45700 41900 45600 41800 6 0 0 0 -1 -1
L 45700 41900 45600 42000 6 0 0 0 -1 -1
L 45300 41900 45700 41900 6 0 0 0 -1 -1
P 45100 41900 45300 41900 1 0 0
{
T 45250 41950 5 6 0 1 0 0 1
pinnumber=1
T 45250 41950 5 6 0 0 0 0 1
pinseq=1
}
T 45100 42100 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 42100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 42100 5 10 0 0 0 0 1
device=OUTPUT
T 45750 41900 5 10 1 1 0 1 1
refdes=PD6
T 45100 41800 5 10 0 0 0 0 1
net=PD6:1
T 45100 41800 5 10 0 0 0 0 1
footprint=none
}
C 45100 41600 1 0 0 EMBEDDEDout-1.sym
[
L 45700 41700 45600 41600 6 0 0 0 -1 -1
L 45700 41700 45600 41800 6 0 0 0 -1 -1
L 45300 41700 45700 41700 6 0 0 0 -1 -1
P 45100 41700 45300 41700 1 0 0
{
T 45250 41750 5 6 0 1 0 0 1
pinnumber=1
T 45250 41750 5 6 0 0 0 0 1
pinseq=1
}
T 45100 41900 8 10 0 1 0 0 1
refdes=pinlabel
T 45100 41900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 45100 41900 5 10 0 0 0 0 1
device=OUTPUT
T 45750 41700 5 10 1 1 0 1 1
refdes=PD7
T 45100 41600 5 10 0 0 0 0 1
net=PD7:1
T 45100 41600 5 10 0 0 0 0 1
footprint=none
}
N 42400 43300 42200 43300 4
N 42200 43300 42200 42700 4
N 46900 43500 46900 43700 4
C 45700 43000 1 0 1 EMBEDDEDin-1.sym
[
L 45300 43100 45600 43100 6 0 0 0 -1 -1
L 45600 43100 45700 43000 6 0 0 0 -1 -1
L 45600 43100 45700 43200 6 0 0 0 -1 -1
P 45300 43100 45100 43100 1 0 1
{
T 45250 43150 5 6 0 1 0 6 1
pinnumber=1
T 45250 43150 5 6 0 0 0 6 1
pinseq=1
}
T 45700 43300 8 10 0 1 0 6 1
refdes=pinlabel
T 45700 43300 5 10 0 0 0 6 1
device=INPUT
]
{
T 45700 43300 5 10 0 0 0 6 1
device=INPUT
T 45750 43100 5 10 1 1 0 1 1
refdes=TX
T 45700 43000 5 10 0 0 0 6 1
net=TX:1
T 45700 43000 5 10 0 0 0 6 1
footprint=none
}
C 46900 46200 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 46700 46600 46700 46400 3 0 0 0 -1 -1
L 46700 46900 46700 46700 3 0 0 0 -1 -1
L 46500 46700 46900 46700 3 0 0 0 -1 -1
L 46500 46600 46900 46600 3 0 0 0 -1 -1
P 46700 47100 46700 46900 1 0 0
{
T 46650 46950 5 8 0 1 90 0 1
pinnumber=2
T 46750 46950 5 8 0 1 90 2 1
pinseq=2
T 46700 46900 9 8 0 1 90 6 1
pinlabel=2
T 46700 46900 5 8 0 1 90 8 1
pintype=pas
}
P 46700 46200 46700 46400 1 0 0
{
T 46650 46350 5 8 0 1 90 6 1
pinnumber=1
T 46750 46350 5 8 0 1 90 8 1
pinseq=1
T 46700 46400 9 8 0 1 90 0 1
pinlabel=1
T 46700 46400 5 8 0 1 90 2 1
pintype=pas
}
T 46000 46400 5 10 0 0 90 0 1
symversion=0.1
T 45800 46400 5 10 0 0 90 0 1
numslots=0
T 45600 46400 5 10 0 0 90 0 1
description=capacitor
T 46400 46400 8 10 0 1 90 0 1
refdes=C?
T 46200 46400 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 46200 46400 5 10 0 0 90 0 1
device=CAPACITOR
T 46650 46550 5 10 1 1 90 6 1
refdes=C16
T 46000 46400 5 10 0 0 90 0 1
symversion=0.1
T 46650 46750 5 10 1 1 90 0 1
value=100n
T 46900 46200 5 10 0 0 0 0 1
footprint=0603_BS_1
}
C 45900 48400 1 90 1 EMBEDDEDresistor-2.sym
[
B 45700 47650 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 45800 48400 45800 48250 1 0 0
{
T 45750 48300 5 8 0 1 90 6 1
pinnumber=1
T 45750 48300 5 8 0 0 90 6 1
pinseq=1
T 45750 48300 5 8 0 1 90 6 1
pinlabel=1
T 45750 48300 5 8 0 1 90 6 1
pintype=pas
}
P 45800 47500 45800 47650 1 0 0
{
T 45750 47600 5 8 0 1 90 6 1
pinnumber=2
T 45750 47600 5 8 0 0 90 6 1
pinseq=2
T 45750 47600 5 8 0 1 90 6 1
pinlabel=2
T 45750 47600 5 8 0 1 90 6 1
pintype=pas
}
T 45600 48200 8 10 0 1 90 6 1
refdes=R?
T 45550 48000 5 10 0 0 90 6 1
device=RESISTOR
]
{
T 45550 48000 5 10 0 0 90 6 1
device=RESISTOR
T 45650 48000 5 10 1 1 90 0 1
refdes=R9
T 45650 47900 5 10 1 1 90 6 1
value=100k
T 45900 48400 5 10 0 0 90 6 1
footprint=0603_BS_1
}
N 45100 47300 46700 47300 4
N 46700 47300 46700 47100 4
N 45100 47100 45800 47100 4
N 45800 47100 45800 47500 4
N 45100 46900 45300 46900 4
N 45300 46900 45300 47100 4
C 46600 45900 1 0 0 EMBEDDEDgnd-1.sym
[
L 46680 45910 46720 45910 3 0 0 0 -1 -1
L 46655 45950 46745 45950 3 0 0 0 -1 -1
L 46600 46000 46800 46000 3 0 0 0 -1 -1
P 46700 46000 46700 46200 1 0 1
{
T 46758 46061 5 4 0 1 0 0 1
pinnumber=1
T 46758 46061 5 4 0 0 0 0 1
pinseq=1
T 46758 46061 5 4 0 1 0 0 1
pinlabel=1
T 46758 46061 5 4 0 1 0 0 1
pintype=pwr
}
T 46900 45950 8 10 0 0 0 0 1
net=GND:1
]
C 46000 48400 1 0 1 EMBEDDEDvcc-1.sym
[
L 45950 48600 45650 48600 3 0 0 0 -1 -1
P 45800 48400 45800 48600 1 0 0
{
T 45750 48450 5 6 0 1 0 6 1
pinnumber=1
T 45750 48450 5 6 0 0 0 6 1
pinseq=1
T 45750 48450 5 6 0 1 0 6 1
pinlabel=1
T 45750 48450 5 6 0 1 0 6 1
pintype=pwr
}
T 45550 48600 8 10 0 0 0 6 1
net=Vcc:1
T 45925 48650 9 8 1 0 0 6 1
Vcc
]
C 56400 47300 1 0 0 EMBEDDEDresistor-2.sym
[
B 56550 47300 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56400 47400 56550 47400 1 0 0
{
T 56500 47450 5 8 0 1 0 0 1
pinnumber=1
T 56500 47450 5 8 0 0 0 0 1
pinseq=1
T 56500 47450 5 8 0 1 0 0 1
pinlabel=1
T 56500 47450 5 8 0 1 0 0 1
pintype=pas
}
P 57300 47400 57150 47400 1 0 0
{
T 57200 47450 5 8 0 1 0 0 1
pinnumber=2
T 57200 47450 5 8 0 0 0 0 1
pinseq=2
T 57200 47450 5 8 0 1 0 0 1
pinlabel=2
T 57200 47450 5 8 0 1 0 0 1
pintype=pas
}
T 56600 47600 8 10 0 1 0 0 1
refdes=R?
T 56800 47650 5 10 0 0 0 0 1
device=RESISTOR
]
{
T 56800 47650 5 10 0 0 0 0 1
device=RESISTOR
T 56800 47550 5 10 1 1 0 6 1
refdes=R6
T 56900 47550 5 10 1 1 0 0 1
value=100k
T 56400 47300 5 10 0 0 0 0 1
footprint=0603_BS_1
}
N 57300 47400 58300 47400 4
N 55100 46500 55100 44500 4
N 55100 44500 54400 44500 4
N 54400 44500 54400 44100 4
C 59900 45800 1 0 1 EMBEDDEDin-1.sym
[
T 59900 46100 8 10 0 1 0 6 1
refdes=pinlabel
T 59900 46100 5 10 0 0 0 6 1
device=INPUT
L 59500 45900 59800 45900 6 0 0 0 -1 -1
L 59800 45900 59900 45800 6 0 0 0 -1 -1
L 59800 45900 59900 46000 6 0 0 0 -1 -1
P 59500 45900 59300 45900 1 0 1
{
T 59450 45950 5 6 0 1 0 6 1
pinnumber=1
T 59450 45950 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 59900 46100 5 10 0 0 0 6 1
device=INPUT
T 59950 45900 5 10 1 1 0 1 1
refdes=RX
T 59900 45800 5 10 0 0 0 6 1
net=RX:1
T 59900 45800 5 10 0 0 0 6 1
footprint=none
}
C 59300 46400 1 0 0 EMBEDDEDout-1.sym
[
T 59300 46700 8 10 0 1 0 0 1
refdes=pinlabel
T 59300 46700 5 10 0 0 0 0 1
device=OUTPUT
L 59900 46500 59800 46400 6 0 0 0 -1 -1
L 59900 46500 59800 46600 6 0 0 0 -1 -1
L 59500 46500 59900 46500 6 0 0 0 -1 -1
P 59300 46500 59500 46500 1 0 0
{
T 59450 46550 5 6 0 1 0 0 1
pinnumber=1
T 59450 46550 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 59300 46700 5 10 0 0 0 0 1
device=OUTPUT
T 59950 46500 5 10 1 1 0 1 1
refdes=TX
T 59300 46400 5 10 0 0 0 0 1
net=TX:1
T 59300 46400 5 10 0 0 0 0 1
footprint=none
}
C 58400 46400 1 0 0 EMBEDDEDresistor-2.sym
[
T 58800 46750 5 10 0 0 0 0 1
device=RESISTOR
T 58600 46700 8 10 0 1 0 0 1
refdes=R?
P 59300 46500 59150 46500 1 0 0
{
T 59200 46550 5 8 0 1 0 0 1
pinnumber=2
T 59200 46550 5 8 0 0 0 0 1
pinseq=2
T 59200 46550 5 8 0 1 0 0 1
pinlabel=2
T 59200 46550 5 8 0 1 0 0 1
pintype=pas
}
P 58400 46500 58550 46500 1 0 0
{
T 58500 46550 5 8 0 1 0 0 1
pinnumber=1
T 58500 46550 5 8 0 0 0 0 1
pinseq=1
T 58500 46550 5 8 0 1 0 0 1
pinlabel=1
T 58500 46550 5 8 0 1 0 0 1
pintype=pas
}
B 58550 46400 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 58800 46750 5 10 0 0 0 0 1
device=RESISTOR
T 58800 46650 5 10 1 1 0 6 1
refdes=R10
T 58900 46650 5 10 1 1 0 0 1
value=10k
T 58400 46400 5 10 0 0 0 0 1
footprint=0603_BS_1
}
C 58400 45800 1 0 0 EMBEDDEDresistor-2.sym
[
T 58800 46150 5 10 0 0 0 0 1
device=RESISTOR
T 58600 46100 8 10 0 1 0 0 1
refdes=R?
P 59300 45900 59150 45900 1 0 0
{
T 59200 45950 5 8 0 1 0 0 1
pinnumber=2
T 59200 45950 5 8 0 0 0 0 1
pinseq=2
T 59200 45950 5 8 0 1 0 0 1
pinlabel=2
T 59200 45950 5 8 0 1 0 0 1
pintype=pas
}
P 58400 45900 58550 45900 1 0 0
{
T 58500 45950 5 8 0 1 0 0 1
pinnumber=1
T 58500 45950 5 8 0 0 0 0 1
pinseq=1
T 58500 45950 5 8 0 1 0 0 1
pinlabel=1
T 58500 45950 5 8 0 1 0 0 1
pintype=pas
}
B 58550 45800 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 58800 46150 5 10 0 0 0 0 1
device=RESISTOR
T 58800 46050 5 10 1 1 0 6 1
refdes=R11
T 58900 46050 5 10 1 1 0 0 1
value=10k
T 58400 45800 5 10 0 0 0 0 1
footprint=0603_BS_1
}
N 58400 45900 58300 45900 4
C 53000 44900 1 0 0 EMBEDDEDcrystal-1.sym
[
T 53200 45600 5 10 0 0 0 0 1
symversion=0.1
T 53200 45800 5 10 0 0 0 0 1
numslots=0
T 53200 46000 5 10 0 0 0 0 1
description=crystal
T 53200 45200 8 10 0 1 0 0 1
refdes=U?
T 53200 45400 5 10 0 0 0 0 1
device=CRYSTAL
L 53500 45140 53500 44860 3 0 0 0 -1 -1
L 53200 45140 53200 44860 3 0 0 0 -1 -1
B 53250 44900 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 53500 45000 53700 45000 1 0 1
{
T 53550 45050 5 8 0 1 0 0 1
pinnumber=2
T 53550 44950 5 8 0 1 0 2 1
pinseq=2
T 53450 45000 9 8 0 1 0 6 1
pinlabel=2
T 53450 45000 5 8 0 1 0 8 1
pintype=pas
}
P 53000 45000 53200 45000 1 0 0
{
T 53150 45050 5 8 0 1 0 6 1
pinnumber=1
T 53150 44950 5 8 0 1 0 8 1
pinseq=1
T 53250 45000 9 8 0 1 0 0 1
pinlabel=1
T 53250 45000 5 8 0 1 0 2 1
pintype=pas
}
]
{
T 53200 45400 5 10 0 0 0 0 1
device=CRYSTAL
T 53300 45200 5 10 1 1 0 6 1
refdes=X1
T 53200 45600 5 10 0 0 0 0 1
symversion=0.1
T 53000 44900 5 10 0 0 0 0 1
footprint=xtal_smd_2
T 53400 45200 5 10 1 1 0 0 1
value=12MHz
}
C 42700 53300 1 0 0 EMBEDDEDAP5004-1.sym
[
T 44300 55150 8 10 0 1 0 6 1
refdes=U?
T 43000 55140 8 10 0 1 0 0 1
device=AP5004
T 43000 55650 8 10 0 0 0 0 1
footprint=SO8
T 43000 55850 8 10 0 0 0 0 1
numslots=0
T 43000 55450 8 10 0 0 0 0 1
description=2.5A Buck Controller
B 43000 53300 1300 1800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44600 54500 44300 54500 1 0 0
{
T 44395 54545 5 8 1 1 0 0 1
pinnumber=4
T 44400 54450 5 8 0 1 0 2 1
pinseq=4
T 44245 54495 9 8 1 1 0 6 1
pinlabel=OUT
T 44250 54500 5 8 0 1 0 8 1
pintype=out
}
P 44600 54100 44300 54100 1 0 0
{
T 44395 54145 5 8 1 1 0 0 1
pinnumber=2
T 44400 54050 5 8 0 1 0 2 1
pinseq=2
T 44245 54095 9 8 1 1 0 6 1
pinlabel=FB
T 44250 54100 5 8 0 1 0 8 1
pintype=io
}
P 44600 53700 44300 53700 1 0 0
{
T 44395 53745 5 8 1 1 0 0 1
pinnumber=7
T 44400 53650 5 8 0 1 0 2 1
pinseq=7
T 44245 53695 9 8 1 1 0 6 1
pinlabel=GND
T 44250 53700 5 8 0 1 0 8 1
pintype=pwr
}
P 42700 53500 43000 53500 1 0 0
{
T 42905 53545 5 8 1 1 0 6 1
pinnumber=1
T 42900 53450 5 8 0 1 0 8 1
pinseq=1
T 43055 53495 9 8 1 1 0 0 1
pinlabel=EN
T 43050 53500 5 8 0 1 0 2 1
pintype=in
}
P 42700 54900 43000 54900 1 0 0
{
T 42905 54945 5 8 1 1 0 6 1
pinnumber=5
T 42900 54850 5 8 0 1 0 8 1
pinseq=5
T 43055 54895 9 8 1 1 0 0 1
pinlabel=Vcc
T 43050 54900 5 8 0 1 0 2 1
pintype=pwr
}
P 44600 54900 44300 54900 1 0 0
{
T 44400 54950 5 8 1 1 0 0 1
pinnumber=3
T 44400 54850 5 8 0 1 0 2 1
pinseq=3
T 44250 54900 9 8 1 1 0 6 1
pinlabel=BOOST
T 44250 54900 5 8 0 1 0 8 1
pintype=pas
}
P 42700 54700 43000 54700 1 0 0
{
T 42905 54745 5 8 1 1 0 6 1
pinnumber=6
T 42900 54650 5 8 0 1 0 8 1
pinseq=6
T 43055 54695 9 8 1 1 0 0 1
pinlabel=Vcc
T 43050 54700 5 8 0 1 0 2 1
pintype=pwr
}
P 44600 53500 44300 53500 1 0 0
{
T 44395 53545 5 8 1 1 0 0 1
pinnumber=8
T 44400 53450 5 8 0 1 0 2 1
pinseq=8
T 44245 53495 9 8 1 1 0 6 1
pinlabel=GND
T 44250 53500 5 8 0 1 0 8 1
pintype=pwr
}
]
{
T 44300 55150 5 10 1 1 0 6 1
refdes=U4
T 43000 55140 5 10 1 1 0 0 1
device=AP5004
T 43000 55650 5 10 0 0 0 0 1
footprint=SO8
}
C 44800 54700 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 45000 55400 5 10 0 0 0 0 1
device=CAPACITOR
T 45000 55200 8 10 0 1 0 0 1
refdes=C?
T 45000 56000 5 10 0 0 0 0 1
description=capacitor
T 45000 55800 5 10 0 0 0 0 1
numslots=0
T 45000 55600 5 10 0 0 0 0 1
symversion=0.1
P 44800 54900 45000 54900 1 0 0
{
T 44950 54950 5 8 0 1 0 6 1
pinnumber=1
T 44950 54850 5 8 0 1 0 8 1
pinseq=1
T 45000 54900 9 8 0 1 0 0 1
pinlabel=1
T 45000 54900 5 8 0 1 0 2 1
pintype=pas
}
P 45700 54900 45500 54900 1 0 0
{
T 45550 54950 5 8 0 1 0 0 1
pinnumber=2
T 45550 54850 5 8 0 1 0 2 1
pinseq=2
T 45500 54900 9 8 0 1 0 6 1
pinlabel=2
T 45500 54900 5 8 0 1 0 8 1
pintype=pas
}
L 45200 55100 45200 54700 3 0 0 0 -1 -1
L 45300 55100 45300 54700 3 0 0 0 -1 -1
L 45500 54900 45300 54900 3 0 0 0 -1 -1
L 45200 54900 45000 54900 3 0 0 0 -1 -1
]
{
T 45000 55400 5 10 0 0 0 0 1
device=CAPACITOR
T 45350 54950 5 10 1 1 0 0 1
refdes=C18
T 45000 55600 5 10 0 0 0 0 1
symversion=0.1
T 44900 54800 5 10 0 1 270 0 1
footprint=0603_BS_1
T 45150 54950 5 10 1 1 0 6 1
value=100n
}
C 46100 54500 1 0 0 EMBEDDEDcoil-1.sym
[
T 46300 55100 5 10 0 0 0 0 1
symversion=0.1
T 46300 55300 5 10 0 0 0 0 1
numslots=0
T 46300 55500 5 10 0 0 0 0 1
description=incuctor
T 46300 54700 8 10 0 1 0 0 1
refdes=L?
T 46300 54900 5 10 0 0 0 0 1
device=COIL
A 46800 54500 100 0 180 3 0 0 0 -1 -1
A 46600 54500 100 0 180 3 0 0 0 -1 -1
A 46400 54500 100 0 180 3 0 0 0 -1 -1
P 46900 54500 47100 54500 1 0 1
{
T 46950 54550 5 8 0 1 0 0 1
pinnumber=2
T 46950 54450 5 8 0 1 0 2 1
pinseq=2
T 46850 54500 9 8 0 1 0 6 1
pinlabel=2
T 46850 54500 5 8 0 1 0 8 1
pintype=pas
}
P 46300 54500 46100 54500 1 0 1
{
T 46250 54550 5 8 0 1 0 6 1
pinnumber=1
T 46250 54450 5 8 0 1 0 8 1
pinseq=1
T 46350 54500 9 8 0 1 0 0 1
pinlabel=1
T 46350 54500 5 8 0 1 0 2 1
pintype=pas
}
]
{
T 46300 54900 5 10 0 0 0 0 1
device=COIL
T 46300 54300 5 10 1 1 0 0 1
refdes=L1
T 46300 55100 5 10 0 0 0 0 1
symversion=0.1
T 46100 54500 5 10 0 1 0 0 1
footprint=COILTRONICS_DR127_BS_1
T 46800 54300 5 10 1 1 0 0 1
value=33u
T 46100 54700 5 10 1 1 0 0 1
model=DR127-330-R
}
C 48400 53400 1 90 0 EMBEDDEDresistor-2.sym
[
T 48100 53600 8 10 0 1 90 0 1
refdes=R?
T 48050 53800 5 10 0 0 90 0 1
device=RESISTOR
B 48200 53550 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48300 53400 48300 53552 1 0 0
{
T 48250 53500 5 8 0 1 90 0 1
pintype=pas
T 48250 53500 5 8 0 1 90 0 1
pinlabel=1
T 48250 53500 5 8 0 0 90 0 1
pinseq=1
T 48250 53500 5 8 0 1 90 0 1
pinnumber=1
}
P 48300 54300 48300 54150 1 0 0
{
T 48250 54200 5 8 0 1 90 0 1
pintype=pas
T 48250 54200 5 8 0 1 90 0 1
pinlabel=2
T 48250 54200 5 8 0 0 90 0 1
pinseq=2
T 48250 54200 5 8 0 1 90 0 1
pinnumber=2
}
]
{
T 48050 53800 5 10 0 0 90 0 1
device=RESISTOR
T 48150 53800 5 10 1 1 90 6 1
refdes=R2
T 48400 53400 5 10 0 0 90 0 1
footprint=0603_BS_1
T 48150 53900 5 10 1 1 90 0 1
value=3k6
}
C 48400 52300 1 90 0 EMBEDDEDresistor-2.sym
[
T 48100 52500 8 10 0 1 90 0 1
refdes=R?
T 48050 52700 5 10 0 0 90 0 1
device=RESISTOR
B 48200 52450 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48300 52300 48300 52452 1 0 0
{
T 48250 52400 5 8 0 1 90 0 1
pintype=pas
T 48250 52400 5 8 0 1 90 0 1
pinlabel=1
T 48250 52400 5 8 0 0 90 0 1
pinseq=1
T 48250 52400 5 8 0 1 90 0 1
pinnumber=1
}
P 48300 53200 48300 53050 1 0 0
{
T 48250 53100 5 8 0 1 90 0 1
pintype=pas
T 48250 53100 5 8 0 1 90 0 1
pinlabel=2
T 48250 53100 5 8 0 0 90 0 1
pinseq=2
T 48250 53100 5 8 0 1 90 0 1
pinnumber=2
}
]
{
T 48050 52700 5 10 0 0 90 0 1
device=RESISTOR
T 48150 52700 5 10 1 1 90 6 1
refdes=R5
T 48400 52300 5 10 0 0 90 0 1
footprint=0603_BS_1
T 48150 52800 5 10 1 1 90 0 1
value=150
}
C 47800 53400 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 47100 53600 5 10 0 0 90 0 1
device=CAPACITOR
T 47300 53600 8 10 0 1 90 0 1
refdes=C?
T 46500 53600 5 10 0 0 90 0 1
description=capacitor
T 46700 53600 5 10 0 0 90 0 1
numslots=0
T 46900 53600 5 10 0 0 90 0 1
symversion=0.1
P 47600 53400 47600 53600 1 0 0
{
T 47600 53600 5 8 0 1 90 2 1
pintype=pas
T 47600 53600 9 8 0 1 90 0 1
pinlabel=1
T 47650 53550 5 8 0 1 90 8 1
pinseq=1
T 47550 53550 5 8 0 1 90 6 1
pinnumber=1
}
P 47600 54300 47600 54100 1 0 0
{
T 47600 54100 5 8 0 1 90 8 1
pintype=pas
T 47600 54100 9 8 0 1 90 6 1
pinlabel=2
T 47650 54150 5 8 0 1 90 2 1
pinseq=2
T 47550 54150 5 8 0 1 90 0 1
pinnumber=2
}
L 47400 53800 47800 53800 3 0 0 0 -1 -1
L 47400 53900 47800 53900 3 0 0 0 -1 -1
L 47600 54100 47600 53900 3 0 0 0 -1 -1
L 47600 53800 47600 53600 3 0 0 0 -1 -1
]
{
T 47100 53600 5 10 0 0 90 0 1
device=CAPACITOR
T 47550 53950 5 10 1 1 90 0 1
refdes=C7
T 46900 53600 5 10 0 0 90 0 1
symversion=0.1
T 47700 53500 5 10 0 1 0 0 1
footprint=0603_BS_1
T 47550 53750 5 10 1 1 90 6 1
value=100p
}
C 42600 53600 1 90 0 EMBEDDEDresistor-2.sym
[
T 42250 54000 5 10 0 0 90 0 1
device=RESISTOR
T 42300 53800 8 10 0 1 90 0 1
refdes=R?
P 42500 54500 42500 54350 1 0 0
{
T 42450 54400 5 8 0 1 90 0 1
pinnumber=2
T 42450 54400 5 8 0 0 90 0 1
pinseq=2
T 42450 54400 5 8 0 1 90 0 1
pinlabel=2
T 42450 54400 5 8 0 1 90 0 1
pintype=pas
}
P 42500 53600 42500 53752 1 0 0
{
T 42450 53700 5 8 0 1 90 0 1
pinnumber=1
T 42450 53700 5 8 0 0 90 0 1
pinseq=1
T 42450 53700 5 8 0 1 90 0 1
pinlabel=1
T 42450 53700 5 8 0 1 90 0 1
pintype=pas
}
B 42400 53750 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 42250 54000 5 10 0 0 90 0 1
device=RESISTOR
T 42350 54000 5 10 1 1 90 6 1
refdes=R12
T 42600 53600 5 10 0 0 90 0 1
footprint=0603_BS_1
T 42350 54100 5 10 1 1 90 0 1
value=100k
}
C 42700 52500 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 42000 52700 5 10 0 0 90 0 1
device=CAPACITOR
T 42200 52700 8 10 0 1 90 0 1
refdes=C?
T 41400 52700 5 10 0 0 90 0 1
description=capacitor
T 41600 52700 5 10 0 0 90 0 1
numslots=0
T 41800 52700 5 10 0 0 90 0 1
symversion=0.1
P 42500 52500 42500 52700 1 0 0
{
T 42450 52650 5 8 0 1 90 6 1
pinnumber=1
T 42550 52650 5 8 0 1 90 8 1
pinseq=1
T 42500 52700 9 8 0 1 90 0 1
pinlabel=1
T 42500 52700 5 8 0 1 90 2 1
pintype=pas
}
P 42500 53400 42500 53200 1 0 0
{
T 42450 53250 5 8 0 1 90 0 1
pinnumber=2
T 42550 53250 5 8 0 1 90 2 1
pinseq=2
T 42500 53200 9 8 0 1 90 6 1
pinlabel=2
T 42500 53200 5 8 0 1 90 8 1
pintype=pas
}
L 42300 52900 42700 52900 3 0 0 0 -1 -1
L 42300 53000 42700 53000 3 0 0 0 -1 -1
L 42500 53200 42500 53000 3 0 0 0 -1 -1
L 42500 52900 42500 52700 3 0 0 0 -1 -1
]
{
T 42000 52700 5 10 0 0 90 0 1
device=CAPACITOR
T 42450 53050 5 10 1 1 90 0 1
refdes=C17
T 41800 52700 5 10 0 0 90 0 1
symversion=0.1
T 42600 52600 5 10 0 1 0 0 1
footprint=0603_BS_1
T 42450 52850 5 10 1 1 90 6 1
value=100n
}
N 42500 53600 42500 53400 4
N 42500 53500 42700 53500 4
N 42700 54900 41500 54900 4
N 41700 54700 41700 54900 4
N 42700 54700 42500 54700 4
N 42500 54500 42500 54900 4
N 44600 54900 44800 54900 4
N 44600 54500 46100 54500 4
N 46000 54300 46000 54500 4
N 45700 54900 45800 54900 4
N 45800 54900 45800 54500 4
N 47100 54500 50000 54500 4
N 48900 54300 48900 54500 4
N 48300 54300 48300 54500 4
N 47600 54300 47600 54500 4
N 48300 53400 48300 53200 4
N 48300 53300 47600 53300 4
N 47600 52500 47600 53400 4
N 44600 54100 45300 54100 4
N 45300 54100 45300 52500 4
N 45300 52500 47600 52500 4
C 44600 53100 1 0 0 EMBEDDEDgnd-1.sym
[
T 44900 53150 8 10 0 0 0 0 1
net=GND:1
L 44680 53110 44720 53110 3 0 0 0 -1 -1
L 44655 53150 44745 53150 3 0 0 0 -1 -1
L 44600 53200 44800 53200 3 0 0 0 -1 -1
P 44700 53200 44700 53400 1 0 1
{
T 44758 53261 5 4 0 1 0 0 1
pintype=pwr
T 44758 53261 5 4 0 1 0 0 1
pinlabel=1
T 44758 53261 5 4 0 0 0 0 1
pinseq=1
T 44758 53261 5 4 0 1 0 0 1
pinnumber=1
}
]
C 42400 52200 1 0 0 EMBEDDEDgnd-1.sym
[
T 42700 52250 8 10 0 0 0 0 1
net=GND:1
L 42480 52210 42520 52210 3 0 0 0 -1 -1
L 42455 52250 42545 52250 3 0 0 0 -1 -1
L 42400 52300 42600 52300 3 0 0 0 -1 -1
P 42500 52300 42500 52500 1 0 1
{
T 42558 52361 5 4 0 1 0 0 1
pintype=pwr
T 42558 52361 5 4 0 1 0 0 1
pinlabel=1
T 42558 52361 5 4 0 0 0 0 1
pinseq=1
T 42558 52361 5 4 0 1 0 0 1
pinnumber=1
}
]
C 48200 52000 1 0 0 EMBEDDEDgnd-1.sym
[
T 48500 52050 8 10 0 0 0 0 1
net=GND:1
L 48280 52010 48320 52010 3 0 0 0 -1 -1
L 48255 52050 48345 52050 3 0 0 0 -1 -1
L 48200 52100 48400 52100 3 0 0 0 -1 -1
P 48300 52100 48300 52300 1 0 1
{
T 48358 52161 5 4 0 1 0 0 1
pintype=pwr
T 48358 52161 5 4 0 1 0 0 1
pinlabel=1
T 48358 52161 5 4 0 0 0 0 1
pinseq=1
T 48358 52161 5 4 0 1 0 0 1
pinnumber=1
}
]
C 41600 53400 1 0 0 EMBEDDEDgnd-1.sym
[
T 41900 53450 8 10 0 0 0 0 1
net=GND:1
L 41680 53410 41720 53410 3 0 0 0 -1 -1
L 41655 53450 41745 53450 3 0 0 0 -1 -1
L 41600 53500 41800 53500 3 0 0 0 -1 -1
P 41700 53500 41700 53700 1 0 1
{
T 41758 53561 5 4 0 1 0 0 1
pintype=pwr
T 41758 53561 5 4 0 1 0 0 1
pinlabel=1
T 41758 53561 5 4 0 0 0 0 1
pinseq=1
T 41758 53561 5 4 0 1 0 0 1
pinnumber=1
}
]
C 48800 53100 1 0 0 EMBEDDEDgnd-1.sym
[
T 49100 53150 8 10 0 0 0 0 1
net=GND:1
L 48880 53110 48920 53110 3 0 0 0 -1 -1
L 48855 53150 48945 53150 3 0 0 0 -1 -1
L 48800 53200 49000 53200 3 0 0 0 -1 -1
P 48900 53200 48900 53400 1 0 1
{
T 48958 53261 5 4 0 1 0 0 1
pintype=pwr
T 48958 53261 5 4 0 1 0 0 1
pinlabel=1
T 48958 53261 5 4 0 0 0 0 1
pinseq=1
T 48958 53261 5 4 0 1 0 0 1
pinnumber=1
}
]
C 45900 53100 1 0 0 EMBEDDEDgnd-1.sym
[
T 46200 53150 8 10 0 0 0 0 1
net=GND:1
P 46000 53200 46000 53400 1 0 1
{
T 46058 53261 5 4 0 1 0 0 1
pinnumber=1
T 46058 53261 5 4 0 0 0 0 1
pinseq=1
T 46058 53261 5 4 0 1 0 0 1
pinlabel=1
T 46058 53261 5 4 0 1 0 0 1
pintype=pwr
}
L 45900 53200 46100 53200 3 0 0 0 -1 -1
L 45955 53150 46045 53150 3 0 0 0 -1 -1
L 45980 53110 46020 53110 3 0 0 0 -1 -1
]
N 44600 53700 44700 53700 4
N 44700 53700 44700 53400 4
N 44700 53500 44600 53500 4
C 40900 54800 1 0 0 EMBEDDEDin-1.sym
[
T 40900 55100 8 10 0 1 0 0 1
refdes=pinlabel
T 40900 55100 5 10 0 0 0 0 1
device=INPUT
L 41300 54900 41000 54900 6 0 0 0 -1 -1
L 41000 54900 40900 54800 6 0 0 0 -1 -1
L 41000 54900 40900 55000 6 0 0 0 -1 -1
P 41300 54900 41500 54900 1 0 1
{
T 41350 54950 5 6 0 0 0 0 1
pinseq=1
T 41350 54950 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 40900 55100 5 10 0 0 0 0 1
device=OUTPUT
T 40850 54900 5 10 1 1 0 7 1
refdes=VIN
T 40900 54800 5 10 0 1 0 6 1
footprint=none
T 40900 54800 5 10 0 0 0 0 1
net=VIN:1
}
C 46200 53400 1 90 0 EMBEDDEDschottky-1.sym
[
T 45685 53967 8 10 0 0 90 0 1
numslots=0
T 45368 53741 8 10 0 1 90 0 1
footprint=SOD80
T 45700 53700 8 10 0 1 90 0 1
refdes=D?
T 45528 53722 8 10 0 0 90 0 1
device=DIODE
A 46200 53950 50 270 180 3 0 0 0 -1 -1
A 45800 54050 50 90 180 3 0 0 0 -1 -1
L 46000 53700 46000 53600 3 0 0 0 -1 -1
L 46000 54100 46000 54000 3 0 0 0 -1 -1
P 46000 54300 46000 54100 1 0 0
{
T 45950 54100 5 8 0 1 90 0 1
pinnumber=1
T 46150 54130 5 8 0 0 90 0 1
pinseq=1
T 45935 54198 5 10 0 1 90 0 1
pintype=pas
T 46062 54331 5 10 0 1 90 0 1
pinlabel=cathode
}
P 46000 53400 46000 53600 1 0 0
{
T 45944 53605 5 8 0 1 90 0 1
pinnumber=2
T 45914 53570 5 8 0 0 180 0 1
pinseq=2
T 46119 53390 5 10 0 1 90 0 1
pintype=pas
T 45912 53475 5 10 0 1 180 0 1
pinlabel=anode
}
L 45800 54000 46200 54000 3 0 0 0 -1 -1
L 46000 54000 46200 53700 3 0 0 0 -1 -1
L 45800 53700 46000 54000 3 0 0 0 -1 -1
L 45800 53700 46200 53700 3 0 0 0 -1 -1
]
{
T 45528 53722 5 10 0 0 90 0 1
device=DIODE
T 45700 53700 5 10 1 1 90 0 1
refdes=D3
T 45368 53741 5 10 0 1 90 0 1
footprint=SMA_BS_1
T 46500 53300 5 10 1 1 90 0 1
value=SK34SMA
}
N 49800 54300 49800 54500 4
C 49700 53100 1 0 0 EMBEDDEDgnd-1.sym
[
T 50000 53150 8 10 0 0 0 0 1
net=GND:1
P 49800 53200 49800 53400 1 0 1
{
T 49858 53261 5 4 0 1 0 0 1
pintype=pwr
T 49858 53261 5 4 0 1 0 0 1
pinlabel=1
T 49858 53261 5 4 0 0 0 0 1
pinseq=1
T 49858 53261 5 4 0 1 0 0 1
pinnumber=1
}
L 49700 53200 49900 53200 3 0 0 0 -1 -1
L 49755 53150 49845 53150 3 0 0 0 -1 -1
L 49780 53110 49820 53110 3 0 0 0 -1 -1
]
N 41700 53700 41700 53800 4
C 50000 53400 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 49100 53600 5 10 0 0 90 0 1
symversion=0.1
T 48900 53600 5 10 0 0 90 0 1
numslots=0
T 48700 53600 5 10 0 0 90 0 1
description=capacitor
T 49500 53600 8 10 0 1 90 0 1
refdes=C?
T 49300 53600 5 10 0 0 90 0 1
device=CAPACITOR
L 49800 53800 49800 53600 3 0 0 0 -1 -1
L 49800 54100 49800 53900 3 0 0 0 -1 -1
L 49600 53900 50000 53900 3 0 0 0 -1 -1
L 49600 53800 50000 53800 3 0 0 0 -1 -1
P 49800 54300 49800 54100 1 0 0
{
T 49750 54150 5 8 0 1 90 0 1
pinnumber=2
T 49850 54150 5 8 0 1 90 2 1
pinseq=2
T 49800 54100 9 8 0 1 90 6 1
pinlabel=2
T 49800 54100 5 8 0 1 90 8 1
pintype=pas
}
P 49800 53400 49800 53600 1 0 0
{
T 49750 53550 5 8 0 1 90 6 1
pinnumber=1
T 49850 53550 5 8 0 1 90 8 1
pinseq=1
T 49800 53600 9 8 0 1 90 0 1
pinlabel=1
T 49800 53600 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 49300 53600 5 10 0 0 90 0 1
device=CAPACITOR
T 49750 53750 5 10 1 1 90 6 1
refdes=C4
T 49100 53600 5 10 0 0 90 0 1
symversion=0.1
T 49750 53950 5 10 1 1 90 0 1
value=100n
T 50000 53400 5 10 0 0 0 0 1
footprint=0603_BS_1
}
C 49100 54300 1 90 1 EMBEDDEDcapacitor-4.sym
[
T 48000 54100 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 48600 54100 8 10 0 1 270 2 1
refdes=C?
T 47800 54100 5 10 0 0 270 2 1
description=polarized capacitor
T 48200 54100 5 10 0 0 270 2 1
numslots=0
T 48400 54100 5 10 0 0 270 2 1
symversion=0.1
P 48900 54300 48900 54100 1 0 0
{
T 48850 54150 5 8 1 1 270 8 1
pinnumber=1
T 48950 54150 5 8 0 1 270 6 1
pinseq=1
T 48900 54100 9 8 0 1 270 2 1
pinlabel=+
T 48900 54100 5 8 0 1 270 0 1
pintype=pas
}
P 48900 53400 48900 53600 1 0 0
{
T 48850 53550 5 8 1 1 270 2 1
pinnumber=2
T 48950 53550 5 8 0 1 270 0 1
pinseq=2
T 48900 53600 9 8 0 1 270 8 1
pinlabel=-
T 48900 53600 5 8 0 1 270 6 1
pintype=pas
}
L 48700 53750 49100 53750 3 0 0 0 -1 -1
L 48900 53600 48900 53750 3 0 0 0 -1 -1
L 48900 53950 48900 54100 3 0 0 0 -1 -1
L 48700 54061 48800 54061 3 0 0 0 -1 -1
L 48751 54010 48751 54110 3 0 0 0 -1 -1
B 48700 53850 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 48000 54100 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 49100 54300 5 10 1 1 90 6 1
refdes=C2
T 48400 54100 5 10 0 0 270 2 1
symversion=0.1
T 49100 54300 5 10 0 1 0 6 1
footprint=NICHICON_WT_CAP_8_10
T 49300 53700 5 10 1 1 90 6 1
value=220u/35V
T 49100 54300 5 10 0 0 0 6 1
model=UCD1V221MNL1GS
}
C 41900 54700 1 90 1 EMBEDDEDcapacitor-4.sym
[
T 41200 54500 5 10 0 0 270 2 1
symversion=0.1
T 41000 54500 5 10 0 0 270 2 1
numslots=0
T 40600 54500 5 10 0 0 270 2 1
description=polarized capacitor
T 41400 54500 8 10 0 1 270 2 1
refdes=C?
T 40800 54500 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
B 41500 54250 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 41551 54410 41551 54510 3 0 0 0 -1 -1
L 41500 54461 41600 54461 3 0 0 0 -1 -1
L 41700 54350 41700 54500 3 0 0 0 -1 -1
L 41700 54000 41700 54150 3 0 0 0 -1 -1
L 41500 54150 41900 54150 3 0 0 0 -1 -1
P 41700 53800 41700 54000 1 0 0
{
T 41700 54000 5 8 0 1 270 6 1
pintype=pas
T 41700 54000 9 8 0 1 270 8 1
pinlabel=-
T 41750 53950 5 8 0 1 270 0 1
pinseq=2
T 41650 53950 5 8 1 1 270 2 1
pinnumber=2
}
P 41700 54700 41700 54500 1 0 0
{
T 41700 54500 5 8 0 1 270 0 1
pintype=pas
T 41700 54500 9 8 0 1 270 2 1
pinlabel=+
T 41750 54550 5 8 0 1 270 6 1
pinseq=1
T 41650 54550 5 8 1 1 270 8 1
pinnumber=1
}
]
{
T 40800 54500 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 41900 54700 5 10 1 1 90 6 1
refdes=C1
T 41200 54500 5 10 0 0 270 2 1
symversion=0.1
T 41900 54700 5 10 0 1 0 6 1
footprint=NICHICON_WT_CAP_8_10
T 42000 54100 5 10 1 1 90 6 1
value=220u/35V
T 41900 54700 5 10 0 0 0 6 1
model=UCD1V221MNL1GS
}
C 49800 54500 1 0 0 EMBEDDEDgeneric-power.sym
[
T 50000 54750 8 10 0 1 0 3 1
net=Vcc:1
P 50000 54500 50000 54700 1 0 0
{
T 50050 54550 5 6 0 1 0 0 1
pintype=pwr
T 50050 54550 5 6 0 1 0 0 1
pinlabel=1
T 50050 54550 5 6 0 0 0 0 1
pinseq=1
T 50050 54550 5 6 0 1 0 0 1
pinnumber=1
}
L 49850 54700 50150 54700 3 0 0 0 -1 -1
]
{
T 50000 54750 5 10 1 1 0 3 1
net=+20V:1
}
C 51600 49500 1 270 0 EMBEDDEDtestpt-1.sym
[
P 51600 49400 51800 49400 1 0 0
{
T 51600 49200 5 10 0 0 270 0 1
pinseq=1
T 51800 49200 5 10 0 0 270 0 1
pinnumber=1
T 51600 49400 5 10 0 1 270 0 1
pintype=io
T 51600 49400 5 10 0 1 270 0 1
pinlabel=1
}
L 51900 49500 51800 49400 3 0 0 0 -1 -1
L 51800 49400 51900 49300 3 0 0 0 -1 -1
L 51900 49500 52000 49400 3 0 0 0 -1 -1
L 52000 49400 51900 49300 3 0 0 0 -1 -1
T 52000 49400 8 10 0 1 270 0 1
refdes=TP?
T 52500 49100 8 10 0 0 270 0 1
device=TESTPOINT
T 52300 49100 8 10 0 0 270 0 1
footprint=none
T 52700 49100 8 10 0 0 270 0 1
numslots=0
]
{
T 52000 49400 5 10 1 1 0 1 1
refdes=TPVCC
T 52500 49100 5 10 0 0 270 0 1
device=TESTPOINT
T 52300 49100 5 10 0 0 270 0 1
footprint=TESTPOINT_BS_1
}
C 51600 48900 1 270 0 EMBEDDEDtestpt-1.sym
[
L 52000 48800 51900 48700 3 0 0 0 -1 -1
L 51900 48900 52000 48800 3 0 0 0 -1 -1
L 51800 48800 51900 48700 3 0 0 0 -1 -1
L 51900 48900 51800 48800 3 0 0 0 -1 -1
P 51600 48800 51800 48800 1 0 0
{
T 51600 48800 5 10 0 1 270 0 1
pinlabel=1
T 51600 48800 5 10 0 1 270 0 1
pintype=io
T 51800 48600 5 10 0 0 270 0 1
pinnumber=1
T 51600 48600 5 10 0 0 270 0 1
pinseq=1
}
T 52700 48500 8 10 0 0 270 0 1
numslots=0
T 52300 48500 8 10 0 0 270 0 1
footprint=none
T 52500 48500 8 10 0 0 270 0 1
device=TESTPOINT
T 52000 48800 8 10 0 1 270 0 1
refdes=TP?
]
{
T 52000 48800 5 10 1 1 0 1 1
refdes=TPGNDA
T 52500 48500 5 10 0 0 270 0 1
device=TESTPOINT
T 52300 48500 5 10 0 0 270 0 1
footprint=TESTPOINT_BS_1
}
C 51600 49800 1 270 0 EMBEDDEDtestpt-1.sym
[
L 52000 49700 51900 49600 3 0 0 0 -1 -1
L 51900 49800 52000 49700 3 0 0 0 -1 -1
L 51800 49700 51900 49600 3 0 0 0 -1 -1
L 51900 49800 51800 49700 3 0 0 0 -1 -1
P 51600 49700 51800 49700 1 0 0
{
T 51600 49500 5 10 0 0 270 0 1
pinseq=1
T 51800 49500 5 10 0 0 270 0 1
pinnumber=1
T 51600 49700 5 10 0 1 270 0 1
pintype=io
T 51600 49700 5 10 0 1 270 0 1
pinlabel=1
}
T 52700 49400 8 10 0 0 270 0 1
numslots=0
T 52300 49400 8 10 0 0 270 0 1
footprint=none
T 52500 49400 8 10 0 0 270 0 1
device=TESTPOINT
T 52000 49700 8 10 0 1 270 0 1
refdes=TP?
]
{
T 52000 49700 5 10 1 1 0 1 1
refdes=TP20V
T 52500 49400 5 10 0 0 270 0 1
device=TESTPOINT
T 52300 49400 5 10 0 0 270 0 1
footprint=TESTPOINT_BS_1
}
C 51500 48500 1 0 0 EMBEDDEDgnd-1.sym
[
P 51600 48600 51600 48800 1 0 1
{
T 51658 48661 5 4 0 1 0 0 1
pintype=pwr
T 51658 48661 5 4 0 1 0 0 1
pinlabel=1
T 51658 48661 5 4 0 0 0 0 1
pinseq=1
T 51658 48661 5 4 0 1 0 0 1
pinnumber=1
}
L 51500 48600 51700 48600 3 0 0 0 -1 -1
L 51555 48550 51645 48550 3 0 0 0 -1 -1
L 51580 48510 51620 48510 3 0 0 0 -1 -1
T 51800 48550 8 10 0 0 0 0 1
net=GND:1
]
C 50600 49700 1 0 0 EMBEDDEDvcc-1.sym
[
L 50650 49900 50950 49900 3 0 0 0 -1 -1
P 50800 49700 50800 49900 1 0 0
{
T 50850 49750 5 6 0 1 0 0 1
pinnumber=1
T 50850 49750 5 6 0 0 0 0 1
pinseq=1
T 50850 49750 5 6 0 1 0 0 1
pinlabel=1
T 50850 49750 5 6 0 1 0 0 1
pintype=pwr
}
T 51050 49900 8 10 0 0 0 0 1
net=Vcc:1
T 50675 49950 9 8 1 0 0 0 1
Vcc
]
C 51200 49700 1 0 0 EMBEDDEDgeneric-power.sym
[
L 51250 49900 51550 49900 3 0 0 0 -1 -1
P 51400 49700 51400 49900 1 0 0
{
T 51450 49750 5 6 0 1 0 0 1
pinnumber=1
T 51450 49750 5 6 0 0 0 0 1
pinseq=1
T 51450 49750 5 6 0 1 0 0 1
pinlabel=1
T 51450 49750 5 6 0 1 0 0 1
pintype=pwr
}
T 51400 49950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 51400 49950 5 10 1 1 0 3 1
net=+20V:1
}
N 51600 49700 51400 49700 4
N 51600 49400 50800 49400 4
N 50800 49400 50800 49700 4
C 51600 49200 1 270 0 EMBEDDEDtestpt-1.sym
[
P 51600 49100 51800 49100 1 0 0
{
T 51600 48900 5 10 0 0 270 0 1
pinseq=1
T 51800 48900 5 10 0 0 270 0 1
pinnumber=1
T 51600 49100 5 10 0 1 270 0 1
pintype=io
T 51600 49100 5 10 0 1 270 0 1
pinlabel=1
}
L 51900 49200 51800 49100 3 0 0 0 -1 -1
L 51800 49100 51900 49000 3 0 0 0 -1 -1
L 51900 49200 52000 49100 3 0 0 0 -1 -1
L 52000 49100 51900 49000 3 0 0 0 -1 -1
T 52000 49100 8 10 0 1 270 0 1
refdes=TP?
T 52500 48800 8 10 0 0 270 0 1
device=TESTPOINT
T 52300 48800 8 10 0 0 270 0 1
footprint=none
T 52700 48800 8 10 0 0 270 0 1
numslots=0
]
{
T 52000 49100 5 10 1 1 0 1 1
refdes=TPGNDB
T 52500 48800 5 10 0 0 270 0 1
device=TESTPOINT
T 52300 48800 5 10 0 0 270 0 1
footprint=TESTPOINT_BS_1
}
N 51600 49100 51600 48800 4
C 54500 50100 1 270 0 EMBEDDEDtestpt-1.sym
[
P 54500 50000 54700 50000 1 0 0
{
T 54500 50000 5 10 0 1 270 0 1
pinlabel=1
T 54500 50000 5 10 0 1 270 0 1
pintype=io
T 54700 49800 5 10 0 0 270 0 1
pinnumber=1
T 54500 49800 5 10 0 0 270 0 1
pinseq=1
}
L 54800 50100 54700 50000 3 0 0 0 -1 -1
L 54700 50000 54800 49900 3 0 0 0 -1 -1
L 54800 50100 54900 50000 3 0 0 0 -1 -1
L 54900 50000 54800 49900 3 0 0 0 -1 -1
T 54900 50000 8 10 0 1 270 0 1
refdes=TP?
T 55400 49700 8 10 0 0 270 0 1
device=TESTPOINT
T 55200 49700 8 10 0 0 270 0 1
footprint=none
T 55600 49700 8 10 0 0 270 0 1
numslots=0
]
{
T 54900 50000 5 10 1 1 0 1 1
refdes=TPRX
T 55400 49700 5 10 0 0 270 0 1
device=TESTPOINT
T 55200 49700 5 10 0 0 270 0 1
footprint=TESTPOINT_BS_1
}
C 54500 49800 1 270 0 EMBEDDEDtestpt-1.sym
[
L 54900 49700 54800 49600 3 0 0 0 -1 -1
L 54800 49800 54900 49700 3 0 0 0 -1 -1
L 54700 49700 54800 49600 3 0 0 0 -1 -1
L 54800 49800 54700 49700 3 0 0 0 -1 -1
P 54500 49700 54700 49700 1 0 0
{
T 54500 49500 5 10 0 0 270 0 1
pinseq=1
T 54700 49500 5 10 0 0 270 0 1
pinnumber=1
T 54500 49700 5 10 0 1 270 0 1
pintype=io
T 54500 49700 5 10 0 1 270 0 1
pinlabel=1
}
T 55600 49400 8 10 0 0 270 0 1
numslots=0
T 55200 49400 8 10 0 0 270 0 1
footprint=none
T 55400 49400 8 10 0 0 270 0 1
device=TESTPOINT
T 54900 49700 8 10 0 1 270 0 1
refdes=TP?
]
{
T 54900 49700 5 10 1 1 0 1 1
refdes=TPTX
T 55400 49400 5 10 0 0 270 0 1
device=TESTPOINT
T 55200 49400 5 10 0 0 270 0 1
footprint=TESTPOINT_BS_1
}
C 53900 49900 1 0 0 EMBEDDEDin-1.sym
[
P 54300 50000 54500 50000 1 0 1
{
T 54350 50050 5 6 0 1 0 0 1
pinnumber=1
T 54350 50050 5 6 0 0 0 0 1
pinseq=1
}
L 54000 50000 53900 50100 6 0 0 0 -1 -1
L 54000 50000 53900 49900 6 0 0 0 -1 -1
L 54300 50000 54000 50000 6 0 0 0 -1 -1
T 53900 50200 5 10 0 0 0 0 1
device=INPUT
T 53900 50200 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 53900 50200 5 10 0 0 0 0 1
device=INPUT
T 53850 50000 5 10 1 1 0 7 1
refdes=TX
T 53900 49900 5 10 0 0 0 0 1
net=TX:1
T 53900 49900 5 10 0 0 0 0 1
footprint=none
}
C 53900 49600 1 0 0 EMBEDDEDin-1.sym
[
P 54300 49700 54500 49700 1 0 1
{
T 54350 49750 5 6 0 1 0 0 1
pinnumber=1
T 54350 49750 5 6 0 0 0 0 1
pinseq=1
}
L 54000 49700 53900 49800 6 0 0 0 -1 -1
L 54000 49700 53900 49600 6 0 0 0 -1 -1
L 54300 49700 54000 49700 6 0 0 0 -1 -1
T 53900 49900 5 10 0 0 0 0 1
device=INPUT
T 53900 49900 8 10 0 1 0 0 1
refdes=pinlabel
]
{
T 53900 49900 5 10 0 0 0 0 1
device=INPUT
T 53850 49700 5 10 1 1 0 7 1
refdes=RX
T 53900 49600 5 10 0 0 0 0 1
net=RX:1
T 53900 49600 5 10 0 0 0 0 1
footprint=none
}
