0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_30/modulo_n.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_30/modulo_n.srcs/sim_1/new/tb.v,1766376059,verilog,,,,tb,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_30/modulo_n.srcs/sources_1/ip/m30_mul0/sim/m30_mul0.vhd,1767076941,vhdl,,,,m30_mul0,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_30/modulo_n.srcs/sources_1/ip/m30_mul1/sim/m30_mul1.vhd,1767076980,vhdl,,,,m30_mul1,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_30/modulo_n.srcs/sources_1/new/modulo_n.v,1767077002,verilog,,D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_30/modulo_n.srcs/sim_1/new/tb.v,,modulo_30,,,,,,,,
