library ieee;
use ieee.std_logic__1164.all;

entity test is
port(
	X: in std_logic_vector(2 downto 0)
	Y:out std_logic
	);
end test;

architecture verhalten of test is
begin 
	Y<=(not X(1) and X(2)) or (not X(1) and X(0));
end verhalten;