INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.ip_user_files/bd/design_1/ipshared/29c9/i2_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.ip_user_files/bd/design_1/ip/design_1_i2s_receiver_0_0/sim/design_1_i2s_receiver_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_i2s_receiver_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.ip_user_files/bd/design_1/ipshared/a157/i2s_transceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_transceiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.ip_user_files/bd/design_1/ip/design_1_i2s_transceiver_0_0/sim/design_1_i2s_transceiver_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_i2s_transceiver_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.srcs/sources_1/new/fx-processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fx_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
