# MIPS
5 Stage pipelined(IF-ID-EX1-EX2-WB) MIPS architecture with Hazard detection and forwarding circuits.Write back to register file and Read from register file takes one cycle each
