// Seed: 1402929890
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    _id_1,
    id_2
);
  input wire id_2;
  inout wire _id_1;
  wire [-1 : (  !  id_1  )] id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_9 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output uwire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  final $signed(60);
  ;
  module_0 modCall_1 ();
  assign id_7 = id_6;
  logic [id_9 : -1] id_16;
endmodule
