// Seed: 3999405360
module module_0 (
    input uwire id_0,
    output tri id_1,
    output tri0 id_2,
    output wand id_3,
    output wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output uwire id_8,
    input tri1 id_9,
    output tri id_10,
    input uwire id_11,
    input uwire id_12,
    input tri id_13
    , id_28,
    input tri0 id_14,
    input wand id_15,
    output wor id_16,
    output tri0 id_17,
    input wor id_18,
    input wand id_19,
    input wire id_20,
    output tri0 id_21,
    output tri id_22,
    output wor id_23,
    input wire id_24,
    input wor id_25,
    input wand id_26
);
  wire id_29;
  assign id_17 = id_29;
  always @(id_20 or id_13) begin
    id_1 = id_19;
  end
  wire id_30;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input wand id_2
    , id_5,
    output tri id_3
);
  wire id_6;
  module_0(
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1
  );
endmodule
