

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readImg'
================================================================
* Date:           Thu Apr 11 18:25:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_unroll_4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readImg  |        8|        8|         3|          2|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     27|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     96|    -|
|Register         |        -|   -|    143|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    143|    123|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_337_p2   |         +|   0|  0|  13|           5|           3|
    |or_ln12_1_fu_348_p2  |        or|   0|  0|   4|           4|           2|
    |or_ln12_2_fu_358_p2  |        or|   0|  0|   4|           4|           2|
    |or_ln12_fu_326_p2    |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  27|          18|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|    5|         10|
    |i_fu_80                      |   9|          2|    5|         10|
    |img_in_address0              |  14|          3|    4|         12|
    |img_in_address1              |  14|          3|    4|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  96|         21|   23|         55|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_fu_80                      |  5|   0|    5|          0|
    |img_inT_10_fu_124            |  8|   0|    8|          0|
    |img_inT_11_fu_128            |  8|   0|    8|          0|
    |img_inT_12_fu_132            |  8|   0|    8|          0|
    |img_inT_13_fu_136            |  8|   0|    8|          0|
    |img_inT_14_fu_140            |  8|   0|    8|          0|
    |img_inT_15_fu_144            |  8|   0|    8|          0|
    |img_inT_1_fu_88              |  8|   0|    8|          0|
    |img_inT_2_fu_92              |  8|   0|    8|          0|
    |img_inT_3_fu_96              |  8|   0|    8|          0|
    |img_inT_4_fu_100             |  8|   0|    8|          0|
    |img_inT_5_fu_104             |  8|   0|    8|          0|
    |img_inT_6_fu_108             |  8|   0|    8|          0|
    |img_inT_7_fu_112             |  8|   0|    8|          0|
    |img_inT_8_fu_116             |  8|   0|    8|          0|
    |img_inT_9_fu_120             |  8|   0|    8|          0|
    |img_inT_fu_84                |  8|   0|    8|          0|
    |tmp_reg_615                  |  1|   0|    1|          0|
    |trunc_ln12_reg_619           |  4|   0|    4|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |143|   0|  143|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|img_in_address0        |  out|    4|   ap_memory|                    img_in|         array|
|img_in_ce0             |  out|    1|   ap_memory|                    img_in|         array|
|img_in_q0              |   in|    8|   ap_memory|                    img_in|         array|
|img_in_address1        |  out|    4|   ap_memory|                    img_in|         array|
|img_in_ce1             |  out|    1|   ap_memory|                    img_in|         array|
|img_in_q1              |   in|    8|   ap_memory|                    img_in|         array|
|img_inT_15_out         |  out|    8|      ap_vld|            img_inT_15_out|       pointer|
|img_inT_15_out_ap_vld  |  out|    1|      ap_vld|            img_inT_15_out|       pointer|
|img_inT_14_out         |  out|    8|      ap_vld|            img_inT_14_out|       pointer|
|img_inT_14_out_ap_vld  |  out|    1|      ap_vld|            img_inT_14_out|       pointer|
|img_inT_13_out         |  out|    8|      ap_vld|            img_inT_13_out|       pointer|
|img_inT_13_out_ap_vld  |  out|    1|      ap_vld|            img_inT_13_out|       pointer|
|img_inT_12_out         |  out|    8|      ap_vld|            img_inT_12_out|       pointer|
|img_inT_12_out_ap_vld  |  out|    1|      ap_vld|            img_inT_12_out|       pointer|
|img_inT_11_out         |  out|    8|      ap_vld|            img_inT_11_out|       pointer|
|img_inT_11_out_ap_vld  |  out|    1|      ap_vld|            img_inT_11_out|       pointer|
|img_inT_10_out         |  out|    8|      ap_vld|            img_inT_10_out|       pointer|
|img_inT_10_out_ap_vld  |  out|    1|      ap_vld|            img_inT_10_out|       pointer|
|img_inT_9_out          |  out|    8|      ap_vld|             img_inT_9_out|       pointer|
|img_inT_9_out_ap_vld   |  out|    1|      ap_vld|             img_inT_9_out|       pointer|
|img_inT_8_out          |  out|    8|      ap_vld|             img_inT_8_out|       pointer|
|img_inT_8_out_ap_vld   |  out|    1|      ap_vld|             img_inT_8_out|       pointer|
|img_inT_7_out          |  out|    8|      ap_vld|             img_inT_7_out|       pointer|
|img_inT_7_out_ap_vld   |  out|    1|      ap_vld|             img_inT_7_out|       pointer|
|img_inT_6_out          |  out|    8|      ap_vld|             img_inT_6_out|       pointer|
|img_inT_6_out_ap_vld   |  out|    1|      ap_vld|             img_inT_6_out|       pointer|
|img_inT_5_out          |  out|    8|      ap_vld|             img_inT_5_out|       pointer|
|img_inT_5_out_ap_vld   |  out|    1|      ap_vld|             img_inT_5_out|       pointer|
|img_inT_4_out          |  out|    8|      ap_vld|             img_inT_4_out|       pointer|
|img_inT_4_out_ap_vld   |  out|    1|      ap_vld|             img_inT_4_out|       pointer|
|img_inT_3_out          |  out|    8|      ap_vld|             img_inT_3_out|       pointer|
|img_inT_3_out_ap_vld   |  out|    1|      ap_vld|             img_inT_3_out|       pointer|
|img_inT_2_out          |  out|    8|      ap_vld|             img_inT_2_out|       pointer|
|img_inT_2_out_ap_vld   |  out|    1|      ap_vld|             img_inT_2_out|       pointer|
|img_inT_1_out          |  out|    8|      ap_vld|             img_inT_1_out|       pointer|
|img_inT_1_out_ap_vld   |  out|    1|      ap_vld|             img_inT_1_out|       pointer|
|img_inT_out            |  out|    8|      ap_vld|               img_inT_out|       pointer|
|img_inT_out_ap_vld     |  out|    1|      ap_vld|               img_inT_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:12]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_inT = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 7 'alloca' 'img_inT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_inT_1 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 8 'alloca' 'img_inT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_inT_2 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 9 'alloca' 'img_inT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_inT_3 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 10 'alloca' 'img_inT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%img_inT_4 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 11 'alloca' 'img_inT_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_inT_5 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 12 'alloca' 'img_inT_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_inT_6 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 13 'alloca' 'img_inT_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_inT_7 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 14 'alloca' 'img_inT_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_inT_8 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 15 'alloca' 'img_inT_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_inT_9 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 16 'alloca' 'img_inT_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_inT_10 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 17 'alloca' 'img_inT_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_inT_11 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 18 'alloca' 'img_inT_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_inT_12 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 19 'alloca' 'img_inT_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_inT_13 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 20 'alloca' 'img_inT_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_14 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 21 'alloca' 'img_inT_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_inT_15 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 22 'alloca' 'img_inT_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 0, i5 %i" [conv2D0.cpp:12]   --->   Operation 24 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [conv2D0.cpp:12]   --->   Operation 26 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_2, i32 4" [conv2D0.cpp:12]   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %tmp, void %for.inc.split, void %for.inc12.0.preheader.exitStub" [conv2D0.cpp:12]   --->   Operation 28 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %i_2" [conv2D0.cpp:12]   --->   Operation 29 'zext' 'zext_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i5 %i_2" [conv2D0.cpp:12]   --->   Operation 30 'trunc' 'trunc_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln12 = or i4 %trunc_ln12, i4 1" [conv2D0.cpp:12]   --->   Operation 31 'or' 'or_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i4 %or_ln12" [conv2D0.cpp:12]   --->   Operation 32 'zext' 'zext_ln12_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8 %img_in, i64 0, i64 %zext_ln12" [conv2D0.cpp:15]   --->   Operation 33 'getelementptr' 'img_in_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%img_inT_16 = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 34 'load' 'img_inT_16' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img_in_addr_1 = getelementptr i8 %img_in, i64 0, i64 %zext_ln12_1" [conv2D0.cpp:15]   --->   Operation 35 'getelementptr' 'img_in_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%img_inT_17 = load i4 %img_in_addr_1" [conv2D0.cpp:15]   --->   Operation 36 'load' 'img_inT_17' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (1.88ns)   --->   "%switch_ln15 = switch i4 %trunc_ln12, void %arrayidx2.3.case.15, i4 0, void %for.inc.split.arrayidx2.3.exit_crit_edge4, i4 4, void %arrayidx2.3.case.7, i4 8, void %for.inc.split.arrayidx2.3.exit_crit_edge" [conv2D0.cpp:15]   --->   Operation 37 'switch' 'switch_ln15' <Predicate = (!tmp)> <Delay = 1.88>
ST_1 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 %i_2, i5 4" [conv2D0.cpp:12]   --->   Operation 38 'add' 'add_ln12' <Predicate = (!tmp)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %i" [conv2D0.cpp:12]   --->   Operation 39 'store' 'store_ln12' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [conv2D0.cpp:12]   --->   Operation 40 'br' 'br_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%img_inT_load = load i8 %img_inT"   --->   Operation 76 'load' 'img_inT_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%img_inT_1_load = load i8 %img_inT_1"   --->   Operation 77 'load' 'img_inT_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%img_inT_2_load = load i8 %img_inT_2"   --->   Operation 78 'load' 'img_inT_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%img_inT_3_load = load i8 %img_inT_3"   --->   Operation 79 'load' 'img_inT_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%img_inT_4_load = load i8 %img_inT_4"   --->   Operation 80 'load' 'img_inT_4_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%img_inT_5_load = load i8 %img_inT_5"   --->   Operation 81 'load' 'img_inT_5_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%img_inT_6_load = load i8 %img_inT_6"   --->   Operation 82 'load' 'img_inT_6_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%img_inT_7_load = load i8 %img_inT_7"   --->   Operation 83 'load' 'img_inT_7_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%img_inT_8_load = load i8 %img_inT_8"   --->   Operation 84 'load' 'img_inT_8_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%img_inT_9_load = load i8 %img_inT_9"   --->   Operation 85 'load' 'img_inT_9_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%img_inT_10_load = load i8 %img_inT_10"   --->   Operation 86 'load' 'img_inT_10_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%img_inT_11_load = load i8 %img_inT_11"   --->   Operation 87 'load' 'img_inT_11_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%img_inT_12_load = load i8 %img_inT_12"   --->   Operation 88 'load' 'img_inT_12_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%img_inT_13_load = load i8 %img_inT_13"   --->   Operation 89 'load' 'img_inT_13_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%img_inT_14_load = load i8 %img_inT_14"   --->   Operation 90 'load' 'img_inT_14_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%img_inT_15_load = load i8 %img_inT_15"   --->   Operation 91 'load' 'img_inT_15_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_15_out, i8 %img_inT_15_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_14_out, i8 %img_inT_14_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_13_out, i8 %img_inT_13_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_12_out, i8 %img_inT_12_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_11_out, i8 %img_inT_11_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_10_out, i8 %img_inT_10_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_9_out, i8 %img_inT_9_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_8_out, i8 %img_inT_8_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_7_out, i8 %img_inT_7_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_6_out, i8 %img_inT_6_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_5_out, i8 %img_inT_5_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_4_out, i8 %img_inT_4_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_3_out, i8 %img_inT_3_load"   --->   Operation 104 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_2_out, i8 %img_inT_2_load"   --->   Operation 105 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_1_out, i8 %img_inT_1_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_out, i8 %img_inT_load"   --->   Operation 107 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%img_inT_16 = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 41 'load' 'img_inT_16' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%img_inT_17 = load i4 %img_in_addr_1" [conv2D0.cpp:15]   --->   Operation 42 'load' 'img_inT_17' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln12_1 = or i4 %trunc_ln12, i4 2" [conv2D0.cpp:12]   --->   Operation 43 'or' 'or_ln12_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %or_ln12_1" [conv2D0.cpp:15]   --->   Operation 44 'zext' 'zext_ln15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%img_in_addr_2 = getelementptr i8 %img_in, i64 0, i64 %zext_ln15" [conv2D0.cpp:15]   --->   Operation 45 'getelementptr' 'img_in_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%img_inT_18 = load i4 %img_in_addr_2" [conv2D0.cpp:15]   --->   Operation 46 'load' 'img_inT_18' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln12_2 = or i4 %trunc_ln12, i4 3" [conv2D0.cpp:12]   --->   Operation 47 'or' 'or_ln12_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %or_ln12_2" [conv2D0.cpp:15]   --->   Operation 48 'zext' 'zext_ln15_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%img_in_addr_3 = getelementptr i8 %img_in, i64 0, i64 %zext_ln15_1" [conv2D0.cpp:15]   --->   Operation 49 'getelementptr' 'img_in_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%img_inT_19 = load i4 %img_in_addr_3" [conv2D0.cpp:15]   --->   Operation 50 'load' 'img_inT_19' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_9" [conv2D0.cpp:8]   --->   Operation 51 'store' 'store_ln8' <Predicate = (!tmp & trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_8" [conv2D0.cpp:8]   --->   Operation 52 'store' 'store_ln8' <Predicate = (!tmp & trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_5" [conv2D0.cpp:8]   --->   Operation 53 'store' 'store_ln8' <Predicate = (!tmp & trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_4" [conv2D0.cpp:8]   --->   Operation 54 'store' 'store_ln8' <Predicate = (!tmp & trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_1" [conv2D0.cpp:8]   --->   Operation 55 'store' 'store_ln8' <Predicate = (!tmp & trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT" [conv2D0.cpp:8]   --->   Operation 56 'store' 'store_ln8' <Predicate = (!tmp & trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_13" [conv2D0.cpp:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = (!tmp & trunc_ln12 != 0 & trunc_ln12 != 4 & trunc_ln12 != 8)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_12" [conv2D0.cpp:8]   --->   Operation 58 'store' 'store_ln8' <Predicate = (!tmp & trunc_ln12 != 0 & trunc_ln12 != 4 & trunc_ln12 != 8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:13]   --->   Operation 59 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [conv2D0.cpp:8]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv2D0.cpp:12]   --->   Operation 61 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (2.32ns)   --->   "%img_inT_18 = load i4 %img_in_addr_2" [conv2D0.cpp:15]   --->   Operation 62 'load' 'img_inT_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%img_inT_19 = load i4 %img_in_addr_3" [conv2D0.cpp:15]   --->   Operation 63 'load' 'img_inT_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_19, i8 %img_inT_11" [conv2D0.cpp:8]   --->   Operation 64 'store' 'store_ln8' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_18, i8 %img_inT_10" [conv2D0.cpp:8]   --->   Operation 65 'store' 'store_ln8' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.3.exit" [conv2D0.cpp:15]   --->   Operation 66 'br' 'br_ln15' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_19, i8 %img_inT_7" [conv2D0.cpp:8]   --->   Operation 67 'store' 'store_ln8' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_18, i8 %img_inT_6" [conv2D0.cpp:8]   --->   Operation 68 'store' 'store_ln8' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.3.exit" [conv2D0.cpp:15]   --->   Operation 69 'br' 'br_ln15' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_19, i8 %img_inT_3" [conv2D0.cpp:8]   --->   Operation 70 'store' 'store_ln8' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_18, i8 %img_inT_2" [conv2D0.cpp:8]   --->   Operation 71 'store' 'store_ln8' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.3.exit" [conv2D0.cpp:15]   --->   Operation 72 'br' 'br_ln15' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_19, i8 %img_inT_15" [conv2D0.cpp:8]   --->   Operation 73 'store' 'store_ln8' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 4 & trunc_ln12 != 8)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_18, i8 %img_inT_14" [conv2D0.cpp:8]   --->   Operation 74 'store' 'store_ln8' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 4 & trunc_ln12 != 8)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.3.exit" [conv2D0.cpp:15]   --->   Operation 75 'br' 'br_ln15' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 4 & trunc_ln12 != 8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ img_inT_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
img_inT               (alloca           ) [ 0110]
img_inT_1             (alloca           ) [ 0110]
img_inT_2             (alloca           ) [ 0111]
img_inT_3             (alloca           ) [ 0111]
img_inT_4             (alloca           ) [ 0110]
img_inT_5             (alloca           ) [ 0110]
img_inT_6             (alloca           ) [ 0111]
img_inT_7             (alloca           ) [ 0111]
img_inT_8             (alloca           ) [ 0110]
img_inT_9             (alloca           ) [ 0110]
img_inT_10            (alloca           ) [ 0111]
img_inT_11            (alloca           ) [ 0111]
img_inT_12            (alloca           ) [ 0110]
img_inT_13            (alloca           ) [ 0110]
img_inT_14            (alloca           ) [ 0111]
img_inT_15            (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln12            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_2                   (load             ) [ 0000]
tmp                   (bitselect        ) [ 0110]
br_ln12               (br               ) [ 0000]
zext_ln12             (zext             ) [ 0000]
trunc_ln12            (trunc            ) [ 0111]
or_ln12               (or               ) [ 0000]
zext_ln12_1           (zext             ) [ 0000]
img_in_addr           (getelementptr    ) [ 0010]
img_in_addr_1         (getelementptr    ) [ 0010]
switch_ln15           (switch           ) [ 0000]
add_ln12              (add              ) [ 0000]
store_ln12            (store            ) [ 0000]
br_ln12               (br               ) [ 0000]
img_inT_16            (load             ) [ 0000]
img_inT_17            (load             ) [ 0000]
or_ln12_1             (or               ) [ 0000]
zext_ln15             (zext             ) [ 0000]
img_in_addr_2         (getelementptr    ) [ 0101]
or_ln12_2             (or               ) [ 0000]
zext_ln15_1           (zext             ) [ 0000]
img_in_addr_3         (getelementptr    ) [ 0101]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
specpipeline_ln13     (specpipeline     ) [ 0000]
speclooptripcount_ln8 (speclooptripcount) [ 0000]
specloopname_ln12     (specloopname     ) [ 0000]
img_inT_18            (load             ) [ 0000]
img_inT_19            (load             ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
br_ln15               (br               ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
br_ln15               (br               ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
br_ln15               (br               ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln8             (store            ) [ 0000]
br_ln15               (br               ) [ 0000]
img_inT_load          (load             ) [ 0000]
img_inT_1_load        (load             ) [ 0000]
img_inT_2_load        (load             ) [ 0000]
img_inT_3_load        (load             ) [ 0000]
img_inT_4_load        (load             ) [ 0000]
img_inT_5_load        (load             ) [ 0000]
img_inT_6_load        (load             ) [ 0000]
img_inT_7_load        (load             ) [ 0000]
img_inT_8_load        (load             ) [ 0000]
img_inT_9_load        (load             ) [ 0000]
img_inT_10_load       (load             ) [ 0000]
img_inT_11_load       (load             ) [ 0000]
img_inT_12_load       (load             ) [ 0000]
img_inT_13_load       (load             ) [ 0000]
img_inT_14_load       (load             ) [ 0000]
img_inT_15_load       (load             ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_inT_15_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_15_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_inT_14_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_14_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_inT_13_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_13_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_inT_12_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_12_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_inT_11_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_11_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_inT_10_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_10_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_inT_9_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_9_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_inT_8_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_8_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_inT_7_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_7_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_inT_6_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_6_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_inT_5_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_5_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_inT_4_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_4_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="img_inT_3_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_3_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="img_inT_2_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_2_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="img_inT_1_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_1_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="img_inT_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="img_inT_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="img_inT_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="img_inT_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="img_inT_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="img_inT_4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="img_inT_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="img_inT_6_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_6/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="img_inT_7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_7/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_inT_8_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_8/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="img_inT_9_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_9/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="img_inT_10_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_10/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="img_inT_11_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_11/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_inT_12_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_12/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="img_inT_13_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_13/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="img_inT_14_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_14/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="img_inT_15_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_15/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln0_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln0_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln0_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln0_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln0_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln0_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln0_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln0_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln0_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln0_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln0_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln0_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="write_ln0_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="img_in_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="0"/>
<pin id="272" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="273" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
<pin id="275" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_16/1 img_inT_17/1 img_inT_18/2 img_inT_19/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="img_in_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="img_in_addr_2_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="img_in_addr_3_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr_3/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln12_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_2_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln12_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln12_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln12_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln12_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln12_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln12_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln12_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln15_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln12_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln15_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln8_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln8_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln8_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln8_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="1"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln8_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="1"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln8_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="1"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln8_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="1"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln8_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="1"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln8_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="2"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln8_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="2"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln8_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="2"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln8_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="2"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln8_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="2"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln8_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="2"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln8_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="2"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln8_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="2"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="img_inT_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_load/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="img_inT_1_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_1_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="img_inT_2_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_2_load/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="img_inT_3_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_3_load/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="img_inT_4_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_4_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="img_inT_5_load_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_5_load/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="img_inT_6_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_6_load/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="img_inT_7_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_7_load/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="img_inT_8_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_8_load/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="img_inT_9_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_9_load/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="img_inT_10_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_10_load/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="img_inT_11_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_11_load/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="img_inT_12_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_12_load/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="img_inT_13_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_13_load/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="img_inT_14_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_14_load/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="img_inT_15_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_15_load/1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="i_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="519" class="1005" name="img_inT_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT "/>
</bind>
</comp>

<comp id="525" class="1005" name="img_inT_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="img_inT_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="img_inT_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="img_inT_4_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_4 "/>
</bind>
</comp>

<comp id="549" class="1005" name="img_inT_5_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_5 "/>
</bind>
</comp>

<comp id="555" class="1005" name="img_inT_6_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_6 "/>
</bind>
</comp>

<comp id="561" class="1005" name="img_inT_7_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_7 "/>
</bind>
</comp>

<comp id="567" class="1005" name="img_inT_8_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_8 "/>
</bind>
</comp>

<comp id="573" class="1005" name="img_inT_9_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_9 "/>
</bind>
</comp>

<comp id="579" class="1005" name="img_inT_10_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_10 "/>
</bind>
</comp>

<comp id="585" class="1005" name="img_inT_11_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_11 "/>
</bind>
</comp>

<comp id="591" class="1005" name="img_inT_12_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_12 "/>
</bind>
</comp>

<comp id="597" class="1005" name="img_inT_13_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_13 "/>
</bind>
</comp>

<comp id="603" class="1005" name="img_inT_14_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_14 "/>
</bind>
</comp>

<comp id="609" class="1005" name="img_inT_15_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_15 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="619" class="1005" name="trunc_ln12_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="625" class="1005" name="img_in_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="1"/>
<pin id="627" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="img_in_addr_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="1"/>
<pin id="632" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="img_in_addr_2_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr_2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="img_in_addr_3_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="1"/>
<pin id="642" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="78" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="78" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="78" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="78" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="78" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="78" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="78" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="276"><net_src comp="260" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="290"><net_src comp="0" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="306" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="325"><net_src comp="306" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="341"><net_src comp="306" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="372"><net_src comp="267" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="267" pin="7"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="267" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="267" pin="7"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="267" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="267" pin="7"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="267" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="267" pin="7"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="267" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="267" pin="7"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="267" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="267" pin="7"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="267" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="267" pin="7"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="267" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="267" pin="7"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="515"><net_src comp="80" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="522"><net_src comp="84" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="528"><net_src comp="88" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="534"><net_src comp="92" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="540"><net_src comp="96" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="546"><net_src comp="100" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="552"><net_src comp="104" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="558"><net_src comp="108" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="564"><net_src comp="112" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="570"><net_src comp="116" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="576"><net_src comp="120" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="582"><net_src comp="124" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="588"><net_src comp="128" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="594"><net_src comp="132" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="600"><net_src comp="136" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="606"><net_src comp="140" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="612"><net_src comp="144" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="618"><net_src comp="309" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="322" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="628"><net_src comp="260" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="633"><net_src comp="277" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="638"><net_src comp="285" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="643"><net_src comp="293" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="267" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_in | {}
	Port: img_inT_15_out | {1 }
	Port: img_inT_14_out | {1 }
	Port: img_inT_13_out | {1 }
	Port: img_inT_12_out | {1 }
	Port: img_inT_11_out | {1 }
	Port: img_inT_10_out | {1 }
	Port: img_inT_9_out | {1 }
	Port: img_inT_8_out | {1 }
	Port: img_inT_7_out | {1 }
	Port: img_inT_6_out | {1 }
	Port: img_inT_5_out | {1 }
	Port: img_inT_4_out | {1 }
	Port: img_inT_3_out | {1 }
	Port: img_inT_2_out | {1 }
	Port: img_inT_1_out | {1 }
	Port: img_inT_out | {1 }
 - Input state : 
	Port: conv2D0_Pipeline_readImg : img_in | {1 2 3 }
  - Chain level:
	State 1
		store_ln12 : 1
		i_2 : 1
		tmp : 2
		br_ln12 : 3
		zext_ln12 : 2
		trunc_ln12 : 2
		or_ln12 : 3
		zext_ln12_1 : 3
		img_in_addr : 3
		img_inT_16 : 4
		img_in_addr_1 : 4
		img_inT_17 : 5
		switch_ln15 : 3
		add_ln12 : 2
		store_ln12 : 3
		img_inT_load : 1
		img_inT_1_load : 1
		img_inT_2_load : 1
		img_inT_3_load : 1
		img_inT_4_load : 1
		img_inT_5_load : 1
		img_inT_6_load : 1
		img_inT_7_load : 1
		img_inT_8_load : 1
		img_inT_9_load : 1
		img_inT_10_load : 1
		img_inT_11_load : 1
		img_inT_12_load : 1
		img_inT_13_load : 1
		img_inT_14_load : 1
		img_inT_15_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		img_in_addr_2 : 1
		img_inT_18 : 2
		img_in_addr_3 : 1
		img_inT_19 : 2
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
	State 3
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln12_fu_337    |    0    |    13   |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_148 |    0    |    0    |
|          | write_ln0_write_fu_155 |    0    |    0    |
|          | write_ln0_write_fu_162 |    0    |    0    |
|          | write_ln0_write_fu_169 |    0    |    0    |
|          | write_ln0_write_fu_176 |    0    |    0    |
|          | write_ln0_write_fu_183 |    0    |    0    |
|          | write_ln0_write_fu_190 |    0    |    0    |
|   write  | write_ln0_write_fu_197 |    0    |    0    |
|          | write_ln0_write_fu_204 |    0    |    0    |
|          | write_ln0_write_fu_211 |    0    |    0    |
|          | write_ln0_write_fu_218 |    0    |    0    |
|          | write_ln0_write_fu_225 |    0    |    0    |
|          | write_ln0_write_fu_232 |    0    |    0    |
|          | write_ln0_write_fu_239 |    0    |    0    |
|          | write_ln0_write_fu_246 |    0    |    0    |
|          | write_ln0_write_fu_253 |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_309       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln12_fu_317    |    0    |    0    |
|   zext   |   zext_ln12_1_fu_332   |    0    |    0    |
|          |    zext_ln15_fu_353    |    0    |    0    |
|          |   zext_ln15_1_fu_363   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln12_fu_322   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     or_ln12_fu_326     |    0    |    0    |
|    or    |    or_ln12_1_fu_348    |    0    |    0    |
|          |    or_ln12_2_fu_358    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    13   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_512      |    5   |
|  img_inT_10_reg_579 |    8   |
|  img_inT_11_reg_585 |    8   |
|  img_inT_12_reg_591 |    8   |
|  img_inT_13_reg_597 |    8   |
|  img_inT_14_reg_603 |    8   |
|  img_inT_15_reg_609 |    8   |
|  img_inT_1_reg_525  |    8   |
|  img_inT_2_reg_531  |    8   |
|  img_inT_3_reg_537  |    8   |
|  img_inT_4_reg_543  |    8   |
|  img_inT_5_reg_549  |    8   |
|  img_inT_6_reg_555  |    8   |
|  img_inT_7_reg_561  |    8   |
|  img_inT_8_reg_567  |    8   |
|  img_inT_9_reg_573  |    8   |
|   img_inT_reg_519   |    8   |
|img_in_addr_1_reg_630|    4   |
|img_in_addr_2_reg_635|    4   |
|img_in_addr_3_reg_640|    4   |
| img_in_addr_reg_625 |    4   |
|     tmp_reg_615     |    1   |
|  trunc_ln12_reg_619 |    4   |
+---------------------+--------+
|        Total        |   154  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_267 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_267 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  3.6532 ||    40   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   13   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   40   |
|  Register |    -   |   154  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   154  |   53   |
+-----------+--------+--------+--------+
