

================================================================
== Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_6_2'
================================================================
* Date:           Thu May 15 15:32:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       25|        ?|  0.250 us|         ?|   18|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_2  |       23|        ?|        24|          9|          1|  1 ~ ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 9, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.89>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_7"   --->   Operation 28 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_3"   --->   Operation 29 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_4"   --->   Operation 30 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_6"   --->   Operation 31 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read"   --->   Operation 32 'read' 'gmem_addr_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_8"   --->   Operation 33 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_1"   --->   Operation 34 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_5"   --->   Operation 35 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_2"   --->   Operation 36 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln5_2_read = read i45 @_ssdm_op_Read.ap_auto.i45, i45 %zext_ln5_2"   --->   Operation 38 'read' 'zext_ln5_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln6_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln6"   --->   Operation 39 'read' 'sext_ln6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub2_i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sub2_i"   --->   Operation 40 'read' 'sub2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln5_2_cast = zext i45 %zext_ln5_2_read"   --->   Operation 41 'zext' 'zext_ln5_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln6_cast = sext i62 %sext_ln6_read"   --->   Operation 42 'sext' 'sext_ln6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 9402976, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln6 = store i31 0, i31 %j" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 44 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_9_3.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 46 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.52ns)   --->   "%icmp_ln6 = icmp_eq  i31 %j_1, i31 %sub2_i_read" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 48 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.52ns)   --->   "%add_ln11_3 = add i31 %j_1, i31 1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 50 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %VITIS_LOOP_9_3.i.split, void %for.inc32.i.loopexit.exitStub" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 51 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %j_1, i2 0" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i33 %shl_ln" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 53 'zext' 'zext_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_7 = add i64 %zext_ln11, i64 %input_r_read" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 54 'add' 'add_ln11_7' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i64 %add_ln11_7, i64 %zext_ln5_2_cast" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 55 'add' 'add_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11_2, i32 2, i32 63" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i62 %trunc_ln" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 57 'sext' 'sext_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 58 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln6 = store i31 %add_ln11_3, i31 %j" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 59 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i33 %shl_ln" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 60 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.52ns)   --->   "%add_ln11_4 = add i64 %zext_ln5_2_cast, i64 %input_r_read" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 61 'add' 'add_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.59ns)   --->   "%add_ln11_5 = add i34 %zext_ln11_1, i34 17056" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 62 'add' 'add_ln11_5' <Predicate = (!icmp_ln6)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i34 %add_ln11_5" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 63 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.52ns)   --->   "%add_ln11 = add i64 %zext_ln11_2, i64 %add_ln11_4" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 64 'add' 'add_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.59ns)   --->   "%add_ln11_6 = add i34 %zext_ln11_1, i34 8528" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 65 'add' 'add_ln11_6' <Predicate = (!icmp_ln6)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i34 %add_ln11_6" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 66 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (3.52ns)   --->   "%add_ln11_1 = add i64 %zext_ln11_3, i64 %add_ln11_4" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 67 'add' 'add_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 68 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11_1, i32 2, i32 63" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 69 'partselect' 'trunc_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i62 %trunc_ln11_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 70 'sext' 'sext_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln11_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 71 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11, i32 2, i32 63" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 72 'partselect' 'trunc_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln11_2 = sext i62 %trunc_ln11_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 73 'sext' 'sext_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln11_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 74 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 75 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 75 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 76 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 76 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 77 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 77 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 78 [8/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 78 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 79 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 79 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 80 [7/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 80 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 81 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 81 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 82 [6/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 82 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 83 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 84 [5/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 84 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 85 [8/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 85 'readreq' 'empty_27' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 86 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 86 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 87 [4/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 87 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 88 [7/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 88 'readreq' 'empty_27' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 89 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 89 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 90 [3/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 90 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 91 [6/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 91 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 92 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 92 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 93 [2/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 93 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 94 [5/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 94 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 95 [2/2] (6.91ns)   --->   "%mul_ln11_4 = mul i32 %gmem_addr_1_read, i32 %gmem_addr_read11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 95 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 96 'read' 'gmem_addr_1_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 97 [1/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 97 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 98 [4/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 98 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [2/2] (6.91ns)   --->   "%mul_ln11_2 = mul i32 %gmem_addr_1_read_1, i32 %gmem_addr_read_14" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 99 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln11_4 = mul i32 %gmem_addr_1_read, i32 %gmem_addr_read11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 100 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 101 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 101 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 102 [3/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 102 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 103 [2/2] (6.91ns)   --->   "%mul_ln11 = mul i32 %gmem_addr_1_read_2, i32 %gmem_addr_read_16" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 103 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/2] (6.91ns)   --->   "%mul_ln11_2 = mul i32 %gmem_addr_1_read_1, i32 %gmem_addr_read_14" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 104 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 105 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 105 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 106 [2/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 106 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 107 [1/2] (6.91ns)   --->   "%mul_ln11 = mul i32 %gmem_addr_1_read_2, i32 %gmem_addr_read_16" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 107 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [2/2] (6.91ns)   --->   "%mul_ln11_7 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_read_10" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 108 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln11_8 = add i32 %mul_ln11_2, i32 %mul_ln11_4" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 109 'add' 'add_ln11_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 110 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 110 'read' 'gmem_addr_2_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 111 [1/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 111 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 112 [2/2] (6.91ns)   --->   "%mul_ln11_6 = mul i32 %gmem_addr_2_read_1, i32 %gmem_addr_read_11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 112 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/2] (6.91ns)   --->   "%mul_ln11_7 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_read_10" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 113 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln6)> <Delay = 1.58>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 114 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 114 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 115 [2/2] (6.91ns)   --->   "%mul_ln11_1 = mul i32 %gmem_addr_2_read_2, i32 %gmem_addr_read_15" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 115 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/2] (6.91ns)   --->   "%mul_ln11_6 = mul i32 %gmem_addr_2_read_1, i32 %gmem_addr_read_11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 116 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln11_9 = add i32 %mul_ln11, i32 %mul_ln11_7" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 117 'add' 'add_ln11_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 118 'read' 'gmem_addr_3_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 119 [1/2] (6.91ns)   --->   "%mul_ln11_1 = mul i32 %gmem_addr_2_read_2, i32 %gmem_addr_read_15" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 119 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [2/2] (6.91ns)   --->   "%mul_ln11_5 = mul i32 %gmem_addr_3_read, i32 %gmem_addr_read_12" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 120 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 121 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 121 'read' 'gmem_addr_3_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 122 [1/2] (6.91ns)   --->   "%mul_ln11_5 = mul i32 %gmem_addr_3_read, i32 %gmem_addr_read_12" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 122 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 123 [2/2] (6.91ns)   --->   "%mul_ln11_8 = mul i32 %gmem_addr_3_read_1, i32 %gmem_addr_read_9" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 123 'mul' 'mul_ln11_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 124 [2/2] (6.91ns)   --->   "%mul_ln11_3 = mul i32 %gmem_addr_3_read_2, i32 %gmem_addr_read_13" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 124 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/2] (6.91ns)   --->   "%mul_ln11_8 = mul i32 %gmem_addr_3_read_1, i32 %gmem_addr_read_9" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 125 'mul' 'mul_ln11_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 126 [1/2] (6.91ns)   --->   "%mul_ln11_3 = mul i32 %gmem_addr_3_read_2, i32 %gmem_addr_read_13" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 126 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.37>
ST_21 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_12 = add i32 %mul_ln11_8, i32 %mul_ln11_3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 127 'add' 'add_ln11_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 128 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_13 = add i32 %add_ln11_12, i32 %mul_ln11_5" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 128 'add' 'add_ln11_13' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.37>
ST_22 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_11 = add i32 %mul_ln11_6, i32 %mul_ln11_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 129 'add' 'add_ln11_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 130 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_14 = add i32 %add_ln11_13, i32 %add_ln11_11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 130 'add' 'add_ln11_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 4.37>
ST_23 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_10 = add i32 %add_ln11_9, i32 %add_ln11_8" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 131 'add' 'add_ln11_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 132 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln11_14, i32 %add_ln11_10" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 132 'add' 'sum' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln6_cast" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/HLS.c:7->Include/HLS.c:93]   --->   Operation 134 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 135 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (7.30ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sum, i4 15" [Include/HLS.c:14->Include/HLS.c:93]   --->   Operation 136 'write' 'write_ln14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln6 = br void %VITIS_LOOP_9_3.i" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 137 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.895ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln6', Include/HLS.c:6->Include/HLS.c:93) of constant 0 on local variable 'j', Include/HLS.c:6->Include/HLS.c:93 [32]  (1.588 ns)
	'load' operation 31 bit ('j', Include/HLS.c:11->Include/HLS.c:93) on local variable 'j', Include/HLS.c:6->Include/HLS.c:93 [35]  (0.000 ns)
	'add' operation 64 bit ('add_ln11_7', Include/HLS.c:11->Include/HLS.c:93) [55]  (0.000 ns)
	'add' operation 64 bit ('add_ln11_2', Include/HLS.c:11->Include/HLS.c:93) [56]  (5.307 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [60]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [60]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [60]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [60]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [60]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [60]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [60]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [60]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [61]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [62]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [63]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [68]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_1', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [69]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [70]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [75]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_1', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [76]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) [77]  (7.300 ns)

 <State 19>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln11_3', Include/HLS.c:11->Include/HLS.c:93) [81]  (6.912 ns)

 <State 20>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln11_3', Include/HLS.c:11->Include/HLS.c:93) [81]  (6.912 ns)

 <State 21>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_12', Include/HLS.c:11->Include/HLS.c:93) [91]  (0.000 ns)
	'add' operation 32 bit ('add_ln11_13', Include/HLS.c:11->Include/HLS.c:93) [92]  (4.371 ns)

 <State 22>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_11', Include/HLS.c:11->Include/HLS.c:93) [90]  (0.000 ns)
	'add' operation 32 bit ('add_ln11_14', Include/HLS.c:11->Include/HLS.c:93) [93]  (4.371 ns)

 <State 23>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_10', Include/HLS.c:11->Include/HLS.c:93) [89]  (0.000 ns)
	'add' operation 32 bit ('sum', Include/HLS.c:11->Include/HLS.c:93) [94]  (4.371 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', Include/HLS.c:6->Include/HLS.c:93) [42]  (0.000 ns)
	bus write operation ('write_ln14', Include/HLS.c:14->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:14->Include/HLS.c:93) [95]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
