Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 13 15:32:58 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_ledLight_timing_summary_routed.rpt -pb top_ledLight_timing_summary_routed.pb -rpx top_ledLight_timing_summary_routed.rpx -warn_on_violation
| Design       : top_ledLight
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.732        0.000                      0                   70        0.293        0.000                      0                   70        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.732        0.000                      0                   70        0.293        0.000                      0                   70        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 2.396ns (45.615%)  route 2.857ns (54.385%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  downButton/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    downButton/r_counter_reg[20]_i_1__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  downButton/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.062    downButton/r_counter_reg[24]_i_1__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.396 r  downButton/r_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.396    downButton/r_counter_reg[28]_i_1__0_n_6
    SLICE_X4Y25          FDCE                                         r  downButton/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.841    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  downButton/r_counter_reg[29]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.062    15.128    downButton/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.375ns (45.396%)  route 2.857ns (54.604%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  downButton/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    downButton/r_counter_reg[20]_i_1__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  downButton/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.062    downButton/r_counter_reg[24]_i_1__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.375 r  downButton/r_counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.375    downButton/r_counter_reg[28]_i_1__0_n_4
    SLICE_X4Y25          FDCE                                         r  downButton/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.841    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  downButton/r_counter_reg[31]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.062    15.128    downButton/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.301ns (44.613%)  route 2.857ns (55.387%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  downButton/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    downButton/r_counter_reg[20]_i_1__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  downButton/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.062    downButton/r_counter_reg[24]_i_1__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.301 r  downButton/r_counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.301    downButton/r_counter_reg[28]_i_1__0_n_5
    SLICE_X4Y25          FDCE                                         r  downButton/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.841    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  downButton/r_counter_reg[30]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.062    15.128    downButton/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.285ns (44.441%)  route 2.857ns (55.559%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  downButton/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    downButton/r_counter_reg[20]_i_1__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  downButton/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.062    downButton/r_counter_reg[24]_i_1__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.285 r  downButton/r_counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.285    downButton/r_counter_reg[28]_i_1__0_n_7
    SLICE_X4Y25          FDCE                                         r  downButton/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.841    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  downButton/r_counter_reg[28]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.062    15.128    downButton/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.282ns (44.486%)  route 2.848ns (55.514%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  downButton/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    downButton/r_counter_reg[20]_i_1__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.273 r  downButton/r_counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.273    downButton/r_counter_reg[24]_i_1__0_n_6
    SLICE_X4Y24          FDCE                                         r  downButton/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.841    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  downButton/r_counter_reg[25]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.062    15.141    downButton/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.261ns (44.258%)  route 2.848ns (55.742%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  downButton/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    downButton/r_counter_reg[20]_i_1__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.252 r  downButton/r_counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.252    downButton/r_counter_reg[24]_i_1__0_n_4
    SLICE_X4Y24          FDCE                                         r  downButton/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.841    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  downButton/r_counter_reg[27]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.062    15.141    downButton/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 2.187ns (43.439%)  route 2.848ns (56.561%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  downButton/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    downButton/r_counter_reg[20]_i_1__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.178 r  downButton/r_counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.178    downButton/r_counter_reg[24]_i_1__0_n_5
    SLICE_X4Y24          FDCE                                         r  downButton/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.841    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  downButton/r_counter_reg[26]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.062    15.141    downButton/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 2.171ns (43.258%)  route 2.848ns (56.742%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  downButton/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    downButton/r_counter_reg[20]_i_1__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.162 r  downButton/r_counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.162    downButton/r_counter_reg[24]_i_1__0_n_7
    SLICE_X4Y24          FDCE                                         r  downButton/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.841    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  downButton/r_counter_reg[24]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.062    15.141    downButton/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.168ns (43.224%)  route 2.848ns (56.776%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.159 r  downButton/r_counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.159    downButton/r_counter_reg[20]_i_1__0_n_6
    SLICE_X4Y23          FDCE                                         r  downButton/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502    14.843    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  downButton/r_counter_reg[21]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.062    15.143    downButton/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 downButton/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.147ns (42.986%)  route 2.848ns (57.014%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.622     5.143    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  downButton/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  downButton/r_counter_reg[10]/Q
                         net (fo=6, routed)           0.982     6.581    downButton/r_counter_reg[10]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     6.705 r  downButton/r_counter[0]_i_9/O
                         net (fo=1, routed)           0.809     7.515    downButton/r_counter[0]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.639 f  downButton/r_counter[0]_i_8__0/O
                         net (fo=18, routed)          1.056     8.695    downButton/r_counter[0]_i_8__0_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.819 r  downButton/r_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.819    downButton/r_counter[0]_i_5__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.369 r  downButton/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    downButton/r_counter_reg[0]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  downButton/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    downButton/r_counter_reg[4]_i_1__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  downButton/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    downButton/r_counter_reg[8]_i_1__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  downButton/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    downButton/r_counter_reg[12]_i_1__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  downButton/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    downButton/r_counter_reg[16]_i_1__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.138 r  downButton/r_counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.138    downButton/r_counter_reg[20]_i_1__0_n_4
    SLICE_X4Y23          FDCE                                         r  downButton/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502    14.843    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  downButton/r_counter_reg[23]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.062    15.143    downButton/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  5.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 downButton/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  downButton/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  downButton/r_counter_reg[18]/Q
                         net (fo=3, routed)           0.146     1.753    downButton/r_counter_reg[18]
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  downButton/r_counter[16]_i_3__0/O
                         net (fo=1, routed)           0.000     1.798    downButton/r_counter[16]_i_3__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.864 r  downButton/r_counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.864    downButton/r_counter_reg[16]_i_1__0_n_5
    SLICE_X4Y22          FDCE                                         r  downButton/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  downButton/r_counter_reg[18]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.105     1.571    downButton/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 upButton/r_button_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Light/FSM_sequential_curState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.185ns (45.574%)  route 0.221ns (54.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.469    upButton/i_clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  upButton/r_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  upButton/r_button_reg/Q
                         net (fo=2, routed)           0.221     1.831    FSM_Light/w_upButton
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.044     1.875 r  FSM_Light/FSM_sequential_curState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    FSM_Light/nextState[1]
    SLICE_X0Y20          FDCE                                         r  FSM_Light/FSM_sequential_curState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    FSM_Light/i_clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  FSM_Light/FSM_sequential_curState_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.107     1.576    FSM_Light/FSM_sequential_curState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 downButton/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.252ns (59.135%)  route 0.174ns (40.865%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  downButton/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  downButton/r_counter_reg[14]/Q
                         net (fo=19, routed)          0.174     1.781    downButton/r_counter_reg[14]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  downButton/r_counter[20]_i_3__0/O
                         net (fo=1, routed)           0.000     1.826    downButton/r_counter[20]_i_3__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.892 r  downButton/r_counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.892    downButton/r_counter_reg[20]_i_1__0_n_5
    SLICE_X4Y23          FDCE                                         r  downButton/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.849     1.976    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  downButton/r_counter_reg[22]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.105     1.582    downButton/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 downButton/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.494%)  route 0.174ns (40.506%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  downButton/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  downButton/r_counter_reg[14]/Q
                         net (fo=19, routed)          0.174     1.781    downButton/r_counter_reg[14]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  downButton/r_counter[20]_i_5__0/O
                         net (fo=1, routed)           0.000     1.826    downButton/r_counter[20]_i_5__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  downButton/r_counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.896    downButton/r_counter_reg[20]_i_1__0_n_7
    SLICE_X4Y23          FDCE                                         r  downButton/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.849     1.976    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  downButton/r_counter_reg[20]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.105     1.582    downButton/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 upButton/r_button_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Light/FSM_sequential_curState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.708%)  route 0.221ns (54.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.469    upButton/i_clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  upButton/r_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  upButton/r_button_reg/Q
                         net (fo=2, routed)           0.221     1.831    FSM_Light/w_upButton
    SLICE_X0Y20          LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  FSM_Light/FSM_sequential_curState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    FSM_Light/nextState[0]
    SLICE_X0Y20          FDCE                                         r  FSM_Light/FSM_sequential_curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    FSM_Light/i_clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  FSM_Light/FSM_sequential_curState_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.091     1.560    FSM_Light/FSM_sequential_curState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 upButton/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButton/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    upButton/i_clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  upButton/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  upButton/r_counter_reg[4]/Q
                         net (fo=3, routed)           0.168     1.779    upButton/r_counter_reg[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  upButton/r_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.824    upButton/r_counter[4]_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  upButton/r_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    upButton/r_counter_reg[4]_i_1_n_7
    SLICE_X3Y19          FDCE                                         r  upButton/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    upButton/i_clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  upButton/r_counter_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    upButton/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 downButton/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downButton/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.167%)  route 0.146ns (33.833%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  downButton/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  downButton/r_counter_reg[18]/Q
                         net (fo=3, routed)           0.146     1.753    downButton/r_counter_reg[18]
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  downButton/r_counter[16]_i_3__0/O
                         net (fo=1, routed)           0.000     1.798    downButton/r_counter[16]_i_3__0_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.897 r  downButton/r_counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    downButton/r_counter_reg[16]_i_1__0_n_4
    SLICE_X4Y22          FDCE                                         r  downButton/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    downButton/i_clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  downButton/r_counter_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.105     1.571    downButton/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 upButton/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButton/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.471    upButton/i_clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  upButton/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  upButton/r_counter_reg[3]/Q
                         net (fo=3, routed)           0.182     1.795    upButton/r_counter_reg[3]
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  upButton/r_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.840    upButton/r_counter[0]_i_3_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  upButton/r_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    upButton/r_counter_reg[0]_i_1_n_4
    SLICE_X3Y18          FDCE                                         r  upButton/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.857     1.984    upButton/i_clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  upButton/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    upButton/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 upButton/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButton/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    upButton/i_clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  upButton/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  upButton/r_counter_reg[7]/Q
                         net (fo=4, routed)           0.182     1.794    upButton/r_counter_reg[7]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  upButton/r_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.839    upButton/r_counter[4]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.902 r  upButton/r_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    upButton/r_counter_reg[4]_i_1_n_4
    SLICE_X3Y19          FDCE                                         r  upButton/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    upButton/i_clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  upButton/r_counter_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    upButton/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 upButton/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButton/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.469    upButton/i_clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  upButton/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  upButton/r_counter_reg[11]/Q
                         net (fo=3, routed)           0.182     1.793    upButton/r_counter_reg[11]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  upButton/r_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.838    upButton/r_counter[8]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.901 r  upButton/r_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    upButton/r_counter_reg[8]_i_1_n_4
    SLICE_X3Y20          FDCE                                         r  upButton/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    upButton/i_clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  upButton/r_counter_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    upButton/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    FSM_Light/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    FSM_Light/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20    downButton/r_button_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    downButton/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    downButton/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    downButton/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    downButton/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    downButton/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    downButton/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    FSM_Light/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    FSM_Light/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    downButton/r_button_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    downButton/r_button_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    downButton/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    downButton/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    downButton/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    downButton/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    downButton/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    downButton/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    downButton/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    downButton/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    downButton/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    downButton/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    downButton/r_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    downButton/r_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    downButton/r_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    downButton/r_counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    downButton/r_counter_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    downButton/r_counter_reg[25]/C



