# Whatâ€™s Up, Iâ€™m Freddy! âœŒï¸

<p align="center">
  <img src="Assets/Mountain.jpg" alt="Banner" style="width:100%; max-height:280px; object-fit: cover;" />
</p>

## ğŸ“ About Me  
ğŸ“ 4th-Year Computer Engineering Student @ uOttawa â€” graduating Dec 2025  
ğŸ§  Passionate about intelligent systems, optimization, and analytics  
ğŸ“ˆ Metrics-driven developer: define KPIs â†’ iterate â†’ watch performance climb  
â™Ÿï¸ğŸ€ Big on chess and basketball (especially stats/analytics)

### ğŸ› ï¸ I Worked at  
[![Larus Technologies](https://img.shields.io/badge/Larus_Technologies-Data_Science_&_MLOps-green?style=flat)](https://www.larus.com/)
[![Canadian Centre for Cyber Security](https://img.shields.io/badge/Canadian_Centre_for_Cyber_Security-Software_Dev-purple?style=flat)](https://cyber.gc.ca/en/)

### ğŸ”— Connect with Me  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/frederick-wilson-andrews/)
[![Email](https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail)](mailto:Freddywandrews@gmail.com)

## ğŸ”§ Tech Stack  
![C++](https://img.shields.io/badge/C++-004482?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![Java](https://img.shields.io/badge/Java-ED8B00?style=for-the-badge&logo=openjdk&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-3671A7?style=for-the-badge&logo=hdl&logoColor=white)
![Bash](https://img.shields.io/badge/Bash-121011?style=for-the-badge&logo=gnu-bash&logoColor=white)
![SQL](https://img.shields.io/badge/SQL-336791?style=for-the-badge&logo=postgresql&logoColor=white)
![scikit-learn](https://img.shields.io/badge/scikit--learn-F7931E?style=for-the-badge&logo=scikitlearn&logoColor=white)
![Pandas](https://img.shields.io/badge/Pandas-150458?style=for-the-badge&logo=pandas&logoColor=white)
![NumPy](https://img.shields.io/badge/NumPy-013243?style=for-the-badge&logo=numpy&logoColor=white)
![OpenCV](https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge&logo=opencv&logoColor=white)
![Kubeflow](https://img.shields.io/badge/Kubeflow-326CE5?style=for-the-badge&logo=kubeflow&logoColor=white)
![Google Cloud](https://img.shields.io/badge/Google_Cloud-4285F4?style=for-the-badge&logo=googlecloud&logoColor=white)
![Microsoft Azure](https://img.shields.io/badge/Azure-0078D4?style=for-the-badge&logo=microsoftazure&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-000000?style=for-the-badge&logo=linux&logoColor=white)
![LaTeX](https://img.shields.io/badge/LaTeX-008080?style=for-the-badge&logo=latex&logoColor=white)

## ğŸ› ï¸ Featured Projects

â™Ÿï¸ [**FreddyyBot Chess Engine**](https://github.com/FreddyyAndrews/FreddyyBot)  
Custom move generation and evaluation; >300k nodes/sec traversal with targeted pruning and testing harnesses to track Elo and regression vs. puzzle suites.  
ğŸ–¥ï¸ C++, Testing Harness, Performance Engineering

![Demo](Assets/README_CHESS_GIF.gif)

ğŸ€ [**NBA MVP Predictor**](https://github.com/FreddyyAndrews/NBA-MVP-Predictor)  
scikit-learn regressions on historical stats to predict MVP outcomes; feature engineering + model comparison with cross-validation.  
ğŸ–¥ï¸ Python, scikit-learn, pandas

ğŸš [**TAILS Embedded System**](https://github.com/FreddyyAndrews/TAILS-Embedded)  
Edge AI object detection and mapping for park rangers; YOLOv8s on Hailo 8L with 4K tiling for small object boosts; integrated UART/SPI with GPS (Quectel L76K) and LoRa (SX1262).  
ğŸ–¥ï¸ Python, OpenCV, Edge AI, UART/SPI, LoRa, Raspberry Pi

ğŸ—ï¸ **Pipelined RISC Processor with Hazard Detection**
Structurally implemented RISC in VHDL; arithmetic, branching, jumps, memory ops; custom hazard detection for data/control hazards.  
ğŸ–¥ï¸ VHDL, Quartus, FPGA

ğŸš¦ [**Traffic Light Control System (UART Debuggable)**](https://github.com/FreddyyAndrews/Traffic-Light-Control-System-With-UART)  
Gate-level VHDL FSM with real hardware inputs; UART 9600 for live logging; synthesized on Cyclone IV DE2-115.  
ğŸ–¥ï¸ VHDL, FPGA, UART

## ğŸ¤ Community Involvement
[![IEEE uOttawa](https://img.shields.io/badge/IEEE_uOttawa-Treasurer-1A3E8C?style=flat&logo=ieee&logoColor=white)](https://www.linkedin.com/company/ieee-university-of-ottawa-student-branch/)
[![WIE uOttawa](https://img.shields.io/badge/WIE_uOttawa-Treasurer-7B3FA3?style=flat&logo=ieee&logoColor=white)](https://www.linkedin.com/company/uottawa-women-in-engineering/)
[![Minds on AI uOttawa](https://img.shields.io/badge/%F0%9F%A7%A0_Minds_on_AI_uOttawa-Treasurer-0A66C2?style=flat)](https://www.linkedin.com/company/minds-on-ai-ottawa/)
![uOttawa Computer Chess Tournament â€” Organizer](https://img.shields.io/badge/uOttawa_Computer_Chess_Tournament-Organizer-000000?style=flat&logo=lichess&logoColor=white)


## ğŸ§­ How I Work
- Define metrics first (Elo, accuracy, latency, score)
- Build small, test fast, iterate with data
- Prefer simple, explainable improvements with clear deltas
