Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 05 14:24:52 2016
| Host         : RODRIGOCUNH821E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Ex59_aula3_timing_summary_routed.rpt -rpx Ex59_aula3_timing_summary_routed.rpx
| Design       : Ex59_aula3
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.559      -10.569                      8                   74        0.243        0.000                      0                   74        4.500        0.000                       0                    43  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.559      -10.569                      8                   74        0.243        0.000                      0                   74        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -1.559ns,  Total Violation      -10.569ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.559ns  (required time - arrival time)
  Source:                 gcd/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.514ns  (logic 6.756ns (58.677%)  route 4.758ns (41.323%))
  Logic Levels:           31  (CARRY4=19 LUT3=6 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.311     4.046    gcd/CLK
    SLICE_X83Y72         FDRE                                         r  gcd/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_fdre_C_Q)         0.341     4.387 f  gcd/FSM_B_reg[3]/Q
                         net (fo=23, routed)          0.729     5.116    gcd/FSM_B[3]
    SLICE_X85Y72         LUT6 (Prop_lut6_I2_O)        0.097     5.213 r  gcd/FSM_A[7]_i_3/O
                         net (fo=10, routed)          0.336     5.549    gcd/FSM_A[7]_i_3_n_0
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.097     5.646 r  gcd/FSM_B[7]_i_90/O
                         net (fo=1, routed)           0.000     5.646    gcd/FSM_B[7]_i_90_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.048 r  gcd/FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.048    gcd/FSM_B_reg[7]_i_68_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.140 r  gcd/FSM_B_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.140    gcd/FSM_B_reg[7]_i_65_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.324 r  gcd/FSM_B_reg[7]_i_64/CO[0]
                         net (fo=11, routed)          0.429     6.753    gcd/CO[0]
    SLICE_X85Y73         LUT3 (Prop_lut3_I0_O)        0.262     7.015 r  gcd/FSM_B[7]_i_75/O
                         net (fo=1, routed)           0.000     7.015    gcd/FSM_B[7]_i_75_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.427 r  gcd/FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.427    gcd/FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.516 r  gcd/FSM_B_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.007     7.523    gcd/FSM_B_reg[7]_i_53_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.643 r  gcd/FSM_B_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.492     8.135    gcd/FSM_B_reg[4]_0[0]
    SLICE_X86Y74         LUT3 (Prop_lut3_I0_O)        0.249     8.384 r  gcd/FSM_B[7]_i_63/O
                         net (fo=1, routed)           0.000     8.384    gcd/FSM_B[7]_i_63_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.796 r  gcd/FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.803    gcd/FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.892 r  gcd/FSM_B_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.892    gcd/FSM_B_reg[7]_i_41_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.012 r  gcd/FSM_B_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.358     9.370    gcd/FSM_B_reg[7]_1[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.249     9.619 r  gcd/FSM_B[7]_i_51/O
                         net (fo=1, routed)           0.000     9.619    gcd/FSM_B[7]_i_51_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.021 r  gcd/FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.021    gcd/FSM_B_reg[7]_i_32_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.113 r  gcd/FSM_B_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.113    gcd/FSM_B_reg[7]_i_29_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.232 r  gcd/FSM_B_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.384    10.616    gcd/FSM_B_reg[7]_3[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.251    10.867 r  gcd/FSM_B[7]_i_39/O
                         net (fo=1, routed)           0.000    10.867    gcd/FSM_B[7]_i_39_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.279 r  gcd/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.279    gcd/FSM_B_reg[7]_i_23_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.368 r  gcd/FSM_B_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.368    gcd/FSM_B_reg[7]_i_20_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.488 r  gcd/FSM_B_reg[7]_i_19/CO[1]
                         net (fo=11, routed)          0.365    11.854    gcd/FSM_B_reg[4]_2[0]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.249    12.103 r  gcd/FSM_B[4]_i_16/O
                         net (fo=1, routed)           0.000    12.103    gcd/FSM_B[4]_i_16_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.515 r  gcd/FSM_B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.515    gcd/FSM_B_reg[4]_i_5_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.604 r  gcd/FSM_B_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.604    gcd/FSM_B_reg[7]_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.724 r  gcd/FSM_B_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.410    13.134    gcd/FSM_B_reg[7]_i_7_n_2
    SLICE_X85Y78         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.573    13.707 r  gcd/FSM_B_reg[4]_i_4/O[1]
                         net (fo=3, routed)           0.387    14.093    gcd/FSM_B_reg[4]_i_4_n_6
    SLICE_X84Y78         LUT4 (Prop_lut4_I1_O)        0.225    14.318 f  gcd/FSM_B[3]_i_3/O
                         net (fo=3, routed)           0.240    14.558    gcd/FSM_B[3]_i_3_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.097    14.655 f  gcd/FSM_B[4]_i_10/O
                         net (fo=2, routed)           0.206    14.861    gcd/FSM_B[4]_i_10_n_0
    SLICE_X82Y78         LUT3 (Prop_lut3_I0_O)        0.097    14.958 r  gcd/FSM_B[7]_i_6/O
                         net (fo=3, routed)           0.215    15.173    gcd/FSM_B[7]_i_6_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I1_O)        0.097    15.270 r  gcd/FSM_B[6]_i_2/O
                         net (fo=1, routed)           0.192    15.462    gcd/FSM_B[6]_i_2_n_0
    SLICE_X83Y78         LUT5 (Prop_lut5_I2_O)        0.097    15.559 r  gcd/FSM_B[6]_i_1/O
                         net (fo=1, routed)           0.000    15.559    gcd/FSM_B_next[6]
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.210    13.800    gcd/CLK
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[6]/C
                         clock pessimism              0.206    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)        0.030    14.000    gcd/FSM_B_reg[6]
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 -1.559    

Slack (VIOLATED) :        -1.558ns  (required time - arrival time)
  Source:                 gcd/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.514ns  (logic 6.756ns (58.675%)  route 4.758ns (41.325%))
  Logic Levels:           31  (CARRY4=19 LUT3=6 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.311     4.046    gcd/CLK
    SLICE_X83Y72         FDRE                                         r  gcd/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_fdre_C_Q)         0.341     4.387 f  gcd/FSM_B_reg[3]/Q
                         net (fo=23, routed)          0.729     5.116    gcd/FSM_B[3]
    SLICE_X85Y72         LUT6 (Prop_lut6_I2_O)        0.097     5.213 r  gcd/FSM_A[7]_i_3/O
                         net (fo=10, routed)          0.336     5.549    gcd/FSM_A[7]_i_3_n_0
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.097     5.646 r  gcd/FSM_B[7]_i_90/O
                         net (fo=1, routed)           0.000     5.646    gcd/FSM_B[7]_i_90_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.048 r  gcd/FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.048    gcd/FSM_B_reg[7]_i_68_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.140 r  gcd/FSM_B_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.140    gcd/FSM_B_reg[7]_i_65_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.324 r  gcd/FSM_B_reg[7]_i_64/CO[0]
                         net (fo=11, routed)          0.429     6.753    gcd/CO[0]
    SLICE_X85Y73         LUT3 (Prop_lut3_I0_O)        0.262     7.015 r  gcd/FSM_B[7]_i_75/O
                         net (fo=1, routed)           0.000     7.015    gcd/FSM_B[7]_i_75_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.427 r  gcd/FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.427    gcd/FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.516 r  gcd/FSM_B_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.007     7.523    gcd/FSM_B_reg[7]_i_53_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.643 r  gcd/FSM_B_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.492     8.135    gcd/FSM_B_reg[4]_0[0]
    SLICE_X86Y74         LUT3 (Prop_lut3_I0_O)        0.249     8.384 r  gcd/FSM_B[7]_i_63/O
                         net (fo=1, routed)           0.000     8.384    gcd/FSM_B[7]_i_63_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.796 r  gcd/FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.803    gcd/FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.892 r  gcd/FSM_B_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.892    gcd/FSM_B_reg[7]_i_41_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.012 r  gcd/FSM_B_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.358     9.370    gcd/FSM_B_reg[7]_1[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.249     9.619 r  gcd/FSM_B[7]_i_51/O
                         net (fo=1, routed)           0.000     9.619    gcd/FSM_B[7]_i_51_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.021 r  gcd/FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.021    gcd/FSM_B_reg[7]_i_32_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.113 r  gcd/FSM_B_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.113    gcd/FSM_B_reg[7]_i_29_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.232 r  gcd/FSM_B_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.384    10.616    gcd/FSM_B_reg[7]_3[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.251    10.867 r  gcd/FSM_B[7]_i_39/O
                         net (fo=1, routed)           0.000    10.867    gcd/FSM_B[7]_i_39_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.279 r  gcd/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.279    gcd/FSM_B_reg[7]_i_23_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.368 r  gcd/FSM_B_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.368    gcd/FSM_B_reg[7]_i_20_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.488 r  gcd/FSM_B_reg[7]_i_19/CO[1]
                         net (fo=11, routed)          0.365    11.854    gcd/FSM_B_reg[4]_2[0]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.249    12.103 r  gcd/FSM_B[4]_i_16/O
                         net (fo=1, routed)           0.000    12.103    gcd/FSM_B[4]_i_16_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.515 r  gcd/FSM_B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.515    gcd/FSM_B_reg[4]_i_5_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.604 r  gcd/FSM_B_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.604    gcd/FSM_B_reg[7]_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.724 r  gcd/FSM_B_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.410    13.134    gcd/FSM_B_reg[7]_i_7_n_2
    SLICE_X85Y78         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.573    13.707 r  gcd/FSM_B_reg[4]_i_4/O[1]
                         net (fo=3, routed)           0.387    14.093    gcd/FSM_B_reg[4]_i_4_n_6
    SLICE_X84Y78         LUT4 (Prop_lut4_I1_O)        0.225    14.318 f  gcd/FSM_B[3]_i_3/O
                         net (fo=3, routed)           0.240    14.558    gcd/FSM_B[3]_i_3_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.097    14.655 f  gcd/FSM_B[4]_i_10/O
                         net (fo=2, routed)           0.206    14.861    gcd/FSM_B[4]_i_10_n_0
    SLICE_X82Y78         LUT3 (Prop_lut3_I0_O)        0.097    14.958 r  gcd/FSM_B[7]_i_6/O
                         net (fo=3, routed)           0.218    15.176    gcd/FSM_B[7]_i_6_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I4_O)        0.097    15.273 r  gcd/FSM_B[5]_i_2/O
                         net (fo=1, routed)           0.190    15.463    gcd/FSM_B[5]_i_2_n_0
    SLICE_X83Y78         LUT5 (Prop_lut5_I4_O)        0.097    15.560 r  gcd/FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000    15.560    gcd/FSM_B_next[5]
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.210    13.800    gcd/CLK
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[5]/C
                         clock pessimism              0.206    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)        0.032    14.002    gcd/FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                 -1.558    

Slack (VIOLATED) :        -1.446ns  (required time - arrival time)
  Source:                 gcd/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.403ns  (logic 6.756ns (59.246%)  route 4.647ns (40.754%))
  Logic Levels:           31  (CARRY4=19 LUT3=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.311     4.046    gcd/CLK
    SLICE_X83Y72         FDRE                                         r  gcd/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_fdre_C_Q)         0.341     4.387 f  gcd/FSM_B_reg[3]/Q
                         net (fo=23, routed)          0.729     5.116    gcd/FSM_B[3]
    SLICE_X85Y72         LUT6 (Prop_lut6_I2_O)        0.097     5.213 r  gcd/FSM_A[7]_i_3/O
                         net (fo=10, routed)          0.336     5.549    gcd/FSM_A[7]_i_3_n_0
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.097     5.646 r  gcd/FSM_B[7]_i_90/O
                         net (fo=1, routed)           0.000     5.646    gcd/FSM_B[7]_i_90_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.048 r  gcd/FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.048    gcd/FSM_B_reg[7]_i_68_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.140 r  gcd/FSM_B_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.140    gcd/FSM_B_reg[7]_i_65_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.324 r  gcd/FSM_B_reg[7]_i_64/CO[0]
                         net (fo=11, routed)          0.429     6.753    gcd/CO[0]
    SLICE_X85Y73         LUT3 (Prop_lut3_I0_O)        0.262     7.015 r  gcd/FSM_B[7]_i_75/O
                         net (fo=1, routed)           0.000     7.015    gcd/FSM_B[7]_i_75_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.427 r  gcd/FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.427    gcd/FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.516 r  gcd/FSM_B_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.007     7.523    gcd/FSM_B_reg[7]_i_53_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.643 r  gcd/FSM_B_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.492     8.135    gcd/FSM_B_reg[4]_0[0]
    SLICE_X86Y74         LUT3 (Prop_lut3_I0_O)        0.249     8.384 r  gcd/FSM_B[7]_i_63/O
                         net (fo=1, routed)           0.000     8.384    gcd/FSM_B[7]_i_63_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.796 r  gcd/FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.803    gcd/FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.892 r  gcd/FSM_B_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.892    gcd/FSM_B_reg[7]_i_41_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.012 r  gcd/FSM_B_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.358     9.370    gcd/FSM_B_reg[7]_1[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.249     9.619 r  gcd/FSM_B[7]_i_51/O
                         net (fo=1, routed)           0.000     9.619    gcd/FSM_B[7]_i_51_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.021 r  gcd/FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.021    gcd/FSM_B_reg[7]_i_32_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.113 r  gcd/FSM_B_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.113    gcd/FSM_B_reg[7]_i_29_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.232 r  gcd/FSM_B_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.384    10.616    gcd/FSM_B_reg[7]_3[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.251    10.867 r  gcd/FSM_B[7]_i_39/O
                         net (fo=1, routed)           0.000    10.867    gcd/FSM_B[7]_i_39_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.279 r  gcd/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.279    gcd/FSM_B_reg[7]_i_23_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.368 r  gcd/FSM_B_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.368    gcd/FSM_B_reg[7]_i_20_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.488 r  gcd/FSM_B_reg[7]_i_19/CO[1]
                         net (fo=11, routed)          0.365    11.854    gcd/FSM_B_reg[4]_2[0]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.249    12.103 r  gcd/FSM_B[4]_i_16/O
                         net (fo=1, routed)           0.000    12.103    gcd/FSM_B[4]_i_16_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.515 r  gcd/FSM_B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.515    gcd/FSM_B_reg[4]_i_5_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.604 r  gcd/FSM_B_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.604    gcd/FSM_B_reg[7]_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.724 r  gcd/FSM_B_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.410    13.134    gcd/FSM_B_reg[7]_i_7_n_2
    SLICE_X85Y78         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.573    13.707 r  gcd/FSM_B_reg[4]_i_4/O[1]
                         net (fo=3, routed)           0.387    14.093    gcd/FSM_B_reg[4]_i_4_n_6
    SLICE_X84Y78         LUT4 (Prop_lut4_I1_O)        0.225    14.318 f  gcd/FSM_B[3]_i_3/O
                         net (fo=3, routed)           0.240    14.558    gcd/FSM_B[3]_i_3_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.097    14.655 f  gcd/FSM_B[4]_i_10/O
                         net (fo=2, routed)           0.206    14.861    gcd/FSM_B[4]_i_10_n_0
    SLICE_X82Y78         LUT3 (Prop_lut3_I0_O)        0.097    14.958 r  gcd/FSM_B[7]_i_6/O
                         net (fo=3, routed)           0.200    15.158    gcd/FSM_B[7]_i_6_n_0
    SLICE_X83Y78         LUT6 (Prop_lut6_I4_O)        0.097    15.255 r  gcd/FSM_B[7]_i_3/O
                         net (fo=1, routed)           0.097    15.352    gcd/FSM_B[7]_i_3_n_0
    SLICE_X83Y78         LUT6 (Prop_lut6_I1_O)        0.097    15.449 r  gcd/FSM_B[7]_i_1/O
                         net (fo=1, routed)           0.000    15.449    gcd/FSM_B_next[7]
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.210    13.800    gcd/CLK
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[7]/C
                         clock pessimism              0.206    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)        0.033    14.003    gcd/FSM_B_reg[7]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                 -1.446    

Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 gcd/FSM_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.367ns  (logic 6.659ns (58.584%)  route 4.708ns (41.416%))
  Logic Levels:           30  (CARRY4=19 LUT3=6 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 13.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.312     4.047    gcd/CLK
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  gcd/FSM_B_reg[6]/Q
                         net (fo=22, routed)          0.731     5.118    gcd/FSM_B[6]
    SLICE_X85Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.215 r  gcd/FSM_A[7]_i_3/O
                         net (fo=10, routed)          0.336     5.551    gcd/FSM_A[7]_i_3_n_0
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.097     5.648 r  gcd/FSM_B[7]_i_90/O
                         net (fo=1, routed)           0.000     5.648    gcd/FSM_B[7]_i_90_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.050 r  gcd/FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.050    gcd/FSM_B_reg[7]_i_68_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.142 r  gcd/FSM_B_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.142    gcd/FSM_B_reg[7]_i_65_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.326 r  gcd/FSM_B_reg[7]_i_64/CO[0]
                         net (fo=11, routed)          0.429     6.755    gcd/CO[0]
    SLICE_X85Y73         LUT3 (Prop_lut3_I0_O)        0.262     7.017 r  gcd/FSM_B[7]_i_75/O
                         net (fo=1, routed)           0.000     7.017    gcd/FSM_B[7]_i_75_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.429 r  gcd/FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.429    gcd/FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.518 r  gcd/FSM_B_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.007     7.526    gcd/FSM_B_reg[7]_i_53_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.646 r  gcd/FSM_B_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.492     8.137    gcd/FSM_B_reg[4]_0[0]
    SLICE_X86Y74         LUT3 (Prop_lut3_I0_O)        0.249     8.386 r  gcd/FSM_B[7]_i_63/O
                         net (fo=1, routed)           0.000     8.386    gcd/FSM_B[7]_i_63_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.798 r  gcd/FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.806    gcd/FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.895 r  gcd/FSM_B_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.895    gcd/FSM_B_reg[7]_i_41_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.015 r  gcd/FSM_B_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.358     9.373    gcd/FSM_B_reg[7]_1[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.249     9.622 r  gcd/FSM_B[7]_i_51/O
                         net (fo=1, routed)           0.000     9.622    gcd/FSM_B[7]_i_51_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.024 r  gcd/FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.024    gcd/FSM_B_reg[7]_i_32_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  gcd/FSM_B_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.116    gcd/FSM_B_reg[7]_i_29_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.235 r  gcd/FSM_B_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.384    10.619    gcd/FSM_B_reg[7]_3[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.251    10.870 r  gcd/FSM_B[7]_i_39/O
                         net (fo=1, routed)           0.000    10.870    gcd/FSM_B[7]_i_39_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.282 r  gcd/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.282    gcd/FSM_B_reg[7]_i_23_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.371 r  gcd/FSM_B_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.371    gcd/FSM_B_reg[7]_i_20_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.491 r  gcd/FSM_B_reg[7]_i_19/CO[1]
                         net (fo=11, routed)          0.365    11.856    gcd/FSM_B_reg[4]_2[0]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.249    12.105 r  gcd/FSM_B[4]_i_16/O
                         net (fo=1, routed)           0.000    12.105    gcd/FSM_B[4]_i_16_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.517 r  gcd/FSM_B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.517    gcd/FSM_B_reg[4]_i_5_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.606 r  gcd/FSM_B_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.606    gcd/FSM_B_reg[7]_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.726 r  gcd/FSM_B_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.410    13.136    gcd/FSM_B_reg[7]_i_7_n_2
    SLICE_X85Y78         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.573    13.709 f  gcd/FSM_B_reg[4]_i_4/O[1]
                         net (fo=3, routed)           0.387    14.096    gcd/FSM_B_reg[4]_i_4_n_6
    SLICE_X84Y78         LUT4 (Prop_lut4_I1_O)        0.225    14.321 r  gcd/FSM_B[3]_i_3/O
                         net (fo=3, routed)           0.240    14.561    gcd/FSM_B[3]_i_3_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.097    14.658 r  gcd/FSM_B[4]_i_10/O
                         net (fo=2, routed)           0.466    15.123    gcd/FSM_B[4]_i_10_n_0
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.097    15.220 r  gcd/FSM_B[4]_i_3/O
                         net (fo=1, routed)           0.096    15.316    gcd/FSM_B[4]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.097    15.413 r  gcd/FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000    15.413    gcd/FSM_B_next[4]
    SLICE_X87Y73         FDRE                                         r  gcd/FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.211    13.801    gcd/CLK
    SLICE_X87Y73         FDRE                                         r  gcd/FSM_B_reg[4]/C
                         clock pessimism              0.206    14.007    
                         clock uncertainty           -0.035    13.971    
    SLICE_X87Y73         FDRE (Setup_fdre_C_D)        0.030    14.001    gcd/FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                         14.001    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                 -1.412    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 gcd/FSM_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 6.562ns (58.785%)  route 4.601ns (41.215%))
  Logic Levels:           29  (CARRY4=19 LUT3=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.312     4.047    gcd/CLK
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  gcd/FSM_B_reg[6]/Q
                         net (fo=22, routed)          0.731     5.118    gcd/FSM_B[6]
    SLICE_X85Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.215 r  gcd/FSM_A[7]_i_3/O
                         net (fo=10, routed)          0.336     5.551    gcd/FSM_A[7]_i_3_n_0
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.097     5.648 r  gcd/FSM_B[7]_i_90/O
                         net (fo=1, routed)           0.000     5.648    gcd/FSM_B[7]_i_90_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.050 r  gcd/FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.050    gcd/FSM_B_reg[7]_i_68_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.142 r  gcd/FSM_B_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.142    gcd/FSM_B_reg[7]_i_65_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.326 r  gcd/FSM_B_reg[7]_i_64/CO[0]
                         net (fo=11, routed)          0.429     6.755    gcd/CO[0]
    SLICE_X85Y73         LUT3 (Prop_lut3_I0_O)        0.262     7.017 r  gcd/FSM_B[7]_i_75/O
                         net (fo=1, routed)           0.000     7.017    gcd/FSM_B[7]_i_75_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.429 r  gcd/FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.429    gcd/FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.518 r  gcd/FSM_B_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.007     7.526    gcd/FSM_B_reg[7]_i_53_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.646 r  gcd/FSM_B_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.492     8.137    gcd/FSM_B_reg[4]_0[0]
    SLICE_X86Y74         LUT3 (Prop_lut3_I0_O)        0.249     8.386 r  gcd/FSM_B[7]_i_63/O
                         net (fo=1, routed)           0.000     8.386    gcd/FSM_B[7]_i_63_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.798 r  gcd/FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.806    gcd/FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.895 r  gcd/FSM_B_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.895    gcd/FSM_B_reg[7]_i_41_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.015 r  gcd/FSM_B_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.358     9.373    gcd/FSM_B_reg[7]_1[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.249     9.622 r  gcd/FSM_B[7]_i_51/O
                         net (fo=1, routed)           0.000     9.622    gcd/FSM_B[7]_i_51_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.024 r  gcd/FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.024    gcd/FSM_B_reg[7]_i_32_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  gcd/FSM_B_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.116    gcd/FSM_B_reg[7]_i_29_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.235 r  gcd/FSM_B_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.384    10.619    gcd/FSM_B_reg[7]_3[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.251    10.870 r  gcd/FSM_B[7]_i_39/O
                         net (fo=1, routed)           0.000    10.870    gcd/FSM_B[7]_i_39_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.282 r  gcd/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.282    gcd/FSM_B_reg[7]_i_23_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.371 r  gcd/FSM_B_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.371    gcd/FSM_B_reg[7]_i_20_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.491 r  gcd/FSM_B_reg[7]_i_19/CO[1]
                         net (fo=11, routed)          0.365    11.856    gcd/FSM_B_reg[4]_2[0]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.249    12.105 r  gcd/FSM_B[4]_i_16/O
                         net (fo=1, routed)           0.000    12.105    gcd/FSM_B[4]_i_16_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.517 r  gcd/FSM_B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.517    gcd/FSM_B_reg[4]_i_5_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.606 r  gcd/FSM_B_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.606    gcd/FSM_B_reg[7]_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.726 r  gcd/FSM_B_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.410    13.136    gcd/FSM_B_reg[7]_i_7_n_2
    SLICE_X85Y78         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.573    13.709 f  gcd/FSM_B_reg[4]_i_4/O[1]
                         net (fo=3, routed)           0.387    14.096    gcd/FSM_B_reg[4]_i_4_n_6
    SLICE_X84Y78         LUT4 (Prop_lut4_I1_O)        0.225    14.321 r  gcd/FSM_B[3]_i_3/O
                         net (fo=3, routed)           0.599    14.919    gcd/FSM_B[3]_i_3_n_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I3_O)        0.097    15.016 r  gcd/FSM_B[3]_i_2/O
                         net (fo=1, routed)           0.096    15.112    gcd/FSM_B[3]_i_2_n_0
    SLICE_X83Y72         LUT5 (Prop_lut5_I2_O)        0.097    15.209 r  gcd/FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000    15.209    gcd/FSM_B_next[3]
    SLICE_X83Y72         FDRE                                         r  gcd/FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.210    13.800    gcd/CLK
    SLICE_X83Y72         FDRE                                         r  gcd/FSM_B_reg[3]/C
                         clock pessimism              0.206    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X83Y72         FDRE (Setup_fdre_C_D)        0.030    14.000    gcd/FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                         -15.209    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.181ns  (required time - arrival time)
  Source:                 gcd/FSM_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.137ns  (logic 6.562ns (58.919%)  route 4.575ns (41.081%))
  Logic Levels:           29  (CARRY4=19 LUT3=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.312     4.047    gcd/CLK
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  gcd/FSM_B_reg[6]/Q
                         net (fo=22, routed)          0.731     5.118    gcd/FSM_B[6]
    SLICE_X85Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.215 r  gcd/FSM_A[7]_i_3/O
                         net (fo=10, routed)          0.336     5.551    gcd/FSM_A[7]_i_3_n_0
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.097     5.648 r  gcd/FSM_B[7]_i_90/O
                         net (fo=1, routed)           0.000     5.648    gcd/FSM_B[7]_i_90_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.050 r  gcd/FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.050    gcd/FSM_B_reg[7]_i_68_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.142 r  gcd/FSM_B_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.142    gcd/FSM_B_reg[7]_i_65_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.326 r  gcd/FSM_B_reg[7]_i_64/CO[0]
                         net (fo=11, routed)          0.429     6.755    gcd/CO[0]
    SLICE_X85Y73         LUT3 (Prop_lut3_I0_O)        0.262     7.017 r  gcd/FSM_B[7]_i_75/O
                         net (fo=1, routed)           0.000     7.017    gcd/FSM_B[7]_i_75_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.429 r  gcd/FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.429    gcd/FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.518 r  gcd/FSM_B_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.007     7.526    gcd/FSM_B_reg[7]_i_53_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.646 r  gcd/FSM_B_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.492     8.137    gcd/FSM_B_reg[4]_0[0]
    SLICE_X86Y74         LUT3 (Prop_lut3_I0_O)        0.249     8.386 r  gcd/FSM_B[7]_i_63/O
                         net (fo=1, routed)           0.000     8.386    gcd/FSM_B[7]_i_63_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.798 r  gcd/FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.806    gcd/FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.895 r  gcd/FSM_B_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.895    gcd/FSM_B_reg[7]_i_41_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.015 r  gcd/FSM_B_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.358     9.373    gcd/FSM_B_reg[7]_1[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.249     9.622 r  gcd/FSM_B[7]_i_51/O
                         net (fo=1, routed)           0.000     9.622    gcd/FSM_B[7]_i_51_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.024 r  gcd/FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.024    gcd/FSM_B_reg[7]_i_32_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  gcd/FSM_B_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.116    gcd/FSM_B_reg[7]_i_29_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.235 r  gcd/FSM_B_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.384    10.619    gcd/FSM_B_reg[7]_3[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.251    10.870 r  gcd/FSM_B[7]_i_39/O
                         net (fo=1, routed)           0.000    10.870    gcd/FSM_B[7]_i_39_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.282 r  gcd/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.282    gcd/FSM_B_reg[7]_i_23_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.371 r  gcd/FSM_B_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.371    gcd/FSM_B_reg[7]_i_20_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.491 r  gcd/FSM_B_reg[7]_i_19/CO[1]
                         net (fo=11, routed)          0.365    11.856    gcd/FSM_B_reg[4]_2[0]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.249    12.105 r  gcd/FSM_B[4]_i_16/O
                         net (fo=1, routed)           0.000    12.105    gcd/FSM_B[4]_i_16_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.517 r  gcd/FSM_B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.517    gcd/FSM_B_reg[4]_i_5_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.606 r  gcd/FSM_B_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.606    gcd/FSM_B_reg[7]_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.726 r  gcd/FSM_B_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.410    13.136    gcd/FSM_B_reg[7]_i_7_n_2
    SLICE_X85Y78         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.573    13.709 f  gcd/FSM_B_reg[4]_i_4/O[1]
                         net (fo=3, routed)           0.387    14.096    gcd/FSM_B_reg[4]_i_4_n_6
    SLICE_X84Y78         LUT4 (Prop_lut4_I1_O)        0.225    14.321 r  gcd/FSM_B[3]_i_3/O
                         net (fo=3, routed)           0.288    14.608    gcd/FSM_B[3]_i_3_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.097    14.705 r  gcd/FSM_B[2]_i_2/O
                         net (fo=1, routed)           0.382    15.087    gcd/FSM_B[2]_i_2_n_0
    SLICE_X85Y71         LUT5 (Prop_lut5_I4_O)        0.097    15.184 r  gcd/FSM_B[2]_i_1/O
                         net (fo=1, routed)           0.000    15.184    gcd/FSM_B_next[2]
    SLICE_X85Y71         FDRE                                         r  gcd/FSM_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.210    13.800    gcd/CLK
    SLICE_X85Y71         FDRE                                         r  gcd/FSM_B_reg[2]/C
                         clock pessimism              0.206    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X85Y71         FDRE (Setup_fdre_C_D)        0.033    14.003    gcd/FSM_B_reg[2]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -15.184    
  -------------------------------------------------------------------
                         slack                                 -1.181    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 gcd/FSM_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.134ns  (logic 6.786ns (60.951%)  route 4.348ns (39.049%))
  Logic Levels:           31  (CARRY4=21 LUT3=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.312     4.047    gcd/CLK
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  gcd/FSM_B_reg[6]/Q
                         net (fo=22, routed)          0.731     5.118    gcd/FSM_B[6]
    SLICE_X85Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.215 r  gcd/FSM_A[7]_i_3/O
                         net (fo=10, routed)          0.336     5.551    gcd/FSM_A[7]_i_3_n_0
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.097     5.648 r  gcd/FSM_B[7]_i_90/O
                         net (fo=1, routed)           0.000     5.648    gcd/FSM_B[7]_i_90_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.050 r  gcd/FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.050    gcd/FSM_B_reg[7]_i_68_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.142 r  gcd/FSM_B_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.142    gcd/FSM_B_reg[7]_i_65_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.326 r  gcd/FSM_B_reg[7]_i_64/CO[0]
                         net (fo=11, routed)          0.429     6.755    gcd/CO[0]
    SLICE_X85Y73         LUT3 (Prop_lut3_I0_O)        0.262     7.017 r  gcd/FSM_B[7]_i_75/O
                         net (fo=1, routed)           0.000     7.017    gcd/FSM_B[7]_i_75_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.429 r  gcd/FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.429    gcd/FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.518 r  gcd/FSM_B_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.007     7.526    gcd/FSM_B_reg[7]_i_53_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.646 r  gcd/FSM_B_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.492     8.137    gcd/FSM_B_reg[4]_0[0]
    SLICE_X86Y74         LUT3 (Prop_lut3_I0_O)        0.249     8.386 r  gcd/FSM_B[7]_i_63/O
                         net (fo=1, routed)           0.000     8.386    gcd/FSM_B[7]_i_63_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.798 r  gcd/FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.806    gcd/FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.895 r  gcd/FSM_B_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.895    gcd/FSM_B_reg[7]_i_41_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.015 r  gcd/FSM_B_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.358     9.373    gcd/FSM_B_reg[7]_1[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.249     9.622 r  gcd/FSM_B[7]_i_51/O
                         net (fo=1, routed)           0.000     9.622    gcd/FSM_B[7]_i_51_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.024 r  gcd/FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.024    gcd/FSM_B_reg[7]_i_32_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  gcd/FSM_B_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.116    gcd/FSM_B_reg[7]_i_29_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.235 r  gcd/FSM_B_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.384    10.619    gcd/FSM_B_reg[7]_3[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.251    10.870 r  gcd/FSM_B[7]_i_39/O
                         net (fo=1, routed)           0.000    10.870    gcd/FSM_B[7]_i_39_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.282 r  gcd/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.282    gcd/FSM_B_reg[7]_i_23_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.371 r  gcd/FSM_B_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.371    gcd/FSM_B_reg[7]_i_20_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.491 r  gcd/FSM_B_reg[7]_i_19/CO[1]
                         net (fo=11, routed)          0.365    11.856    gcd/FSM_B_reg[4]_2[0]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.249    12.105 r  gcd/FSM_B[4]_i_16/O
                         net (fo=1, routed)           0.000    12.105    gcd/FSM_B[4]_i_16_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.517 r  gcd/FSM_B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.517    gcd/FSM_B_reg[4]_i_5_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.606 r  gcd/FSM_B_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.606    gcd/FSM_B_reg[7]_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.726 r  gcd/FSM_B_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.369    13.095    gcd/FSM_B_reg[7]_i_7_n_2
    SLICE_X85Y78         LUT3 (Prop_lut3_I0_O)        0.249    13.344 r  gcd/FSM_B[4]_i_13/O
                         net (fo=1, routed)           0.000    13.344    gcd/FSM_B[4]_i_13_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.756 r  gcd/FSM_B_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.756    gcd/FSM_B_reg[4]_i_4_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.845 r  gcd/FSM_B_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.845    gcd/FSM_B_reg[4]_i_2_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.965 r  gcd/FSM_B_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.552    14.517    gcd/FSM_B_reg[7]_i_4_n_2
    SLICE_X85Y72         LUT5 (Prop_lut5_I3_O)        0.249    14.766 r  gcd/FSM_B[0]_i_2/O
                         net (fo=1, routed)           0.317    15.083    gcd/FSM_B[0]_i_2_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I4_O)        0.097    15.180 r  gcd/FSM_B[0]_i_1/O
                         net (fo=1, routed)           0.000    15.180    gcd/FSM_B_next[0]
    SLICE_X84Y71         FDRE                                         r  gcd/FSM_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.210    13.800    gcd/CLK
    SLICE_X84Y71         FDRE                                         r  gcd/FSM_B_reg[0]/C
                         clock pessimism              0.206    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X84Y71         FDRE (Setup_fdre_C_D)        0.072    14.042    gcd/FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 gcd/FSM_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.060ns  (logic 6.786ns (61.357%)  route 4.274ns (38.643%))
  Logic Levels:           31  (CARRY4=21 LUT3=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.312     4.047    gcd/CLK
    SLICE_X83Y78         FDRE                                         r  gcd/FSM_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.341     4.388 f  gcd/FSM_B_reg[6]/Q
                         net (fo=22, routed)          0.731     5.118    gcd/FSM_B[6]
    SLICE_X85Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.215 r  gcd/FSM_A[7]_i_3/O
                         net (fo=10, routed)          0.336     5.551    gcd/FSM_A[7]_i_3_n_0
    SLICE_X84Y72         LUT4 (Prop_lut4_I0_O)        0.097     5.648 r  gcd/FSM_B[7]_i_90/O
                         net (fo=1, routed)           0.000     5.648    gcd/FSM_B[7]_i_90_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.050 r  gcd/FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.050    gcd/FSM_B_reg[7]_i_68_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.142 r  gcd/FSM_B_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.142    gcd/FSM_B_reg[7]_i_65_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.326 r  gcd/FSM_B_reg[7]_i_64/CO[0]
                         net (fo=11, routed)          0.429     6.755    gcd/CO[0]
    SLICE_X85Y73         LUT3 (Prop_lut3_I0_O)        0.262     7.017 r  gcd/FSM_B[7]_i_75/O
                         net (fo=1, routed)           0.000     7.017    gcd/FSM_B[7]_i_75_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.429 r  gcd/FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.429    gcd/FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.518 r  gcd/FSM_B_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.007     7.526    gcd/FSM_B_reg[7]_i_53_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.646 r  gcd/FSM_B_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.492     8.137    gcd/FSM_B_reg[4]_0[0]
    SLICE_X86Y74         LUT3 (Prop_lut3_I0_O)        0.249     8.386 r  gcd/FSM_B[7]_i_63/O
                         net (fo=1, routed)           0.000     8.386    gcd/FSM_B[7]_i_63_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.798 r  gcd/FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.806    gcd/FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.895 r  gcd/FSM_B_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.895    gcd/FSM_B_reg[7]_i_41_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.015 r  gcd/FSM_B_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.358     9.373    gcd/FSM_B_reg[7]_1[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.249     9.622 r  gcd/FSM_B[7]_i_51/O
                         net (fo=1, routed)           0.000     9.622    gcd/FSM_B[7]_i_51_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.024 r  gcd/FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.024    gcd/FSM_B_reg[7]_i_32_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.116 r  gcd/FSM_B_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.116    gcd/FSM_B_reg[7]_i_29_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.235 r  gcd/FSM_B_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.384    10.619    gcd/FSM_B_reg[7]_3[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.251    10.870 r  gcd/FSM_B[7]_i_39/O
                         net (fo=1, routed)           0.000    10.870    gcd/FSM_B[7]_i_39_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.282 r  gcd/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.282    gcd/FSM_B_reg[7]_i_23_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.371 r  gcd/FSM_B_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.371    gcd/FSM_B_reg[7]_i_20_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.491 r  gcd/FSM_B_reg[7]_i_19/CO[1]
                         net (fo=11, routed)          0.365    11.856    gcd/FSM_B_reg[4]_2[0]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.249    12.105 r  gcd/FSM_B[4]_i_16/O
                         net (fo=1, routed)           0.000    12.105    gcd/FSM_B[4]_i_16_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.517 r  gcd/FSM_B_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.517    gcd/FSM_B_reg[4]_i_5_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.606 r  gcd/FSM_B_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.606    gcd/FSM_B_reg[7]_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    12.726 r  gcd/FSM_B_reg[7]_i_7/CO[1]
                         net (fo=11, routed)          0.369    13.095    gcd/FSM_B_reg[7]_i_7_n_2
    SLICE_X85Y78         LUT3 (Prop_lut3_I0_O)        0.249    13.344 r  gcd/FSM_B[4]_i_13/O
                         net (fo=1, routed)           0.000    13.344    gcd/FSM_B[4]_i_13_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.756 r  gcd/FSM_B_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.756    gcd/FSM_B_reg[4]_i_4_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.845 r  gcd/FSM_B_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.845    gcd/FSM_B_reg[4]_i_2_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.965 r  gcd/FSM_B_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.593    14.559    gcd/FSM_B_reg[7]_i_4_n_2
    SLICE_X85Y72         LUT5 (Prop_lut5_I3_O)        0.249    14.808 r  gcd/FSM_B[1]_i_2/O
                         net (fo=1, routed)           0.201    15.009    gcd/FSM_B[1]_i_2_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I2_O)        0.097    15.106 r  gcd/FSM_B[1]_i_1/O
                         net (fo=1, routed)           0.000    15.106    gcd/FSM_B_next[1]
    SLICE_X84Y71         FDRE                                         r  gcd/FSM_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.210    13.800    gcd/CLK
    SLICE_X84Y71         FDRE                                         r  gcd/FSM_B_reg[1]/C
                         clock pessimism              0.206    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X84Y71         FDRE (Setup_fdre_C_D)        0.070    14.040    gcd/FSM_B_reg[1]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 gcd/C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_A_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.632ns (17.652%)  route 2.948ns (82.348%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 13.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.308     4.044    gcd/CLK
    SLICE_X82Y76         FDRE                                         r  gcd/C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.341     4.385 r  gcd/C_S_reg/Q
                         net (fo=24, routed)          0.691     5.076    gcd/C_S
    SLICE_X87Y73         LUT3 (Prop_lut3_I2_O)        0.097     5.173 f  gcd/Res[7]_i_4/O
                         net (fo=1, routed)           0.440     5.613    gcd/Res[7]_i_4_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I4_O)        0.097     5.710 f  gcd/Res[7]_i_1/O
                         net (fo=9, routed)           0.486     6.196    gcd/Res_next
    SLICE_X87Y74         LUT4 (Prop_lut4_I3_O)        0.097     6.293 r  gcd/FSM_A[7]_i_1/O
                         net (fo=17, routed)          1.331     7.624    gcd/N_S
    SLICE_X87Y73         FDRE                                         r  gcd/FSM_A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.211    13.801    gcd/CLK
    SLICE_X87Y73         FDRE                                         r  gcd/FSM_A_reg[2]/C
                         clock pessimism              0.206    14.007    
                         clock uncertainty           -0.035    13.971    
    SLICE_X87Y73         FDRE (Setup_fdre_C_CE)      -0.150    13.821    gcd/FSM_A_reg[2]
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  6.197    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 gcd/C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_B_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.632ns (17.652%)  route 2.948ns (82.348%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 13.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.308     4.044    gcd/CLK
    SLICE_X82Y76         FDRE                                         r  gcd/C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.341     4.385 r  gcd/C_S_reg/Q
                         net (fo=24, routed)          0.691     5.076    gcd/C_S
    SLICE_X87Y73         LUT3 (Prop_lut3_I2_O)        0.097     5.173 f  gcd/Res[7]_i_4/O
                         net (fo=1, routed)           0.440     5.613    gcd/Res[7]_i_4_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I4_O)        0.097     5.710 f  gcd/Res[7]_i_1/O
                         net (fo=9, routed)           0.486     6.196    gcd/Res_next
    SLICE_X87Y74         LUT4 (Prop_lut4_I3_O)        0.097     6.293 r  gcd/FSM_A[7]_i_1/O
                         net (fo=17, routed)          1.331     7.624    gcd/N_S
    SLICE_X87Y73         FDRE                                         r  gcd/FSM_B_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.211    13.801    gcd/CLK
    SLICE_X87Y73         FDRE                                         r  gcd/FSM_B_reg[4]/C
                         clock pessimism              0.206    14.007    
                         clock uncertainty           -0.035    13.971    
    SLICE_X87Y73         FDRE (Setup_fdre_C_CE)      -0.150    13.821    gcd/FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  6.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 gcd/C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd/FSM_A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.190ns (46.542%)  route 0.218ns (53.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.427    gcd/CLK
    SLICE_X82Y76         FDRE                                         r  gcd/C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  gcd/C_S_reg/Q
                         net (fo=24, routed)          0.218     1.787    gcd/C_S
    SLICE_X84Y74         LUT3 (Prop_lut3_I1_O)        0.049     1.836 r  gcd/FSM_A[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    gcd/FSM_A_next[5]
    SLICE_X84Y74         FDRE                                         r  gcd/FSM_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     1.931    gcd/CLK
    SLICE_X84Y74         FDRE                                         r  gcd/FSM_A_reg[5]/C
                         clock pessimism             -0.469     1.461    
    SLICE_X84Y74         FDRE (Hold_fdre_C_D)         0.131     1.592    gcd/FSM_A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    disp/CLK
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.706    disp/div_reg_n_0_[10]
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.816 r  disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    disp/div_reg[8]_i_1_n_5
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    disp/CLK
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[10]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.565    disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.432    disp/CLK
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.707    disp/div_reg_n_0_[6]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.817 r  disp/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    disp/div_reg[4]_i_1_n_5
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     1.938    disp/CLK
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[6]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.566    disp/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    disp/CLK
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.706    disp/div_reg_n_0_[10]
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.852 r  disp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    disp/div_reg[8]_i_1_n_4
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    disp/CLK
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[11]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.565    disp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.432    disp/CLK
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.707    disp/div_reg_n_0_[6]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.853 r  disp/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    disp/div_reg[4]_i_1_n_4
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     1.938    disp/CLK
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[7]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.566    disp/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 disp/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.279ns (63.264%)  route 0.162ns (36.736%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    disp/CLK
    SLICE_X88Y68         FDRE                                         r  disp/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.597 f  disp/div_reg[0]/Q
                         net (fo=1, routed)           0.162     1.759    disp/div_reg_n_0_[0]
    SLICE_X88Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  disp/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.804    disp/div[0]_i_5_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  disp/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    disp/div_reg[0]_i_1_n_7
    SLICE_X88Y68         FDRE                                         r  disp/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.870     1.939    disp/CLK
    SLICE_X88Y68         FDRE                                         r  disp/div_reg[0]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.134     1.567    disp/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 disp/div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    disp/CLK
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  disp/div_reg[9]/Q
                         net (fo=1, routed)           0.168     1.763    disp/div_reg_n_0_[9]
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.874 r  disp/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.874    disp/div_reg[8]_i_1_n_6
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    disp/CLK
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[9]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.565    disp/div_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 disp/div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.430    disp/CLK
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  disp/div_reg[13]/Q
                         net (fo=1, routed)           0.168     1.762    disp/div_reg_n_0_[13]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.873 r  disp/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.873    disp/div_reg[12]_i_1_n_6
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     1.936    disp/CLK
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[13]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X88Y71         FDRE (Hold_fdre_C_D)         0.134     1.564    disp/div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    disp/CLK
    SLICE_X88Y68         FDRE                                         r  disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  disp/div_reg[1]/Q
                         net (fo=1, routed)           0.168     1.765    disp/div_reg_n_0_[1]
    SLICE_X88Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.876 r  disp/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    disp/div_reg[0]_i_1_n_6
    SLICE_X88Y68         FDRE                                         r  disp/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.870     1.939    disp/CLK
    SLICE_X88Y68         FDRE                                         r  disp/div_reg[1]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.134     1.567    disp/div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 disp/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.432    disp/CLK
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  disp/div_reg[5]/Q
                         net (fo=1, routed)           0.168     1.764    disp/div_reg_n_0_[5]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.875 r  disp/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.875    disp/div_reg[4]_i_1_n_6
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     1.938    disp/CLK
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[5]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.566    disp/div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y68    disp/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y70    disp/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y70    disp/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y71    disp/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y71    disp/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y71    disp/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    disp/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y68    disp/div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y68    disp/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y71    gcd/FSM_A_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y78    gcd/FSM_B_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y78    gcd/FSM_B_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y78    gcd/FSM_B_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y71    gcd/FSM_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y71    gcd/FSM_B_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y71    gcd/FSM_B_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    disp/div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    disp/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    disp/div_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    disp/div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    disp/div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    disp/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y69    disp/div_reg[4]/C



