{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544464013616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544464013616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:46:53 2018 " "Processing started: Mon Dec 10 15:46:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544464013616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1544464013616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb -c tb --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb -c tb --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1544464013616 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1544464015265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/registers/sync_mm_registers_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/registers/sync_mm_registers_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_mm_registers_pkg " "Found design unit 1: sync_mm_registers_pkg" {  } { { "../sync/registers/sync_mm_registers_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/registers/sync_mm_registers_pkg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sync_mm_registers_pkg-body " "Found design unit 2: sync_mm_registers_pkg-body" {  } { { "../sync/registers/sync_mm_registers_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/registers/sync_mm_registers_pkg.vhd" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/outen/sync_outen_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/outen/sync_outen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_outen_pkg " "Found design unit 1: sync_outen_pkg" {  } { { "../sync/outen/sync_outen_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sync_outen_pkg-body " "Found design unit 2: sync_outen_pkg-body" {  } { { "../sync/outen/sync_outen_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen_pkg.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/outen/sync_outen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/outen/sync_outen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_outen-rtl " "Found design unit 1: sync_outen-rtl" {  } { { "../sync/outen/sync_outen.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035808 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_outen " "Found entity 1: sync_outen" {  } { { "../sync/outen/sync_outen.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/int/sync_int_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/int/sync_int_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_int_pkg " "Found design unit 1: sync_int_pkg" {  } { { "../sync/int/sync_int_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int_pkg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035818 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sync_int_pkg-body " "Found design unit 2: sync_int_pkg-body" {  } { { "../sync/int/sync_int_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int_pkg.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/int/sync_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/int/sync_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_int-rtl " "Found design unit 1: sync_int-rtl" {  } { { "../sync/int/sync_int.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035828 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_int " "Found entity 1: sync_int" {  } { { "../sync/int/sync_int.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/gen/sync_gen_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/gen/sync_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_gen_pkg " "Found design unit 1: sync_gen_pkg" {  } { { "../sync/gen/sync_gen_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sync_gen_pkg-body " "Found design unit 2: sync_gen_pkg-body" {  } { { "../sync/gen/sync_gen_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen_pkg.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/gen/sync_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/gen/sync_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_gen-rtl " "Found design unit 1: sync_gen-rtl" {  } { { "../sync/gen/sync_gen.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035838 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_gen " "Found entity 1: sync_gen" {  } { { "../sync/gen/sync_gen.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/common/sync_common_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/common/sync_common_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_common_pkg " "Found design unit 1: sync_common_pkg" {  } { { "../sync/common/sync_common_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/common/sync_common_pkg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035848 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sync_common_pkg-body " "Found design unit 2: sync_common_pkg-body" {  } { { "../sync/common/sync_common_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/common/sync_common_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/avalon/sync_avalon_mm_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/avalon/sync_avalon_mm_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_avalon_mm_write-rtl " "Found design unit 1: sync_avalon_mm_write-rtl" {  } { { "../sync/avalon/sync_avalon_mm_write.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_write.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035863 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_avalon_mm_write " "Found entity 1: sync_avalon_mm_write" {  } { { "../sync/avalon/sync_avalon_mm_write.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_write.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/avalon/sync_avalon_mm_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/avalon/sync_avalon_mm_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_avalon_mm_read-rtl " "Found design unit 1: sync_avalon_mm_read-rtl" {  } { { "../sync/avalon/sync_avalon_mm_read.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_read.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035865 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_avalon_mm_read " "Found entity 1: sync_avalon_mm_read" {  } { { "../sync/avalon/sync_avalon_mm_read.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_read.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/avalon/sync_avalon_mm_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/avalon/sync_avalon_mm_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_avalon_mm_pkg " "Found design unit 1: sync_avalon_mm_pkg" {  } { { "../sync/avalon/sync_avalon_mm_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_pkg.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035875 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sync_avalon_mm_pkg-body " "Found design unit 2: sync_avalon_mm_pkg-body" {  } { { "../sync/avalon/sync_avalon_mm_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_pkg.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/sync/sync_topfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/sync/sync_topfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_ent-rtl " "Found design unit 1: sync_ent-rtl" {  } { { "../sync/sync_topfile.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035885 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_ent " "Found entity 1: sync_ent" {  } { { "../sync/sync_topfile.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/tb/tb_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/tb/tb_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg " "Found design unit 1: tb_pkg" {  } { { "../tb/tb_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb_pkg.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tb_pkg-body " "Found design unit 2: tb_pkg-body" {  } { { "../tb/tb_pkg.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb_pkg.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/tb/tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/tb/tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-rtl " "Found design unit 1: tb-rtl" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035905 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/nsee/simucam_fpga/fpga_developments/sync/tb/avs_stimuli.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/nsee/simucam_fpga/fpga_developments/sync/tb/avs_stimuli.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_stimuli-rtl " "Found design unit 1: avs_stimuli-rtl" {  } { { "../tb/avs_stimuli.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/avs_stimuli.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035905 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_stimuli " "Found entity 1: avs_stimuli" {  } { { "../tb/avs_stimuli.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/avs_stimuli.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544464035905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1544464035905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1544464036095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_spwa tb.vhd(19) " "Verilog HDL or VHDL warning at tb.vhd(19): object \"s_dut_sync_signal_spwa\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_spwb tb.vhd(20) " "Verilog HDL or VHDL warning at tb.vhd(20): object \"s_dut_sync_signal_spwb\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_spwc tb.vhd(21) " "Verilog HDL or VHDL warning at tb.vhd(21): object \"s_dut_sync_signal_spwc\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_spwd tb.vhd(22) " "Verilog HDL or VHDL warning at tb.vhd(22): object \"s_dut_sync_signal_spwd\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_spwe tb.vhd(23) " "Verilog HDL or VHDL warning at tb.vhd(23): object \"s_dut_sync_signal_spwe\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_spwf tb.vhd(24) " "Verilog HDL or VHDL warning at tb.vhd(24): object \"s_dut_sync_signal_spwf\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_spwg tb.vhd(25) " "Verilog HDL or VHDL warning at tb.vhd(25): object \"s_dut_sync_signal_spwg\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_spwh tb.vhd(26) " "Verilog HDL or VHDL warning at tb.vhd(26): object \"s_dut_sync_signal_spwh\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_sync_signal_out tb.vhd(28) " "Verilog HDL or VHDL warning at tb.vhd(28): object \"s_dut_sync_signal_out\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dut_irq tb.vhd(30) " "Verilog HDL or VHDL warning at tb.vhd(30): object \"s_dut_irq\" assigned a value but never read" {  } { { "../tb/tb.vhd" "" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1544464036105 "|tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_stimuli avs_stimuli:avs_stimuli_inst " "Elaborating entity \"avs_stimuli\" for hierarchy \"avs_stimuli:avs_stimuli_inst\"" {  } { { "../tb/tb.vhd" "avs_stimuli_inst" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1544464036155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ent sync_ent:sync_ent_inst " "Elaborating entity \"sync_ent\" for hierarchy \"sync_ent:sync_ent_inst\"" {  } { { "../tb/tb.vhd" "sync_ent_inst" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1544464036195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_avalon_mm_read sync_ent:sync_ent_inst\|sync_avalon_mm_read:sync_avalon_mm_read_inst " "Elaborating entity \"sync_avalon_mm_read\" for hierarchy \"sync_ent:sync_ent_inst\|sync_avalon_mm_read:sync_avalon_mm_read_inst\"" {  } { { "../sync/sync_topfile.vhd" "sync_avalon_mm_read_inst" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1544464036275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_avalon_mm_write sync_ent:sync_ent_inst\|sync_avalon_mm_write:sync_avalon_mm_write_inst " "Elaborating entity \"sync_avalon_mm_write\" for hierarchy \"sync_ent:sync_ent_inst\|sync_avalon_mm_write:sync_avalon_mm_write_inst\"" {  } { { "../sync/sync_topfile.vhd" "sync_avalon_mm_write_inst" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1544464036325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_gen sync_ent:sync_ent_inst\|sync_gen:sync_gen_inst " "Elaborating entity \"sync_gen\" for hierarchy \"sync_ent:sync_ent_inst\|sync_gen:sync_gen_inst\"" {  } { { "../sync/sync_topfile.vhd" "sync_gen_inst" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1544464036566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_outen sync_ent:sync_ent_inst\|sync_outen:sync_outen_inst " "Elaborating entity \"sync_outen\" for hierarchy \"sync_ent:sync_ent_inst\|sync_outen:sync_outen_inst\"" {  } { { "../sync/sync_topfile.vhd" "sync_outen_inst" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1544464036666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_int sync_ent:sync_ent_inst\|sync_int:sync_int_inst " "Elaborating entity \"sync_int\" for hierarchy \"sync_ent:sync_ent_inst\|sync_int:sync_int_inst\"" {  } { { "../sync/sync_topfile.vhd" "sync_int_inst" { Text "C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1544464036696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544464037286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:47:17 2018 " "Processing ended: Mon Dec 10 15:47:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544464037286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544464037286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544464037286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1544464037286 ""}
