;redcode
;assert 1
	SPL 0, #952
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <127, 106
	ADD #10, <1
	JMP 12, #10
	JMP 0
	ADD #10, <1
	SUB -207, <-120
	DJN @15, #240
	SUB -7, <-20
	SUB -7, <-20
	SUB @121, 103
	JMP 0, 9
	SLT #112, <-63
	SLT #112, <-63
	DJN 100, 90
	SUB 0, 90
	JMN @270, @0
	SUB -207, <-120
	SUB @-127, 100
	SPL 0, #952
	SUB #0, -95
	JMN @10, @1
	JMN 0, 2
	SLT 20, @12
	SUB @0, @2
	SPL 80, 5
	SPL 80, 5
	SUB -207, <-186
	ADD 201, 120
	ADD 201, 120
	ADD #10, <1
	ADD #10, <1
	SUB -207, <-120
	ADD #-10, 9
	SLT 20, @12
	SLT 20, @12
	SPL 0, #952
	ADD #270, <0
	SLT 20, @12
	JMP 0, 9
	MOV -127, 100
	JMP 0, 9
	ADD #-10, 9
	MOV -127, 100
	MOV -127, 100
	ADD 1, 520
	CMP -207, <-120
	CMP -207, <-120
