<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 09.14-s273_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu Nov  3 17:06:08 2016</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir summaryReport -browser</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>No-driven Nets Information Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>TODO
</UL>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1>
    <TR>
    <TD>No-driven Nets<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/net5444<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/net5443<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/net5441<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_crc_tx_d_reg/net5444<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_crc_tx_d_reg/net5443<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_crc_tx_d_reg/net5441<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_crc_left_d_reg/net5444<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_crc_left_d_reg/net5443<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_crc_left_d_reg/net5441<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/net5444<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/net5443<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/net5441<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/net5444<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/net5443<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/net5441<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[0]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[1]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[2]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[3]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[4]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[5]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[6]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[7]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[8]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[9]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[10]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[11]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[12]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[13]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[14]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[15]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[16]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[17]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[18]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[19]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[20]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[21]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[22]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[23]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[24]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[25]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[26]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[27]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[28]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[29]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[30]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[31]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[32]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[33]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[34]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[35]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[36]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[37]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[38]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[39]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[40]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[41]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[42]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[43]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[44]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[45]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[46]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[47]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[48]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[49]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[50]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[51]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[52]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[53]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[54]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[55]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[56]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[57]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[58]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[59]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[60]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[61]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[62]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_out[63]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt0/data_vld<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[0]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[1]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[2]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[3]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[4]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[5]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[6]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[7]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[8]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[9]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[10]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[11]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[12]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[13]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[14]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[15]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[16]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[17]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[18]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[19]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[20]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[21]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[22]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[23]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[24]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[25]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[26]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[27]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[28]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[29]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[30]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[31]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[32]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[33]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[34]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[35]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[36]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[37]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[38]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[39]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[40]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[41]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[42]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[43]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[44]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[45]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[46]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[47]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[48]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[49]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[50]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[51]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[52]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[53]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[54]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[55]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[56]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[57]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[58]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[59]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[60]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[61]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[62]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_out[63]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt1/data_vld<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/net6823<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/net6822<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/net6820<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[0]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[1]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[2]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[3]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[4]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[5]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[6]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[7]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[8]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[9]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[10]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[11]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[12]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[13]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[14]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[15]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[16]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[17]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[18]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[19]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[20]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[21]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[22]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[23]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[24]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[25]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[26]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[27]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[28]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[29]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[30]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[31]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[32]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[33]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[34]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[35]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[36]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[37]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[38]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[39]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[40]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[41]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[42]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[43]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[44]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[45]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[46]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[47]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[48]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[49]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[50]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[51]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[52]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[53]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[54]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[55]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[56]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[57]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[58]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[59]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[60]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[61]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[62]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_out[63]<BR></TD>
    <TR>
    <TD>tx_core/tx_crc/crcpkt2/data_vld<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/net7734<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/net7733<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/net7731<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/stack_full<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[32]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[33]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[34]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[35]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[36]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[37]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[38]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[39]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[40]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[41]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[42]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[43]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[44]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[45]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[46]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[47]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[48]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[49]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[50]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[51]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[52]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[53]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[54]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[55]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[56]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[57]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[58]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[59]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[60]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[61]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[62]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/rd_data[63]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][15][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][14][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][13][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][12][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][11][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][10][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][9][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][8][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][7][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][6][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][5][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][4][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][3][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][2][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][1][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][QoS][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][QoS][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][QoS][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][QoS][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][QoS][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][QoS][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][QoS][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][QoS][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][last_bvalid][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][last_bvalid][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][last_bvalid][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][last_bvalid][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][last_bvalid][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][last_bvalid][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][last_bvalid][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][last_bvalid][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][frag_length][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][frag_length][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][frag_length][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][frag_length][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][frag_length][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][frag_length][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][frag_length][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][frag_length][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][reserved][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][reserved][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][reserved][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][reserved][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][reserved][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][reserved][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][reserved][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][ctrl_data][reserved][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][0]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][1]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][2]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][3]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][4]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][5]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][6]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][7]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][8]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][9]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][10]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][11]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][12]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][13]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][14]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][15]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][16]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][17]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][18]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][19]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][20]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][21]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][22]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][23]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][24]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][25]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][26]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][27]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][28]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][29]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][30]<BR></TD>
    <TR>
    <TD>tx_core/dma_reg_tx/linkregs[l_reg][0][head_ptr][31]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/net7714<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/net7713<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/net7711<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/net7714<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/net7713<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/net7711<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/net7714<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/net7713<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/net7711<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/net7714<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/net7713<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/net7711<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/net7714<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/net7713<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/net7711<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/net7714<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/net7713<BR></TD>
    <TR>
    <TD>tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/net7711<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_haddr1_d_reg/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_haddr1_d_reg/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_haddr1_d_reg/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_haddr0_d_reg/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_haddr0_d_reg/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_haddr0_d_reg/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_2_d_reg/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_2_d_reg/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_2_d_reg/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_1_d_reg/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_1_d_reg/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_1_d_reg/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_0_d_reg/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_0_d_reg/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_link_datain_0_d_reg/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/net7395<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/net7394<BR></TD>
    <TR>
    <TD>tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/net7392<BR></TD>
    <TR>
    <TD>tx_core/axi_master/arid_nxt[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/arid_nxt[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_frag_cnt_1_nxt[7]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_frag_cnt_0_nxt[7]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/cur_chstate_2[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/cur_chstate_2[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/cur_chstate_1[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/cur_chstate_1[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/cur_chstate_0[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/cur_chstate_0[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/cur_state[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/cur_state[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_ctrl2[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_ctrl2[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_2[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_2[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_2[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_2[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_2[4]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_2[5]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_2[6]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_2[7]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_ctrl1[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_ctrl1[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_1[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_1[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_1[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_1[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_1[4]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_1[5]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_1[6]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_1[7]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_ctrl0[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_ctrl0[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_0[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_0[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_0[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_0[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_0[4]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_0[5]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_0[6]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_datain_ctrl_0[7]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_empty_2<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_empty_1<BR></TD>
    <TR>
    <TD>tx_core/axi_master/pfifo_empty_0<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARUSER<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARREGION<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARQOS<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARPROT[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARPROT[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARPROT[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARCACHE[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARCACHE[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARCACHE[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARCACHE[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARLOCK[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARLOCK[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARSIZE[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARSIZE[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARSIZE[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARLEN[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARLEN[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARLEN[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_master/raddr_ch.ARLEN[3]<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__86<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__85<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__84<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__83<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__82<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__81<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__80<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__79<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__78<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__77<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__76<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__75<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__74<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__73<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__72<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__71<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__70<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__69<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__68<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__67<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__66<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__65<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__64<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__63<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__62<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__61<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__60<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__59<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__58<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__57<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__56<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__55<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__54<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__53<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__52<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__51<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__50<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__49<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__48<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__47<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__46<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__45<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__44<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__43<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__42<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__41<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__40<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__39<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__38<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__37<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__36<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__35<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__34<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__33<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__32<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__31<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__30<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__29<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__28<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__27<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__26<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__25<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__24<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__23<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__22<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__21<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__20<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__19<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__18<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__17<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__16<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__15<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__14<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__13<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__12<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__11<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__10<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__9<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__8<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__7<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__6<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__5<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__4<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__3<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__2<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__1<BR></TD>
    <TR>
    <TD>SYNOPSYS_UNCONNECTED__0<BR></TD>
    <TR>
    <TD>tx_core/tx_rs/nxt_state[3]<BR></TD>
    <TR>
    <TD>tx_core/axi_slave/burst_addr_nxt[0]<BR></TD>
    <TR>
    <TD>tx_core/axi_slave/burst_addr_nxt[1]<BR></TD>
    <TR>
    <TD>tx_core/axi_slave/burst_addr_nxt[2]<BR></TD>
    <TR>
    <TD>tx_core/axi_slave/burst_addr_nxt[3]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[0]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[1]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[2]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[3]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[4]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[5]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[6]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[7]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[8]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[9]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[10]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[11]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[12]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[13]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[14]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[15]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[16]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[17]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[18]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[19]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[20]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[21]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[22]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[23]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[24]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[25]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[26]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[27]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[28]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[29]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[30]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[31]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[32]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[33]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[34]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[35]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[36]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[37]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[38]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[39]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[40]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[41]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[42]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[43]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[44]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[45]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[46]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[47]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[48]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[49]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[50]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[51]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[52]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[53]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[54]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[55]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[56]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[57]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[58]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[59]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[60]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[61]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[62]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[63]<BR></TD>
    <TR>
    <TD>tx_core/haddr[0]<BR></TD>
    <TR>
    <TD>tx_core/haddr[1]<BR></TD>
    <TR>
    <TD>tx_core/haddr[2]<BR></TD>
    <TR>
    <TD>tx_core/haddr[3]<BR></TD>
    <TR>
    <TD>tx_core/haddr[4]<BR></TD>
    <TR>
    <TD>tx_core/haddr[5]<BR></TD>
    <TR>
    <TD>tx_core/haddr[6]<BR></TD>
    <TR>
    <TD>tx_core/haddr[7]<BR></TD>
    <TR>
    <TD>tx_core/haddr[16]<BR></TD>
    <TR>
    <TD>tx_core/haddr[17]<BR></TD>
    <TR>
    <TD>tx_core/haddr[18]<BR></TD>
    <TR>
    <TD>tx_core/haddr[19]<BR></TD>
    <TR>
    <TD>tx_core/haddr[20]<BR></TD>
    <TR>
    <TD>tx_core/haddr[21]<BR></TD>
    <TR>
    <TD>tx_core/haddr[22]<BR></TD>
    <TR>
    <TD>tx_core/haddr[23]<BR></TD>
    <TR>
    <TD>tx_core/haddr[24]<BR></TD>
    <TR>
    <TD>tx_core/haddr[25]<BR></TD>
    <TR>
    <TD>tx_core/haddr[26]<BR></TD>
    <TR>
    <TD>tx_core/haddr[27]<BR></TD>
    <TR>
    <TD>tx_core/haddr[28]<BR></TD>
    <TR>
    <TD>tx_core/haddr[29]<BR></TD>
    <TR>
    <TD>tx_core/haddr[30]<BR></TD>
    <TR>
    <TD>tx_core/haddr[31]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_0[0]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_0[1]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_0[2]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_0[3]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_0[4]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_0[5]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_0[6]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_0[7]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_1[0]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_1[1]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_1[2]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_1[3]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_1[4]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_1[5]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_1[6]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_1[7]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_2[0]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_2[1]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_2[2]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_2[3]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_2[4]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_2[5]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_2[6]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_ctrl_2[7]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[0]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[1]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[2]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[3]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[4]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[5]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[6]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[7]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[8]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[9]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[10]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[11]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[12]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[13]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[14]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl0[15]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[0]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[1]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[2]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[3]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[4]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[5]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[6]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[7]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[8]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[9]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[10]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[11]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[12]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[13]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[14]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl1[15]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[0]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[1]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[2]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[3]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[4]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[5]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[6]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[7]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[8]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[9]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[10]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[11]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[12]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[13]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[14]<BR></TD>
    <TR>
    <TD>tx_core/pfifo_datain_ctrl2[15]<BR></TD>
    <TR>
    <TD>n1300<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[0]<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[1]<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[2]<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[3]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[0]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[1]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[2]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[3]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[4]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[5]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[6]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[7]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[8]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[9]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[10]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[11]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[12]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[13]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[14]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[15]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[16]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[17]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[18]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[19]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[20]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[21]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[22]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[23]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[24]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[25]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[26]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[27]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[28]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[29]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[30]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[31]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[0]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[1]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[2]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[3]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[4]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[5]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[6]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[7]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[8]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[9]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[10]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[11]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[12]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[13]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[14]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[15]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[16]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[17]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[18]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[19]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[20]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[21]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[22]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[23]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[24]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[25]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[26]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[27]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[28]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[29]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[30]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[31]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[32]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[33]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[34]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[35]<BR></TD>
</TABLE>

</BODY>
</HTML>
