INFO: [VRFC 10-2263] Analyzing Verilog file "D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/new/Uart_fifo_SW_CL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_fifo_SW_CL
INFO: [VRFC 10-311] analyzing module uart_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module fifo_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/new/rx_done_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_done_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/top_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_uart_fifo
INFO: [VRFC 10-311] analyzing module top_uart
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_sw_cl
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v:35]
INFO: [VRFC 10-2458] undeclared symbol u_run, assumed default net type wire [D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v:37]
INFO: [VRFC 10-2458] undeclared symbol u_clear, assumed default net type wire [D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v:38]
INFO: [VRFC 10-2458] undeclared symbol u_hour, assumed default net type wire [D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v:39]
INFO: [VRFC 10-2458] undeclared symbol u_min, assumed default net type wire [D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v:40]
INFO: [VRFC 10-2458] undeclared symbol u_sec, assumed default net type wire [D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v:41]
