Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Feb 24 14:30:59 2017
| Host         : user-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fmc_imageon_gs_wrapper_timing_summary_routed.rpt -rpx fmc_imageon_gs_wrapper_timing_summary_routed.rpx
| Design       : fmc_imageon_gs_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.926     -398.222                    134                82747        0.051        0.000                      0                82451        0.264        0.000                       0                 35487  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_fpga_0               {0.000 13.000}       26.000          38.462          
clk_fpga_1               {0.000 6.365}        12.730          78.555          
clk_fpga_2               {0.000 2.500}        5.000           200.000         
fmc_imageon_vclk_L       {0.000 7.865}        15.730          63.573          
  vita_clk_div4_l_n_0    {0.000 31.460}       62.920          15.893          
fmc_imageon_vclk_R       {0.000 7.865}        15.730          63.573          
  vita_clk_div4_l_n_0_1  {0.000 31.460}       62.920          15.893          
fmc_vita_ser_clk_L       {0.000 4.346}        8.692           115.048         
  CLKDIV_c_0_1           {0.000 17.384}       43.460          23.010          
fmc_vita_ser_clk_R       {0.000 4.346}        8.692           115.048         
  CLKDIV_c_0             {0.000 17.384}       43.460          23.010          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                     8.865        0.000                      0                15416        0.061        0.000                      0                15416       11.750        0.000                       0                  6999  
clk_fpga_1                     1.900        0.000                      0                55908        0.051        0.000                      0                55908        5.115        0.000                       0                 22454  
clk_fpga_2                                                                                                                                                                 0.264        0.000                       0                     2  
fmc_imageon_vclk_L            10.182        0.000                      0                 1276        0.094        0.000                      0                 1276        6.885        0.000                       0                   790  
  vita_clk_div4_l_n_0         53.467        0.000                      0                 3294        0.112        0.000                      0                 3294       30.480        0.000                       0                  2030  
fmc_imageon_vclk_R             8.592        0.000                      0                 1276        0.074        0.000                      0                 1276        6.885        0.000                       0                   790  
  vita_clk_div4_l_n_0_1       53.336        0.000                      0                 3294        0.081        0.000                      0                 3294       30.480        0.000                       0                  2030  
fmc_vita_ser_clk_L                                                                                                                                                         7.025        0.000                       0                    22  
  CLKDIV_c_0_1                39.177        0.000                      0                  232        0.119        0.000                      0                  232       16.884        0.000                       0                   174  
fmc_vita_ser_clk_R                                                                                                                                                         7.025        0.000                       0                    22  
  CLKDIV_c_0                  40.450        0.000                      0                  232        0.119        0.000                      0                  232       16.884        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1             clk_fpga_0                  10.939        0.000                      0                  136                                                                        
clk_fpga_0             clk_fpga_1                  -3.926     -398.222                    134                  294        0.082        0.000                      0                  134  
vita_clk_div4_l_n_0    fmc_imageon_vclk_L          11.638        0.000                      0                   16        0.724        0.000                      0                   16  
fmc_imageon_vclk_L     vita_clk_div4_l_n_0         11.654        0.000                      0                   16        0.884        0.000                      0                   16  
vita_clk_div4_l_n_0_1  fmc_imageon_vclk_R          11.547        0.000                      0                   16        0.843        0.000                      0                   16  
fmc_imageon_vclk_R     vita_clk_div4_l_n_0_1       11.496        0.000                      0                   16        0.569        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      CLKDIV_c_0             CLKDIV_c_0                  39.696        0.000                      0                    5        0.920        0.000                      0                    5  
**async_default**      CLKDIV_c_0_1           CLKDIV_c_0_1                39.308        0.000                      0                    5        1.045        0.000                      0                    5  
**async_default**      clk_fpga_0             clk_fpga_0                  21.733        0.000                      0                  680        0.112        0.000                      0                  680  
**async_default**      clk_fpga_1             clk_fpga_1                   7.160        0.000                      0                  129        0.334        0.000                      0                  129  
**async_default**      fmc_imageon_vclk_L     fmc_imageon_vclk_L          13.177        0.000                      0                  170        0.362        0.000                      0                  170  
**async_default**      vita_clk_div4_l_n_0    fmc_imageon_vclk_L           8.822        0.000                      0                    2        2.296        0.000                      0                    2  
**async_default**      fmc_imageon_vclk_R     fmc_imageon_vclk_R          12.157        0.000                      0                  170        0.231        0.000                      0                  170  
**async_default**      vita_clk_div4_l_n_0_1  fmc_imageon_vclk_R           9.413        0.000                      0                    2        2.088        0.000                      0                    2  
**async_default**      fmc_imageon_vclk_L     vita_clk_div4_l_n_0         13.021        0.000                      0                   23        0.093        0.000                      0                   23  
**async_default**      vita_clk_div4_l_n_0    vita_clk_div4_l_n_0         57.773        0.000                      0                  125        0.397        0.000                      0                  125  
**async_default**      fmc_imageon_vclk_R     vita_clk_div4_l_n_0_1       13.342        0.000                      0                   23        0.101        0.000                      0                   23  
**async_default**      vita_clk_div4_l_n_0_1  vita_clk_div4_l_n_0_1       57.358        0.000                      0                  125        0.365        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.575ns  (logic 0.642ns (3.873%)  route 15.933ns (96.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.453    18.208    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X106Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[12]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X106Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[12]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.575ns  (logic 0.642ns (3.873%)  route 15.933ns (96.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.453    18.208    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X106Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[13]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X106Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[13]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.575ns  (logic 0.642ns (3.873%)  route 15.933ns (96.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.453    18.208    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X106Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[15]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X106Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11_reg[15]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.571ns  (logic 0.642ns (3.874%)  route 15.929ns (96.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.449    18.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X107Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X107Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[10]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X107Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[10]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.204    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.571ns  (logic 0.642ns (3.874%)  route 15.929ns (96.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.449    18.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X107Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X107Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[12]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X107Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[12]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.204    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.571ns  (logic 0.642ns (3.874%)  route 15.929ns (96.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.449    18.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X107Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X107Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[13]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X107Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[13]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.204    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.571ns  (logic 0.642ns (3.874%)  route 15.929ns (96.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.449    18.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X107Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X107Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[15]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X107Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12_reg[15]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.204    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 0.642ns (3.907%)  route 15.789ns (96.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.309    18.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X109Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[10]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X109Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[10]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 0.642ns (3.907%)  route 15.789ns (96.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.309    18.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X109Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[11]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X109Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[11]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 0.642ns (3.907%)  route 15.789ns (96.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 27.700 - 26.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633     1.633    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.151 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          7.480     9.631    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     9.755 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.309    18.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X109Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.700    27.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y44        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[12]/C
                         clock pessimism              0.000    27.700    
                         clock uncertainty           -0.198    27.502    
    SLICE_X109Y44        FDRE (Setup_fdre_C_R)       -0.429    27.073    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[12]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                  9.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.687%)  route 0.175ns (55.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.656     0.656    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.175     0.972    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][26]
    SLICE_X27Y99         FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.844     0.844    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.072     0.911    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg7_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.940%)  route 0.227ns (58.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.554     0.554    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_clk
    SLICE_X46Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.227     0.945    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_rxfifo_dout[17]
    SLICE_X51Y88         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg7_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.818     0.818    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y88         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg7_r1_reg[17]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.070     0.883    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg7_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_timing_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.324%)  route 0.151ns (51.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.660     0.660    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y100        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[11]/Q
                         net (fo=2, routed)           0.151     0.952    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg_n_0_[11]
    SLICE_X59Y99         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_timing_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.848     0.848    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y99         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_timing_reg[11]/C
                         clock pessimism             -0.005     0.843    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.046     0.889    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_timing_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg7_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.191%)  route 0.156ns (48.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.660     0.660    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_clk
    SLICE_X58Y100        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDCE (Prop_fdce_C_Q)         0.164     0.824 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.156     0.980    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_rxfifo_dout[1]
    SLICE_X57Y98         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg7_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.848     0.848    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y98         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg7_r1_reg[1]/C
                         clock pessimism             -0.005     0.843    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.070     0.913    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg7_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.313%)  route 0.194ns (56.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.614     0.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y49         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDRE (Prop_fdre_C_Q)         0.148     0.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[15]/Q
                         net (fo=2, routed)           0.194     0.955    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg_n_0_[15]
    SLICE_X92Y50         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.877     0.877    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y50         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[15]/C
                         clock pessimism              0.000     0.877    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.009     0.886    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.876%)  route 0.229ns (64.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.608     0.608    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y50         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y50         FDRE (Prop_fdre_C_Q)         0.128     0.736 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[8]/Q
                         net (fo=2, routed)           0.229     0.964    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg_n_0_[8]
    SLICE_X96Y48         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.884     0.884    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y48         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[8]/C
                         clock pessimism              0.000     0.884    
    SLICE_X96Y48         FDRE (Hold_fdre_C_D)         0.010     0.894    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.369ns (70.179%)  route 0.157ns (29.821%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.580     0.580    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/Q
                         net (fo=2, routed)           0.156     0.877    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg_n_0_[8]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.042     0.919 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.919    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter[8]_i_5_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.051 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.051    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.105 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.105    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]_i_1_n_7
    SLICE_X61Y100        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.935     0.935    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y100        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/C
                         clock pessimism             -0.005     0.930    
    SLICE_X61Y100        FDCE (Hold_fdce_C_D)         0.105     1.035    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.185ns (33.323%)  route 0.370ns (66.677%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.557     0.557    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=39, routed)          0.370     1.068    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/ADDRB1
    SLICE_X46Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.044     1.112 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/O
                         net (fo=1, routed)           0.000     1.112    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[20]
    SLICE_X46Y100        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.911     0.911    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_clk
    SLICE_X46Y100        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[20]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.131     1.037    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.185ns (33.203%)  route 0.372ns (66.797%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.557     0.557    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=39, routed)          0.372     1.070    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/ADDRA1
    SLICE_X46Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.044     1.114 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/O
                         net (fo=1, routed)           0.000     1.114    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[18]
    SLICE_X46Y100        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.911     0.911    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_clk
    SLICE_X46Y100        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[18]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.131     1.037    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_timing_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.767%)  route 0.205ns (59.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.660     0.660    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y100        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[10]/Q
                         net (fo=2, routed)           0.205     1.006    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg_n_0_[10]
    SLICE_X58Y99         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_timing_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.848     0.848    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y99         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_timing_reg[10]/C
                         clock pessimism             -0.005     0.843    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.085     0.928    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_timing_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 13.000 }
Period(ns):         26.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X56Y33  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsaavcjyih5qagdi5rd2rcbx2kgqpyui/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X58Y74  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajeybge5eiqn5crtp4fea/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X57Y70  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5akeish5rd2rcbx2kgn5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X58Y35  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgnpyui/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X65Y34  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgnwx2ki/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X60Y35  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgnx52ki/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X63Y34  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgnxh2ki/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X63Y34  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgog52ki/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X63Y34  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgohp2ki/C
Min Period        n/a     FDRE/C      n/a            1.000         26.000      25.000     SLICE_X65Y34  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsajpqboi5eimataprd2rcbx2kgohx2ki/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X46Y88  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X46Y88  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X46Y88  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X46Y88  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X46Y88  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X46Y88  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         13.000      11.750     SLICE_X46Y88  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         13.000      11.750     SLICE_X46Y88  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X54Y90  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X54Y90  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         13.000      11.750     SLICE_X50Y86  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 1.840ns (17.740%)  route 8.532ns (82.260%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 14.307 - 12.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X3Y37          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     2.290 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.585     2.875    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.118     2.993 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.614     3.607    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.326     3.933 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.731     4.664    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.788 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.554     6.342    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y57         LUT3 (Prop_lut3_I2_O)        0.116     6.458 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.676     8.135    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.328     8.463 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.471     8.934    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     9.058 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.566     9.624    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124     9.748 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=3, routed)           1.217    10.965    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124    11.089 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.117    12.206    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X21Y10         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.577    14.307    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y10         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.115    14.422    
                         clock uncertainty           -0.111    14.311    
    SLICE_X21Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.106    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 1.840ns (17.740%)  route 8.532ns (82.260%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 14.307 - 12.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X3Y37          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     2.290 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.585     2.875    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.118     2.993 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.614     3.607    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.326     3.933 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.731     4.664    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.788 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.554     6.342    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y57         LUT3 (Prop_lut3_I2_O)        0.116     6.458 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.676     8.135    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.328     8.463 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.471     8.934    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     9.058 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.566     9.624    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124     9.748 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=3, routed)           1.217    10.965    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124    11.089 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.117    12.206    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X21Y10         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.577    14.307    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y10         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/C
                         clock pessimism              0.115    14.422    
                         clock uncertainty           -0.111    14.311    
    SLICE_X21Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.106    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 1.840ns (17.740%)  route 8.532ns (82.260%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 14.307 - 12.730 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.834     1.834    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X3Y37          FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     2.290 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.585     2.875    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.118     2.993 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.614     3.607    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.326     3.933 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.731     4.664    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.788 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.554     6.342    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y57         LUT3 (Prop_lut3_I2_O)        0.116     6.458 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.676     8.135    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.328     8.463 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.471     8.934    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     9.058 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.566     9.624    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124     9.748 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=3, routed)           1.217    10.965    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124    11.089 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.117    12.206    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X21Y10         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.577    14.307    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y10         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/C
                         clock pessimism              0.115    14.422    
                         clock uncertainty           -0.111    14.311    
    SLICE_X21Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.106    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 1.505ns (15.144%)  route 8.433ns (84.856%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 14.255 - 12.730 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.889     1.889    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsaaarmk
    SLICE_X54Y121        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.478     2.367 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/Q
                         net (fo=2, routed)           2.381     4.748    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaj5sab[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.329     5.077 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzm/O
                         net (fo=3, routed)           0.836     5.913    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzz4g5tc
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.326     6.239 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           2.170     8.409    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X65Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.533 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsifsbuj4bdkp2tbprd3c/O
                         net (fo=1, routed)           1.641    10.174    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.298 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.767    11.065    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X59Y72         LUT4 (Prop_lut4_I2_O)        0.124    11.189 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638    11.827    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.525    14.255    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja/C
                         clock pessimism              0.014    14.269    
                         clock uncertainty           -0.111    14.158    
    SLICE_X60Y73         FDRE (Setup_fdre_C_R)       -0.429    13.729    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 1.505ns (15.144%)  route 8.433ns (84.856%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 14.255 - 12.730 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.889     1.889    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsaaarmk
    SLICE_X54Y121        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.478     2.367 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/Q
                         net (fo=2, routed)           2.381     4.748    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaj5sab[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.329     5.077 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzm/O
                         net (fo=3, routed)           0.836     5.913    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzz4g5tc
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.326     6.239 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           2.170     8.409    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X65Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.533 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsifsbuj4bdkp2tbprd3c/O
                         net (fo=1, routed)           1.641    10.174    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.298 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.767    11.065    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X59Y72         LUT4 (Prop_lut4_I2_O)        0.124    11.189 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638    11.827    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.525    14.255    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja/C
                         clock pessimism              0.014    14.269    
                         clock uncertainty           -0.111    14.158    
    SLICE_X60Y73         FDRE (Setup_fdre_C_R)       -0.429    13.729    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 1.505ns (15.144%)  route 8.433ns (84.856%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 14.255 - 12.730 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.889     1.889    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsaaarmk
    SLICE_X54Y121        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.478     2.367 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/Q
                         net (fo=2, routed)           2.381     4.748    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaj5sab[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.329     5.077 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzm/O
                         net (fo=3, routed)           0.836     5.913    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzz4g5tc
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.326     6.239 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           2.170     8.409    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X65Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.533 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsifsbuj4bdkp2tbprd3c/O
                         net (fo=1, routed)           1.641    10.174    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.298 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.767    11.065    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X59Y72         LUT4 (Prop_lut4_I2_O)        0.124    11.189 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638    11.827    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.525    14.255    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui/C
                         clock pessimism              0.014    14.269    
                         clock uncertainty           -0.111    14.158    
    SLICE_X60Y73         FDRE (Setup_fdre_C_R)       -0.429    13.729    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 1.505ns (15.144%)  route 8.433ns (84.856%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 14.255 - 12.730 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.889     1.889    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsaaarmk
    SLICE_X54Y121        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.478     2.367 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/Q
                         net (fo=2, routed)           2.381     4.748    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaj5sab[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.329     5.077 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzm/O
                         net (fo=3, routed)           0.836     5.913    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzz4g5tc
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.326     6.239 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           2.170     8.409    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X65Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.533 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsifsbuj4bdkp2tbprd3c/O
                         net (fo=1, routed)           1.641    10.174    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.298 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.767    11.065    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X59Y72         LUT4 (Prop_lut4_I2_O)        0.124    11.189 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638    11.827    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.525    14.255    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja/C
                         clock pessimism              0.014    14.269    
                         clock uncertainty           -0.111    14.158    
    SLICE_X60Y73         FDRE (Setup_fdre_C_R)       -0.429    13.729    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum1n5yui/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 1.505ns (15.144%)  route 8.433ns (84.856%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 14.255 - 12.730 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.889     1.889    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsaaarmk
    SLICE_X54Y121        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.478     2.367 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/Q
                         net (fo=2, routed)           2.381     4.748    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaj5sab[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.329     5.077 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzm/O
                         net (fo=3, routed)           0.836     5.913    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzz4g5tc
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.326     6.239 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           2.170     8.409    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X65Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.533 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsifsbuj4bdkp2tbprd3c/O
                         net (fo=1, routed)           1.641    10.174    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.298 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.767    11.065    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X59Y72         LUT4 (Prop_lut4_I2_O)        0.124    11.189 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638    11.827    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum1n5yui/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.525    14.255    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum1n5yui/C
                         clock pessimism              0.014    14.269    
                         clock uncertainty           -0.111    14.158    
    SLICE_X60Y73         FDRE (Setup_fdre_C_R)       -0.429    13.729    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum1n5yui
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyui/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 1.505ns (15.144%)  route 8.433ns (84.856%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 14.255 - 12.730 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.889     1.889    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsaaarmk
    SLICE_X54Y121        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.478     2.367 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/Q
                         net (fo=2, routed)           2.381     4.748    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaj5sab[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.329     5.077 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzm/O
                         net (fo=3, routed)           0.836     5.913    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzz4g5tc
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.326     6.239 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           2.170     8.409    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X65Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.533 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsifsbuj4bdkp2tbprd3c/O
                         net (fo=1, routed)           1.641    10.174    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.298 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.767    11.065    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsairaah4hu0h2igu5zcedpyum35rja
    SLICE_X59Y72         LUT4 (Prop_lut4_I2_O)        0.124    11.189 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl/O
                         net (fo=10, routed)          0.638    11.827    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyui/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.525    14.255    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X60Y73         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyui/C
                         clock pessimism              0.014    14.269    
                         clock uncertainty           -0.111    14.158    
    SLICE_X60Y73         FDRE (Setup_fdre_C_R)       -0.429    13.729    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyui
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaasmqvcpsuqdcdxyr4irag/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 1.500ns (15.456%)  route 8.205ns (84.544%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 14.258 - 12.730 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.889     1.889    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsaaarmk
    SLICE_X54Y121        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.478     2.367 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/Q
                         net (fo=2, routed)           2.381     4.748    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaj5sab[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.329     5.077 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzm/O
                         net (fo=3, routed)           0.836     5.913    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsfcdrp2laeyt2i5chzz4g5tc
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.326     6.239 f  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           2.170     8.409    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X65Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.533 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsifsbuj4bdkp2tbprd3c/O
                         net (fo=1, routed)           1.641    10.174    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.298 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=11, routed)          0.473    10.771    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsaaasmqvcpsuqdcdxyr4irag
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.119    10.890 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsacsau34iq5yr4eptd/O
                         net (fo=4, routed)           0.703    11.594    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsnso3r34x1g4r4wmo4rvuze0r5cdiyini5qi2njujyx4irazf4edkp2rcbx2kgnpyur5crtl4fea
    SLICE_X63Y71         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaasmqvcpsuqdcdxyr4irag/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.528    14.258    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X63Y71         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaasmqvcpsuqdcdxyr4irag/C
                         clock pessimism              0.014    14.272    
                         clock uncertainty           -0.111    14.161    
    SLICE_X63Y71         FDRE (Setup_fdre_C_R)       -0.637    13.524    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiafzd2chdkncofb/obsaaasmqvcpsuqdcdxyr4irag
  -------------------------------------------------------------------
                         required time                         13.524    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  1.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsieprqqnkexyz4ira14fdix2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfiqc12rcbx2kgr5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.256ns (61.815%)  route 0.158ns (38.185%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.557     0.557    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsaaarmk
    SLICE_X48Y13         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsieprqqnkexyz4ira14fdix2ki/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsieprqqnkexyz4ira14fdix2ki/Q
                         net (fo=2, routed)           0.158     0.856    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfbrbmay5bxyc/obsneprqqnkexyz4ira14fdi52ki[7]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.045     0.901 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfbrbmay5bxyc/obsniqc14fdg1l4feprd245ptc/O
                         net (fo=1, routed)           0.000     0.901    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfbrbmay5bxyc/obsfiqc14fdg1l4feprd245ptl2n5gc
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.971 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfbrbmay5bxyc/obsfiqc12rcbx2kgnwx2ki5chzx45gc/O[0]
                         net (fo=1, routed)           0.000     0.971    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsibrbmay5bxyf4g5td
    SLICE_X51Y13         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfiqc12rcbx2kgr5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.820     0.820    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsaaarmk
    SLICE_X51Y13         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfiqc12rcbx2kgr5yui/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.105     0.920    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidbcp3vsb/obsfiqc12rcbx2kgr5yui
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidpra0th5rp2dopseig5riz55csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsfdpra0th5rp2do5seig5riz55csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.820%)  route 0.228ns (58.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.558     0.558    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsaaarmk
    SLICE_X50Y4          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidpra0th5rp2dopseig5riz55csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidpra0th5rp2dopseig5riz55csa/Q
                         net (fo=2, routed)           0.228     0.950    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidpra0th5rp2doa[5]
    SLICE_X48Y3          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsfdpra0th5rp2do5seig5riz55csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.829     0.829    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsaaarmk
    SLICE_X48Y3          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsfdpra0th5rp2do5seig5riz55csa/C
                         clock pessimism             -0.005     0.824    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.075     0.899    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsfdpra0th5rp2do5seig5riz55csa
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.226%)  route 0.244ns (56.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.556     0.556    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_aclk
    SLICE_X49Y51         FDSE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.141     0.697 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/Q
                         net (fo=9, routed)           0.244     0.941    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[2]
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.986    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X50Y53         FDSE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.820     0.820    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_aclk
    SLICE_X50Y53         FDSE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y53         FDSE (Hold_fdse_C_D)         0.120     0.935    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaepqfd4ira14fdg52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crtp4fepsjcloa/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.586     0.586    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X63Y1          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaepqfd4ira14fdg52ki/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaepqfd4ira14fdg52ki/Q
                         net (fo=1, routed)           0.110     0.837    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsn0a[1]
    SLICE_X62Y0          SRL16E                                       r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crtp4fepsjcloa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.854     0.854    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsaaarmk
    SLICE_X62Y0          SRL16E                                       r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crtp4fepsjcloa/CLK
                         clock pessimism             -0.252     0.602    
    SLICE_X62Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.785    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crtp4fepsjcloa
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsncszy4s5riz55csh2inira12nlha/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgn5yur5crtv15csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsatwtnw15eiqn5crtp4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.040%)  route 0.174ns (40.960%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.634     0.634    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsncszy4s5riz55csh2inira12nlha/obsaaarmk
    SLICE_X51Y105        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsncszy4s5riz55csh2inira12nlha/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgn5yur5crtv15csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsncszy4s5riz55csh2inira12nlha/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgn5yur5crtv15csa/Q
                         net (fo=5, routed)           0.174     0.949    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsncszy4s5riz55csh2inira12nlha/obsazwd[1]
    SLICE_X49Y105        LUT2 (Prop_lut2_I0_O)        0.045     0.994 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsncszy4s5riz55csh2inira12nlha/obsiitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0v5cdqyit5acuj4kqch3wtux2iotwtnw15riz15cshyr4pa/O
                         net (fo=1, routed)           0.000     0.994    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsncszy4s5riz55csh2inira12nlha/obsaitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0v5cdqyit5acuj4kqch3wtux2iotwtnw15riz15cshyr4pprx20
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.059 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsncszy4s5riz55csh2inira12nlha/obsaitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0v5cdqyit5acuj4kqch3wtux2iotwtnw15eiqn5crtx4feprd21/O[1]
                         net (fo=1, routed)           0.000     1.059    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgn5yur5crtwh5cshzn[1]
    SLICE_X49Y105        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsatwtnw15eiqn5crtp4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.910     0.910    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X49Y105        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsatwtnw15eiqn5crtp4fea/C
                         clock pessimism             -0.009     0.901    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.105     1.006    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsatwtnw15eiqn5crtp4fea
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtx4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5riz15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.666%)  route 0.233ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.578     0.578    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X57Y51         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtx4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtx4fea/Q
                         net (fo=2, routed)           0.233     0.952    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpseigjpseig[3]
    SLICE_X57Y47         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5riz15csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.853     0.853    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X57Y47         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5riz15csa/C
                         clock pessimism              0.000     0.853    
    SLICE_X57Y47         FDRE (Hold_fdre_C_D)         0.046     0.899    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5riz15csa
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgoyp2ki5rizv5csh120/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgoyx2ki5rizv5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.325%)  route 0.194ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.557     0.557    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsaaarmk
    SLICE_X50Y8          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgoyp2ki5rizv5csh120/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.148     0.705 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsigraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgoyp2ki5rizv5csh120/Q
                         net (fo=2, routed)           0.194     0.898    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgoyx2ki5ri0d5cshzk[0]
    SLICE_X47Y8          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgoyx2ki5rizv5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.828     0.828    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsaaarmk
    SLICE_X47Y8          FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgoyx2ki5rizv5csa/C
                         clock pessimism             -0.005     0.823    
    SLICE_X47Y8          FDRE (Hold_fdre_C_D)         0.022     0.845    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsibrbmay5dabgcd5qzcecdpyqnhvcd/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgoyx2ki5rizv5csa
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.270%)  route 0.182ns (58.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.552     0.552    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/m_axi_mm2s_aclk
    SLICE_X48Y20         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]/Q
                         net (fo=1, routed)           0.182     0.862    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/othrchnl_frame_ptr_in_d2[1]
    SLICE_X50Y20         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.814     0.814    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/m_axi_mm2s_aclk
    SLICE_X50Y20         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[1]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)        -0.001     0.808    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.011%)  route 0.246ns (59.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.594     0.594    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X22Y7          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/Q
                         net (fo=1, routed)           0.246     1.003    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/sig_data_fifo_data_in[15]
    RAMB36_X1Y0          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.905     0.905    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y0          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.653    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     0.949    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.546%)  route 0.163ns (52.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.546     0.546    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X50Y26         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.148     0.694 r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]/Q
                         net (fo=2, routed)           0.163     0.857    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31][28]
    SLICE_X49Y26         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.814     0.814    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X49Y26         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)        -0.007     0.802    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 6.365 }
Period(ns):         12.730
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB36_X3Y1    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB36_X5Y13   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB18_X3Y0    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB18_X5Y28   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB36_X4Y1    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB36_X3Y21   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB36_X4Y2    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB36_X3Y20   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB18_X5Y3    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.730      9.786      RAMB18_X3Y38   fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.365       5.115      SLICE_X50Y17   fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsicfizz5cdi3mtnb/obsfdasjcaga/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X104Y58  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X26Y64   fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X26Y64   fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         6.365       5.115      SLICE_X82Y56   fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsicfizz5cdi3mtnb/obsfdasjcaga/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X46Y74   fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X46Y74   fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X46Y74   fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X46Y74   fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X46Y74   fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.365       5.115      SLICE_X46Y74   fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.365       5.115      SLICE_X46Y74   fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_L
  To Clock:  fmc_imageon_vclk_L

Setup :            0  Failing Endpoints,  Worst Slack       10.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 2.859ns (51.722%)  route 2.669ns (48.278%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 20.536 - 15.730 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.639     5.252    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.518     5.770 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           1.128     6.897    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.021 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     7.021    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.553    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.866 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.588     8.455    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[7]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.162 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.496 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.953    10.448    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[9]
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.331    10.779 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[9]_i_1/O
                         net (fo=1, routed)           0.000    10.779    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[9]
    SLICE_X40Y72         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.465    20.536    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X40Y72         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/C
                         clock pessimism              0.386    20.922    
                         clock uncertainty           -0.035    20.886    
    SLICE_X40Y72         FDCE (Setup_fdce_C_D)        0.075    20.961    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.335ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.841ns (52.861%)  route 2.533ns (47.139%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 20.536 - 15.730 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.639     5.252    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.518     5.770 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           1.128     6.897    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.021 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     7.021    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.553    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.866 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.588     8.455    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[7]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.162 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.475 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.818    10.292    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[11]
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.334    10.626 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[11]_i_1/O
                         net (fo=1, routed)           0.000    10.626    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[11]
    SLICE_X40Y72         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.465    20.536    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X40Y72         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[11]/C
                         clock pessimism              0.386    20.922    
                         clock uncertainty           -0.035    20.886    
    SLICE_X40Y72         FDCE (Setup_fdce_C_D)        0.075    20.961    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[11]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 10.335    

Slack (MET) :             10.404ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.603ns (49.041%)  route 2.705ns (50.959%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 20.538 - 15.730 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.639     5.252    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.518     5.770 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           1.128     6.897    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.021 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     7.021    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.627 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.591     8.218    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[3]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.925 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.925    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.238 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.986    10.225    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[7]
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.335    10.560 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[7]_i_1/O
                         net (fo=1, routed)           0.000    10.560    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[7]
    SLICE_X40Y71         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.467    20.538    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X40Y71         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]/C
                         clock pessimism              0.386    20.924    
                         clock uncertainty           -0.035    20.888    
    SLICE_X40Y71         FDCE (Setup_fdce_C_D)        0.075    20.963    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]
  -------------------------------------------------------------------
                         required time                         20.963    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 10.404    

Slack (MET) :             10.468ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.765ns (33.918%)  route 3.439ns (66.082%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 20.538 - 15.730 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.680     5.293    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y14         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.175 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=11, routed)          1.273     7.448    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     7.572 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=3, routed)           0.960     8.532    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.656 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.896     9.552    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/next_state1
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.676 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.676    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X46Y71         MUXF7 (Prop_muxf7_I1_O)      0.214     9.890 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.310    10.200    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.297    10.497 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.497    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X46Y70         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.467    20.538    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y70         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.386    20.924    
                         clock uncertainty           -0.035    20.888    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.077    20.965    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.965    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 10.468    

Slack (MET) :             10.499ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.715ns (52.547%)  route 2.452ns (47.453%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 20.536 - 15.730 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.639     5.252    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.518     5.770 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           1.128     6.897    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.021 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     7.021    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.553    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.866 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.588     8.455    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[7]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.162 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.384 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.736    10.120    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[8]
    SLICE_X40Y72         LUT3 (Prop_lut3_I1_O)        0.299    10.419 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[8]_i_1/O
                         net (fo=1, routed)           0.000    10.419    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[8]
    SLICE_X40Y72         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.465    20.536    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X40Y72         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[8]/C
                         clock pessimism              0.386    20.922    
                         clock uncertainty           -0.035    20.886    
    SLICE_X40Y72         FDCE (Setup_fdce_C_D)        0.031    20.917    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[8]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                 10.499    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.934ns (20.061%)  route 3.722ns (79.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 20.660 - 15.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.721     5.334    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X74Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y29         FDCE (Prop_fdce_C_Q)         0.456     5.790 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           1.243     7.032    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X77Y25         LUT4 (Prop_lut4_I0_O)        0.152     7.184 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.752     8.936    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.326     9.262 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.727     9.989    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[13]
    RAMB36_X3Y3          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.589    20.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y3          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.386    21.046    
                         clock uncertainty           -0.035    21.011    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.568    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.590ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.620ns (51.157%)  route 2.502ns (48.843%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 20.538 - 15.730 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.639     5.252    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.518     5.770 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           1.128     6.897    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.021 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     7.021    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.627 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.591     8.218    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[3]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.925 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.925    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.259 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.783    10.042    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[5]
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.331    10.373 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[5]_i_1/O
                         net (fo=1, routed)           0.000    10.373    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[5]
    SLICE_X40Y71         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.467    20.538    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X40Y71         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[5]/C
                         clock pessimism              0.386    20.924    
                         clock uncertainty           -0.035    20.888    
    SLICE_X40Y71         FDCE (Setup_fdce_C_D)        0.075    20.963    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[5]
  -------------------------------------------------------------------
                         required time                         20.963    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                 10.590    

Slack (MET) :             10.631ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.580ns (12.888%)  route 3.920ns (87.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 20.536 - 15.730 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.713     5.326    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y59         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.095     6.876    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.000 r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=64, routed)          2.826     9.826    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X52Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.465    20.536    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[2]/C
                         clock pessimism              0.386    20.922    
                         clock uncertainty           -0.035    20.886    
    SLICE_X52Y58         FDRE (Setup_fdre_C_R)       -0.429    20.457    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 10.631    

Slack (MET) :             10.631ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.580ns (12.888%)  route 3.920ns (87.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 20.536 - 15.730 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.713     5.326    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y59         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.095     6.876    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.000 r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=64, routed)          2.826     9.826    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X52Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.465    20.536    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]/C
                         clock pessimism              0.386    20.922    
                         clock uncertainty           -0.035    20.886    
    SLICE_X52Y58         FDRE (Setup_fdre_C_R)       -0.429    20.457    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 10.631    

Slack (MET) :             10.631ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.580ns (12.888%)  route 3.920ns (87.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 20.536 - 15.730 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.713     5.326    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y59         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.095     6.876    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vresetn
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.000 r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=64, routed)          2.826     9.826    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0
    SLICE_X52Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.465    20.536    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/C
                         clock pessimism              0.386    20.922    
                         clock uncertainty           -0.035    20.886    
    SLICE_X52Y58         FDRE (Setup_fdre_C_R)       -0.429    20.457    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 10.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.608%)  route 0.167ns (50.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.602     1.686    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y21         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDCE (Prop_fdce_C_Q)         0.164     1.850 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=4, routed)           0.167     2.016    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][8]
    RAMB36_X4Y4          RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.908     2.380    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y4          RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.641     1.739    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.922    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.549     1.633    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     1.830    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.814     2.285    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.653     1.633    
    SLICE_X35Y70         FDCE (Hold_fdce_C_D)         0.078     1.711    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.570     1.654    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X31Y67         FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDSE (Prop_fdse_C_Q)         0.141     1.795 r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[11]/Q
                         net (fo=1, routed)           0.110     1.905    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[11]
    SLICE_X30Y66         SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.837     2.308    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X30Y66         SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
                         clock pessimism             -0.640     1.669    
    SLICE_X30Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.786    fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.578     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDCE (Prop_fdce_C_Q)         0.141     1.803 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.858    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.653     1.662    
    SLICE_X69Y29         FDCE (Hold_fdce_C_D)         0.076     1.738    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.549     1.633    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     1.830    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.814     2.285    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X35Y70         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.653     1.633    
    SLICE_X35Y70         FDCE (Hold_fdce_C_D)         0.076     1.709    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y23         FDCE (Prop_fdce_C_Q)         0.141     1.800 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.855    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.652     1.659    
    SLICE_X71Y23         FDCE (Hold_fdce_C_D)         0.076     1.735    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.546     1.630    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y72         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.771 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.827    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X41Y72         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.811     2.282    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y72         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.653     1.630    
    SLICE_X41Y72         FDPE (Hold_fdpe_C_D)         0.075     1.705    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.578     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y22         FDCE (Prop_fdce_C_Q)         0.141     1.803 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.858    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X75Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X75Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.652     1.662    
    SLICE_X75Y22         FDCE (Hold_fdce_C_D)         0.075     1.737    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.574     1.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDCE (Prop_fdce_C_Q)         0.141     1.799 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     1.854    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.838     2.309    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.652     1.658    
    SLICE_X71Y24         FDCE (Hold_fdce_C_D)         0.075     1.733    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.578     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDCE (Prop_fdce_C_Q)         0.141     1.803 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.858    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.653     1.662    
    SLICE_X69Y29         FDCE (Hold_fdce_C_D)         0.075     1.737    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_vclk_L
Waveform(ns):       { 0.000 7.865 }
Period(ns):         15.730
Sources:            { fmc_imageon_vclk_L }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X3Y5   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.730      13.154     RAMB18_X4Y11  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.730      13.154     RAMB36_X4Y4   fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X3Y6   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X4Y7   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X4Y6   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X3Y3   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X3Y4   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X3Y2   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB18_X2Y32  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X26Y65  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y62  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X26Y65  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X26Y65  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X30Y66  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       53.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.467ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 2.066ns (22.436%)  route 7.143ns (77.564%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 69.769 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          1.047    16.721    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X112Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    69.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X112Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[4]/C
                         clock pessimism              0.623    70.392    
                         clock uncertainty           -0.035    70.357    
    SLICE_X112Y33        FDPE (Setup_fdpe_C_CE)      -0.169    70.188    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[4]
  -------------------------------------------------------------------
                         required time                         70.188    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                 53.467    

Slack (MET) :             53.467ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 2.066ns (22.436%)  route 7.143ns (77.564%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 69.769 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          1.047    16.721    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X112Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    69.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X112Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[5]/C
                         clock pessimism              0.623    70.392    
                         clock uncertainty           -0.035    70.357    
    SLICE_X112Y33        FDPE (Setup_fdpe_C_CE)      -0.169    70.188    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[5]
  -------------------------------------------------------------------
                         required time                         70.188    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                 53.467    

Slack (MET) :             53.614ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 2.066ns (22.890%)  route 6.960ns (77.110%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 69.769 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.865    16.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X113Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    69.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X113Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[6]/C
                         clock pessimism              0.623    70.392    
                         clock uncertainty           -0.035    70.357    
    SLICE_X113Y33        FDPE (Setup_fdpe_C_CE)      -0.205    70.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[6]
  -------------------------------------------------------------------
                         required time                         70.152    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                 53.614    

Slack (MET) :             53.614ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 2.066ns (22.890%)  route 6.960ns (77.110%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 69.769 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.865    16.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X113Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    69.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X113Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[7]/C
                         clock pessimism              0.623    70.392    
                         clock uncertainty           -0.035    70.357    
    SLICE_X113Y33        FDPE (Setup_fdpe_C_CE)      -0.205    70.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[7]
  -------------------------------------------------------------------
                         required time                         70.152    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                 53.614    

Slack (MET) :             53.614ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 2.066ns (22.890%)  route 6.960ns (77.110%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 69.769 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.865    16.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X113Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    69.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X113Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[8]/C
                         clock pessimism              0.623    70.392    
                         clock uncertainty           -0.035    70.357    
    SLICE_X113Y33        FDPE (Setup_fdpe_C_CE)      -0.205    70.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[8]
  -------------------------------------------------------------------
                         required time                         70.152    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                 53.614    

Slack (MET) :             53.614ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 2.066ns (22.890%)  route 6.960ns (77.110%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 69.769 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.865    16.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X113Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.755    69.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X113Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[9]/C
                         clock pessimism              0.623    70.392    
                         clock uncertainty           -0.035    70.357    
    SLICE_X113Y33        FDPE (Setup_fdpe_C_CE)      -0.205    70.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[9]
  -------------------------------------------------------------------
                         required time                         70.152    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                 53.614    

Slack (MET) :             53.798ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.066ns (23.275%)  route 6.810ns (76.725%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.848ns = ( 69.768 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.715    16.389    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X112Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.754    69.768    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X112Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[1]/C
                         clock pessimism              0.623    70.391    
                         clock uncertainty           -0.035    70.356    
    SLICE_X112Y32        FDPE (Setup_fdpe_C_CE)      -0.169    70.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[1]
  -------------------------------------------------------------------
                         required time                         70.187    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 53.798    

Slack (MET) :             53.798ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.066ns (23.275%)  route 6.810ns (76.725%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.848ns = ( 69.768 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.715    16.389    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X112Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.754    69.768    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X112Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[2]/C
                         clock pessimism              0.623    70.391    
                         clock uncertainty           -0.035    70.356    
    SLICE_X112Y32        FDPE (Setup_fdpe_C_CE)      -0.169    70.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[2]
  -------------------------------------------------------------------
                         required time                         70.187    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 53.798    

Slack (MET) :             53.798ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.066ns (23.275%)  route 6.810ns (76.725%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.848ns = ( 69.768 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.715    16.389    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X112Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.754    69.768    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X112Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[3]/C
                         clock pessimism              0.623    70.391    
                         clock uncertainty           -0.035    70.356    
    SLICE_X112Y32        FDPE (Setup_fdpe_C_CE)      -0.169    70.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[3]
  -------------------------------------------------------------------
                         required time                         70.187    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 53.798    

Slack (MET) :             53.917ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 2.066ns (23.684%)  route 6.657ns (76.316%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.850ns = ( 69.770 - 62.920 ) 
    Source Clock Delay      (SCD):    7.512ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.512    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.456     7.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[3]/Q
                         net (fo=9, routed)           1.181     9.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[3]
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.152     9.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[2]_i_1__1/O
                         net (fo=2, routed)           1.239    10.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I4_O)        0.326    10.867 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000    10.867    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.399 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=10, routed)          1.907    13.306    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X111Y39        LUT4 (Prop_lut4_I0_O)        0.150    13.456 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=2, routed)           0.958    14.413    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_0
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.326    14.739 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1/O
                         net (fo=1, routed)           0.810    15.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_3__1_n_0
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          0.562    16.235    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_2
    SLICE_X113Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.756    69.770    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_L
    SLICE_X113Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[0]/C
                         clock pessimism              0.623    70.393    
                         clock uncertainty           -0.035    70.358    
    SLICE_X113Y34        FDPE (Setup_fdpe_C_CE)      -0.205    70.153    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[0]
  -------------------------------------------------------------------
                         required time                         70.153    
                         arrival time                         -16.235    
  -------------------------------------------------------------------
                         slack                                 53.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.171%)  route 0.270ns (67.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.305     2.349    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_L
    SLICE_X88Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y27         FDCE (Prop_fdce_C_Q)         0.128     2.477 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[35]/Q
                         net (fo=1, routed)           0.270     2.747    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y6          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.362     3.232    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y6          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.841     2.392    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     2.635    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     2.360    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X83Y38         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y38         FDCE (Prop_fdce_C_Q)         0.141     2.501 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[17]/Q
                         net (fo=2, routed)           0.065     2.566    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[17]
    SLICE_X82Y38         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.224    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X82Y38         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[17]/C
                         clock pessimism             -0.851     2.373    
    SLICE_X82Y38         FDCE (Hold_fdce_C_D)         0.076     2.449    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_int_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.276     2.320    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/fmc_imageon_vclk_L
    SLICE_X91Y24         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.141     2.461 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_int_reg[20]/Q
                         net (fo=6, routed)           0.066     2.527    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_int_reg_n_0_[20]
    SLICE_X90Y24         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     3.181    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/fmc_imageon_vclk_L
    SLICE_X90Y24         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[20]/C
                         clock pessimism             -0.848     2.333    
    SLICE_X90Y24         FDRE (Hold_fdre_C_D)         0.076     2.409    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.308     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDCE (Prop_fdce_C_Q)         0.141     2.493 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     2.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.861     2.352    
    SLICE_X69Y25         FDCE (Hold_fdce_C_D)         0.078     2.430    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.282     2.326    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_L
    SLICE_X101Y18        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y18        FDRE (Prop_fdre_C_Q)         0.141     2.467 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.523    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0]_18[6]
    SLICE_X101Y18        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     3.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_L
    SLICE_X101Y18        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.861     2.326    
    SLICE_X101Y18        FDRE (Hold_fdre_C_D)         0.078     2.404    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.281     2.325    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_L
    SLICE_X101Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y19        FDRE (Prop_fdre_C_Q)         0.141     2.466 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.522    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0]_18[7]
    SLICE_X101Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     3.186    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_L
    SLICE_X101Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.861     2.325    
    SLICE_X101Y19        FDRE (Hold_fdre_C_D)         0.078     2.403    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.260     2.304    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X109Y37        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y37        FDRE (Prop_fdre_C_Q)         0.141     2.445 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.501    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0]_30[7]
    SLICE_X109Y37        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.296     3.166    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_L
    SLICE_X109Y37        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.862     2.304    
    SLICE_X109Y37        FDRE (Hold_fdre_C_D)         0.078     2.382    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.253     2.297    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_L
    SLICE_X111Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y28        FDCE (Prop_fdce_C_Q)         0.141     2.438 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/Q
                         net (fo=1, routed)           0.056     2.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe[0]
    SLICE_X111Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.288     3.158    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_L
    SLICE_X111Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[1]/C
                         clock pessimism             -0.861     2.297    
    SLICE_X111Y28        FDCE (Hold_fdce_C_D)         0.078     2.375    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.283     2.327    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_L
    SLICE_X97Y32         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y32         FDRE (Prop_fdre_C_Q)         0.141     2.468 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.524    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[8]
    SLICE_X97Y32         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.319     3.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_L
    SLICE_X97Y32         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.862     2.327    
    SLICE_X97Y32         FDRE (Hold_fdre_C_D)         0.078     2.405    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.314     2.358    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X83Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDCE (Prop_fdce_C_Q)         0.141     2.499 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[10]/Q
                         net (fo=2, routed)           0.067     2.566    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCntr_reg[10]
    SLICE_X82Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.351     3.221    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X82Y36         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[10]/C
                         clock pessimism             -0.850     2.371    
    SLICE_X82Y36         FDCE (Hold_fdce_C_D)         0.075     2.446    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0
Waveform(ns):       { 0.000 31.460 }
Period(ns):         62.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X3Y5    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         62.920      60.344     RAMB18_X5Y14   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         62.920      60.344     RAMB18_X5Y6    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         62.920      60.344     RAMB18_X5Y18   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         62.920      60.344     RAMB18_X5Y2    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         62.920      60.344     RAMB18_X5Y10   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X3Y6    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X4Y7    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X4Y6    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X3Y3    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X86Y29   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X86Y29   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][32]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][33]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][34]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X102Y25  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][35]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_R
  To Clock:  fmc_imageon_vclk_R

Setup :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.770ns (24.892%)  route 5.341ns (75.108%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 20.764 - 15.730 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.738     5.388    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y15         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.270 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=11, routed)          3.186     9.457    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.581 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=3, routed)           0.807    10.387    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.124    10.511 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.889    11.401    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/next_state1
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.124    11.525 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.000    11.525    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X45Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    11.742 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.458    12.200    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X42Y106        LUT6 (Prop_lut6_I5_O)        0.299    12.499 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.499    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.656    20.764    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X42Y106        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.286    21.050    
                         clock uncertainty           -0.035    21.014    
    SLICE_X42Y106        FDRE (Setup_fdre_C_D)        0.077    21.091    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.091    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 0.996ns (16.228%)  route 5.141ns (83.772%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 20.755 - 15.730 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.967     5.617    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X98Y120        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDCE (Prop_fdce_C_Q)         0.518     6.135 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.645     8.779    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X108Y75        LUT4 (Prop_lut4_I0_O)        0.150     8.929 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.811    10.741    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X90Y67         LUT4 (Prop_lut4_I2_O)        0.328    11.069 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.686    11.754    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[13]
    RAMB36_X4Y12         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.647    20.755    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y12         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.286    21.041    
                         clock uncertainty           -0.035    21.005    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.562    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.562    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 1.590ns (25.147%)  route 4.733ns (74.853%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 20.763 - 15.730 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.738     5.388    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y15         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.270 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=11, routed)          3.186     9.457    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.581 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=3, routed)           0.807    10.387    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.124    10.511 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.588    11.100    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/next_state1
    SLICE_X43Y107        LUT5 (Prop_lut5_I2_O)        0.124    11.224 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.151    11.375    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_5_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.124    11.499 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    11.499    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_2_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    11.711 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.711    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X43Y107        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.655    20.763    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X43Y107        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.286    21.049    
                         clock uncertainty           -0.035    21.013    
    SLICE_X43Y107        FDRE (Setup_fdre_C_D)        0.064    21.077    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.384ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.996ns (17.920%)  route 4.562ns (82.080%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.751 - 15.730 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.967     5.617    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X98Y120        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDCE (Prop_fdce_C_Q)         0.518     6.135 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.645     8.779    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X108Y75        LUT4 (Prop_lut4_I0_O)        0.150     8.929 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.427    10.357    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X90Y67         LUT4 (Prop_lut4_I2_O)        0.328    10.685 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.490    11.175    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.643    20.751    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.286    21.037    
                         clock uncertainty           -0.035    21.001    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.558    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.558    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  9.384    

Slack (MET) :             9.460ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.996ns (18.131%)  route 4.497ns (81.869%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 20.762 - 15.730 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.967     5.617    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X98Y120        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDCE (Prop_fdce_C_Q)         0.518     6.135 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.645     8.779    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X108Y75        LUT4 (Prop_lut4_I0_O)        0.150     8.929 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.057     9.987    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.328    10.315 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.795    11.110    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/gc0.count_d1_reg[13]
    RAMB36_X5Y11         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.654    20.762    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y11         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.286    21.048    
                         clock uncertainty           -0.035    21.012    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.569    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.569    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  9.460    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 0.996ns (18.695%)  route 4.332ns (81.305%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 20.759 - 15.730 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.967     5.617    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X98Y120        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDCE (Prop_fdce_C_Q)         0.518     6.135 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.645     8.779    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X108Y75        LUT4 (Prop_lut4_I0_O)        0.150     8.929 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.053     9.983    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.328    10.311 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.634    10.944    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X5Y12         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.651    20.759    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y12         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.286    21.045    
                         clock uncertainty           -0.035    21.009    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.566    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.566    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.254ns (21.582%)  route 4.557ns (78.418%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 20.764 - 15.730 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.738     5.388    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y15         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.270 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=11, routed)          3.186     9.457    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.581 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=3, routed)           0.807    10.387    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.124    10.511 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.563    11.075    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/next_state1
    SLICE_X43Y106        LUT6 (Prop_lut6_I4_O)        0.124    11.199 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000    11.199    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X43Y106        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.656    20.764    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X43Y106        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.286    21.050    
                         clock uncertainty           -0.035    21.014    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)        0.031    21.045    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.045    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  9.847    

Slack (MET) :             9.884ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.704ns (13.785%)  route 4.403ns (86.215%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 20.677 - 15.730 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.844     5.494    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X37Y111        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456     5.950 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=13, routed)          1.188     7.137    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_active_video
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.261 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FIFO_INST_i_3/O
                         net (fo=6, routed)           2.435     9.696    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X54Y74         LUT5 (Prop_lut5_I2_O)        0.124     9.820 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           0.780    10.601    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X3Y26         RAMB18E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.569    20.677    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y26         RAMB18E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.286    20.963    
                         clock uncertainty           -0.035    20.927    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.484    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.484    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  9.884    

Slack (MET) :             9.932ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.704ns (13.692%)  route 4.438ns (86.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 20.677 - 15.730 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.844     5.494    fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X37Y111        FDRE                                         r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456     5.950 r  fmc_imageon_gs_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=13, routed)          1.188     7.137    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_active_video
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.261 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FIFO_INST_i_3/O
                         net (fo=6, routed)           2.486     9.747    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X54Y74         LUT4 (Prop_lut4_I0_O)        0.124     9.871 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.764    10.635    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_regout_en
    RAMB18_X3Y26         RAMB18E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.569    20.677    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y26         RAMB18E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.286    20.963    
                         clock uncertainty           -0.035    20.927    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    20.567    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  9.932    

Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.254ns (21.941%)  route 4.461ns (78.059%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 20.764 - 15.730 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.738     5.388    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y15         RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.270 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=11, routed)          3.186     9.457    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.581 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=3, routed)           0.450    10.031    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.124    10.155 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.825    10.979    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[2]_i_2_n_0
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.124    11.103 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.103    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[2]_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.656    20.764    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y106        FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.286    21.050    
                         clock uncertainty           -0.035    21.014    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.029    21.043    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.043    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  9.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.318%)  route 0.192ns (57.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.649     1.770    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y126        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDCE (Prop_fdce_C_Q)         0.141     1.911 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=4, routed)           0.192     2.103    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][1]
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.963     2.472    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.626     1.846    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.029    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_1/U0/debug_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.718%)  route 0.333ns (70.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.556     1.676    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/clk
    SLICE_X48Y92         FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data_d_reg[2]/Q
                         net (fo=1, routed)           0.333     2.151    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data_d[2]
    SLICE_X47Y101        FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/debug_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.913     2.421    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/clk
    SLICE_X47Y101        FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/debug_o_reg[22]/C
                         clock pessimism             -0.393     2.029    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.047     2.076    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/debug_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.161%)  route 0.316ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.650     1.771    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X66Y124        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164     1.935 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/Q
                         net (fo=1, routed)           0.316     2.251    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.963     2.472    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.626     1.846    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.142    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.224%)  route 0.175ns (57.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.648     1.769    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y126        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y126        FDCE (Prop_fdce_C_Q)         0.128     1.897 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=4, routed)           0.175     2.072    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][10]
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.963     2.472    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.645     1.827    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130     1.957    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.651     1.772    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y127        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDCE (Prop_fdce_C_Q)         0.141     1.913 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/Q
                         net (fo=4, routed)           0.232     2.144    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][11]
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.963     2.472    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.626     1.846    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.029    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.649     1.770    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y126        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDCE (Prop_fdce_C_Q)         0.141     1.911 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=4, routed)           0.235     2.146    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][7]
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.963     2.472    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y25         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.626     1.846    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.029    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.640     1.761    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/clk
    SLICE_X47Y104        FDSE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDSE (Prop_fdse_C_Q)         0.141     1.902 r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d2_reg[4]/Q
                         net (fo=1, routed)           0.110     2.012    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d2[4]
    SLICE_X46Y105        SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.912     2.420    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/clk
    SLICE_X46Y105        SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[4]_srl3/CLK
                         clock pessimism             -0.644     1.777    
    SLICE_X46Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.894    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/in_data_mux_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data_d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.796%)  route 0.406ns (74.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.553     1.673    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X49Y85         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/in_data_mux_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/in_data_mux_reg[12]/Q
                         net (fo=2, routed)           0.406     2.220    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data[12]
    SLICE_X45Y102        FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data_d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.913     2.421    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/clk
    SLICE_X45Y102        FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data_d_reg[12]/C
                         clock pessimism             -0.393     2.029    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.071     2.100    fmc_imageon_gs_i/avnet_hdmi_out_1/U0/video_data_d_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.625     1.745    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.942    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.892     2.400    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.655     1.745    
    SLICE_X107Y73        FDCE (Hold_fdce_C_D)         0.076     1.821    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.648     1.769    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X59Y125        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDCE (Prop_fdce_C_Q)         0.141     1.910 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.966    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X59Y125        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.919     2.427    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X59Y125        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.659     1.769    
    SLICE_X59Y125        FDCE (Hold_fdce_C_D)         0.076     1.845    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_vclk_R
Waveform(ns):       { 0.000 7.865 }
Period(ns):         15.730
Sources:            { fmc_imageon_vclk_R }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.730      13.154     RAMB18_X3Y48   fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.730      13.154     RAMB36_X3Y25   fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X5Y15   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X4Y14   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X5Y16   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X4Y12   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X5Y11   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X4Y13   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB36_X5Y12   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.730      13.154     RAMB18_X3Y26   fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y105  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y102  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y102  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y105  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y105  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y105  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y105  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y105  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.865       6.885      SLICE_X46Y104  fmc_imageon_gs_i/avnet_hdmi_out_1/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       53.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.336ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 1.794ns (19.209%)  route 7.545ns (80.791%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 69.789 - 62.920 ) 
    Source Clock Delay      (SCD):    7.532ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816     7.532    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_R
    SLICE_X108Y84        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDPE (Prop_fdpe_C_Q)         0.518     8.050 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.816     9.866    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[1]
    SLICE_X105Y81        LUT6 (Prop_lut6_I2_O)        0.124     9.990 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_29__2/O
                         net (fo=2, routed)           1.115    11.105    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I3_O)        0.124    11.229 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2/O
                         net (fo=1, routed)           1.054    12.283    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.124    12.407 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.407    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.939 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.290    14.229    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X110Y78        LUT6 (Prop_lut6_I1_O)        0.124    14.353 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.868    15.221    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I2_O)        0.124    15.345 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.645    15.991    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.124    16.115 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.757    16.871    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.752    69.789    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_R
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    70.412    
                         clock uncertainty           -0.035    70.377    
    SLICE_X112Y81        FDCE (Setup_fdce_C_CE)      -0.169    70.208    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         70.208    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                 53.336    

Slack (MET) :             53.336ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 1.794ns (19.209%)  route 7.545ns (80.791%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 69.789 - 62.920 ) 
    Source Clock Delay      (SCD):    7.532ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816     7.532    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_R
    SLICE_X108Y84        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDPE (Prop_fdpe_C_Q)         0.518     8.050 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.816     9.866    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[1]
    SLICE_X105Y81        LUT6 (Prop_lut6_I2_O)        0.124     9.990 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_29__2/O
                         net (fo=2, routed)           1.115    11.105    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I3_O)        0.124    11.229 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2/O
                         net (fo=1, routed)           1.054    12.283    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.124    12.407 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.407    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.939 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.290    14.229    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X110Y78        LUT6 (Prop_lut6_I1_O)        0.124    14.353 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.868    15.221    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I2_O)        0.124    15.345 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.645    15.991    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.124    16.115 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.757    16.871    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.752    69.789    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_R
    SLICE_X112Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    70.412    
                         clock uncertainty           -0.035    70.377    
    SLICE_X112Y81        FDCE (Setup_fdce_C_CE)      -0.169    70.208    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         70.208    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                 53.336    

Slack (MET) :             53.383ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 1.794ns (19.382%)  route 7.462ns (80.618%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 69.788 - 62.920 ) 
    Source Clock Delay      (SCD):    7.532ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816     7.532    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_R
    SLICE_X108Y84        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDPE (Prop_fdpe_C_Q)         0.518     8.050 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.816     9.866    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[1]
    SLICE_X105Y81        LUT6 (Prop_lut6_I2_O)        0.124     9.990 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_29__2/O
                         net (fo=2, routed)           1.115    11.105    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I3_O)        0.124    11.229 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2/O
                         net (fo=1, routed)           1.054    12.283    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.124    12.407 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.407    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.939 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.290    14.229    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X110Y78        LUT6 (Prop_lut6_I1_O)        0.124    14.353 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.868    15.221    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I2_O)        0.124    15.345 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.645    15.991    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.124    16.115 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.673    16.788    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X111Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.751    69.788    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_R
    SLICE_X111Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    70.411    
                         clock uncertainty           -0.035    70.376    
    SLICE_X111Y80        FDCE (Setup_fdce_C_CE)      -0.205    70.171    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         70.171    
                         arrival time                         -16.788    
  -------------------------------------------------------------------
                         slack                                 53.383    

Slack (MET) :             53.383ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 1.794ns (19.382%)  route 7.462ns (80.618%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 69.788 - 62.920 ) 
    Source Clock Delay      (SCD):    7.532ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816     7.532    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_R
    SLICE_X108Y84        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDPE (Prop_fdpe_C_Q)         0.518     8.050 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.816     9.866    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[1]
    SLICE_X105Y81        LUT6 (Prop_lut6_I2_O)        0.124     9.990 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_29__2/O
                         net (fo=2, routed)           1.115    11.105    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I3_O)        0.124    11.229 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2/O
                         net (fo=1, routed)           1.054    12.283    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.124    12.407 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.407    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.939 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.290    14.229    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X110Y78        LUT6 (Prop_lut6_I1_O)        0.124    14.353 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.868    15.221    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I2_O)        0.124    15.345 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.645    15.991    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.124    16.115 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.673    16.788    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X111Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.751    69.788    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_R
    SLICE_X111Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.623    70.411    
                         clock uncertainty           -0.035    70.376    
    SLICE_X111Y80        FDCE (Setup_fdce_C_CE)      -0.205    70.171    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         70.171    
                         arrival time                         -16.788    
  -------------------------------------------------------------------
                         slack                                 53.383    

Slack (MET) :             53.704ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 2.101ns (23.509%)  route 6.836ns (76.491%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 69.864 - 62.920 ) 
    Source Clock Delay      (SCD):    7.606ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890     7.606    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_R
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDCE (Prop_fdce_C_Q)         0.456     8.062 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/Q
                         net (fo=8, routed)           1.300     9.363    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[4]
    SLICE_X90Y91         LUT2 (Prop_lut2_I0_O)        0.150     9.513 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[4]_i_1__3/O
                         net (fo=2, routed)           0.824    10.336    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[4]
    SLICE_X90Y90         LUT6 (Prop_lut6_I1_O)        0.340    10.676 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3/O
                         net (fo=1, routed)           0.000    10.676    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.209 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.564    13.773    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X98Y103        LUT4 (Prop_lut4_I0_O)        0.150    13.923 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3/O
                         net (fo=2, routed)           0.417    14.340    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3_n_0
    SLICE_X99Y102        LUT6 (Prop_lut6_I5_O)        0.348    14.688 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3/O
                         net (fo=1, routed)           0.403    15.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3_n_0
    SLICE_X99Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_1__3/O
                         net (fo=11, routed)          1.328    16.543    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_2
    SLICE_X91Y94         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    69.864    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_R
    SLICE_X91Y94         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[10]/C
                         clock pessimism              0.623    70.487    
                         clock uncertainty           -0.035    70.452    
    SLICE_X91Y94         FDPE (Setup_fdpe_C_CE)      -0.205    70.247    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[10]
  -------------------------------------------------------------------
                         required time                         70.247    
                         arrival time                         -16.543    
  -------------------------------------------------------------------
                         slack                                 53.704    

Slack (MET) :             53.704ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 2.101ns (23.509%)  route 6.836ns (76.491%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 69.864 - 62.920 ) 
    Source Clock Delay      (SCD):    7.606ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890     7.606    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_R
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDCE (Prop_fdce_C_Q)         0.456     8.062 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/Q
                         net (fo=8, routed)           1.300     9.363    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[4]
    SLICE_X90Y91         LUT2 (Prop_lut2_I0_O)        0.150     9.513 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[4]_i_1__3/O
                         net (fo=2, routed)           0.824    10.336    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[4]
    SLICE_X90Y90         LUT6 (Prop_lut6_I1_O)        0.340    10.676 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3/O
                         net (fo=1, routed)           0.000    10.676    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.209 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.564    13.773    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X98Y103        LUT4 (Prop_lut4_I0_O)        0.150    13.923 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3/O
                         net (fo=2, routed)           0.417    14.340    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3_n_0
    SLICE_X99Y102        LUT6 (Prop_lut6_I5_O)        0.348    14.688 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3/O
                         net (fo=1, routed)           0.403    15.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3_n_0
    SLICE_X99Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_1__3/O
                         net (fo=11, routed)          1.328    16.543    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_2
    SLICE_X91Y94         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    69.864    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_R
    SLICE_X91Y94         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[5]/C
                         clock pessimism              0.623    70.487    
                         clock uncertainty           -0.035    70.452    
    SLICE_X91Y94         FDPE (Setup_fdpe_C_CE)      -0.205    70.247    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[5]
  -------------------------------------------------------------------
                         required time                         70.247    
                         arrival time                         -16.543    
  -------------------------------------------------------------------
                         slack                                 53.704    

Slack (MET) :             53.782ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 2.101ns (23.717%)  route 6.758ns (76.283%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 69.864 - 62.920 ) 
    Source Clock Delay      (SCD):    7.606ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890     7.606    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_R
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDCE (Prop_fdce_C_Q)         0.456     8.062 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/Q
                         net (fo=8, routed)           1.300     9.363    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[4]
    SLICE_X90Y91         LUT2 (Prop_lut2_I0_O)        0.150     9.513 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[4]_i_1__3/O
                         net (fo=2, routed)           0.824    10.336    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[4]
    SLICE_X90Y90         LUT6 (Prop_lut6_I1_O)        0.340    10.676 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3/O
                         net (fo=1, routed)           0.000    10.676    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.209 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.564    13.773    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X98Y103        LUT4 (Prop_lut4_I0_O)        0.150    13.923 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3/O
                         net (fo=2, routed)           0.417    14.340    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3_n_0
    SLICE_X99Y102        LUT6 (Prop_lut6_I5_O)        0.348    14.688 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3/O
                         net (fo=1, routed)           0.403    15.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3_n_0
    SLICE_X99Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_1__3/O
                         net (fo=11, routed)          1.250    16.465    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_2
    SLICE_X91Y93         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    69.864    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_R
    SLICE_X91Y93         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[0]/C
                         clock pessimism              0.623    70.487    
                         clock uncertainty           -0.035    70.452    
    SLICE_X91Y93         FDPE (Setup_fdpe_C_CE)      -0.205    70.247    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[0]
  -------------------------------------------------------------------
                         required time                         70.247    
                         arrival time                         -16.465    
  -------------------------------------------------------------------
                         slack                                 53.782    

Slack (MET) :             53.782ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 2.101ns (23.717%)  route 6.758ns (76.283%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 69.864 - 62.920 ) 
    Source Clock Delay      (SCD):    7.606ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890     7.606    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_R
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDCE (Prop_fdce_C_Q)         0.456     8.062 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/Q
                         net (fo=8, routed)           1.300     9.363    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[4]
    SLICE_X90Y91         LUT2 (Prop_lut2_I0_O)        0.150     9.513 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[4]_i_1__3/O
                         net (fo=2, routed)           0.824    10.336    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[4]
    SLICE_X90Y90         LUT6 (Prop_lut6_I1_O)        0.340    10.676 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3/O
                         net (fo=1, routed)           0.000    10.676    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.209 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.564    13.773    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X98Y103        LUT4 (Prop_lut4_I0_O)        0.150    13.923 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3/O
                         net (fo=2, routed)           0.417    14.340    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3_n_0
    SLICE_X99Y102        LUT6 (Prop_lut6_I5_O)        0.348    14.688 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3/O
                         net (fo=1, routed)           0.403    15.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3_n_0
    SLICE_X99Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_1__3/O
                         net (fo=11, routed)          1.250    16.465    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_2
    SLICE_X91Y93         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    69.864    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_R
    SLICE_X91Y93         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[1]/C
                         clock pessimism              0.623    70.487    
                         clock uncertainty           -0.035    70.452    
    SLICE_X91Y93         FDPE (Setup_fdpe_C_CE)      -0.205    70.247    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[1]
  -------------------------------------------------------------------
                         required time                         70.247    
                         arrival time                         -16.465    
  -------------------------------------------------------------------
                         slack                                 53.782    

Slack (MET) :             53.782ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 2.101ns (23.717%)  route 6.758ns (76.283%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 69.864 - 62.920 ) 
    Source Clock Delay      (SCD):    7.606ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890     7.606    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_R
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDCE (Prop_fdce_C_Q)         0.456     8.062 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/Q
                         net (fo=8, routed)           1.300     9.363    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[4]
    SLICE_X90Y91         LUT2 (Prop_lut2_I0_O)        0.150     9.513 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[4]_i_1__3/O
                         net (fo=2, routed)           0.824    10.336    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[4]
    SLICE_X90Y90         LUT6 (Prop_lut6_I1_O)        0.340    10.676 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3/O
                         net (fo=1, routed)           0.000    10.676    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.209 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.564    13.773    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X98Y103        LUT4 (Prop_lut4_I0_O)        0.150    13.923 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3/O
                         net (fo=2, routed)           0.417    14.340    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3_n_0
    SLICE_X99Y102        LUT6 (Prop_lut6_I5_O)        0.348    14.688 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3/O
                         net (fo=1, routed)           0.403    15.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3_n_0
    SLICE_X99Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_1__3/O
                         net (fo=11, routed)          1.250    16.465    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_2
    SLICE_X91Y93         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    69.864    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_R
    SLICE_X91Y93         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/C
                         clock pessimism              0.623    70.487    
                         clock uncertainty           -0.035    70.452    
    SLICE_X91Y93         FDPE (Setup_fdpe_C_CE)      -0.205    70.247    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]
  -------------------------------------------------------------------
                         required time                         70.247    
                         arrival time                         -16.465    
  -------------------------------------------------------------------
                         slack                                 53.782    

Slack (MET) :             53.794ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.848ns  (logic 1.851ns (20.920%)  route 6.997ns (79.080%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    7.606ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890     7.606    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_R
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDCE (Prop_fdce_C_Q)         0.456     8.062 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[4]/Q
                         net (fo=8, routed)           1.300     9.363    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[4]
    SLICE_X90Y91         LUT2 (Prop_lut2_I0_O)        0.150     9.513 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[4]_i_1__3/O
                         net (fo=2, routed)           0.824    10.336    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[4]
    SLICE_X90Y90         LUT6 (Prop_lut6_I1_O)        0.340    10.676 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3/O
                         net (fo=1, routed)           0.000    10.676    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_18__3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.209 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.564    13.773    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X98Y103        LUT5 (Prop_lut5_I2_O)        0.124    13.897 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_11__3/O
                         net (fo=1, routed)           0.807    14.704    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_11__3_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I1_O)        0.124    14.828 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.814    15.642    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X100Y103       LUT6 (Prop_lut6_I5_O)        0.124    15.766 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.688    16.454    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X99Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_R
    SLICE_X99Y99         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    70.488    
                         clock uncertainty           -0.035    70.453    
    SLICE_X99Y99         FDCE (Setup_fdce_C_CE)      -0.205    70.248    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         70.248    
                         arrival time                         -16.454    
  -------------------------------------------------------------------
                         slack                                 53.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.882%)  route 0.301ns (68.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280     2.356    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_R
    SLICE_X103Y79        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79        FDCE (Prop_fdce_C_Q)         0.141     2.497 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[16]/Q
                         net (fo=1, routed)           0.301     2.798    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[5]
    RAMB36_X5Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.360     3.264    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.421    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.717    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.608%)  route 0.305ns (68.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.355    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_R
    SLICE_X97Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDCE (Prop_fdce_C_Q)         0.141     2.496 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[11]/Q
                         net (fo=1, routed)           0.305     2.801    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.259    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.416    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.712    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.397%)  route 0.308ns (68.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.355    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_R
    SLICE_X97Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDCE (Prop_fdce_C_Q)         0.141     2.496 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/Q
                         net (fo=1, routed)           0.308     2.804    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.259    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.416    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.712    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.930%)  route 0.315ns (69.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.355    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_R
    SLICE_X97Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDCE (Prop_fdce_C_Q)         0.141     2.496 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[25]/Q
                         net (fo=1, routed)           0.315     2.811    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[2]
    RAMB36_X5Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.360     3.264    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.421    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.717    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.277%)  route 0.201ns (58.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.283     2.359    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y68         FDCE (Prop_fdce_C_Q)         0.141     2.500 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=8, routed)           0.201     2.700    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][0]
    RAMB36_X4Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.360     3.264    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.421    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.604    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.771%)  route 0.275ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.355    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_R
    SLICE_X97Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDCE (Prop_fdce_C_Q)         0.128     2.483 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[32]/Q
                         net (fo=1, routed)           0.275     2.758    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.259    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.416    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     2.659    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280     2.356    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/fmc_imageon_vclk_R
    SLICE_X97Y79         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79         FDRE (Prop_fdre_C_Q)         0.141     2.497 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[20]/Q
                         net (fo=1, routed)           0.054     2.551    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/D[20]
    SLICE_X96Y79         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     3.220    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_R
    SLICE_X96Y79         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[20]/C
                         clock pessimism             -0.851     2.369    
    SLICE_X96Y79         FDRE (Hold_fdre_C_D)         0.076     2.445    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.961%)  route 0.305ns (65.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.355    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_R
    SLICE_X96Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y77         FDCE (Prop_fdce_C_Q)         0.164     2.519 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[21]/Q
                         net (fo=1, routed)           0.305     2.824    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.259    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y15         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.416    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.712    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.224%)  route 0.175ns (57.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.282     2.358    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y68         FDCE (Prop_fdce_C_Q)         0.128     2.486 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=9, routed)           0.175     2.661    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]
    RAMB36_X4Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.360     3.264    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     2.414    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     2.544    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.260     2.336    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_R
    SLICE_X111Y87        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.533    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[7]
    SLICE_X111Y87        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.296     3.200    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_R
    SLICE_X111Y87        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.864     2.336    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.078     2.414    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0_1
Waveform(ns):       { 0.000 31.460 }
Period(ns):         62.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X5Y15  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X4Y14  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X5Y16  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X4Y12  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X5Y11  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X4Y13  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.920      60.344     RAMB36_X5Y12  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         62.920      60.344     RAMB18_X4Y34  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         62.920      60.344     RAMB18_X4Y30  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         62.920      60.344     RAMB18_X3Y34  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y79  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X96Y85  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X96Y85  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X96Y85  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X90Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X92Y86  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.460      30.480     SLICE_X92Y86  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_10/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_vita_ser_clk_L
  To Clock:  fmc_vita_ser_clk_L

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_vita_ser_clk_L
Waveform(ns):       { 0.000 4.346 }
Period(ns):         8.692
Sources:            { IO_VITA_CAM_L_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y92  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y92  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y91  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y91  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y88  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y88  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y87  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y87  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y98  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y98  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.177ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.653ns (17.934%)  route 2.988ns (82.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           2.988     6.921    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[0]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 39.177    

Slack (MET) :             39.218ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.653ns (18.138%)  route 2.947ns (81.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y97         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           2.947     6.880    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[9]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                 39.218    

Slack (MET) :             39.303ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.653ns (18.575%)  route 2.862ns (81.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           2.862     6.795    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[5]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 39.303    

Slack (MET) :             39.350ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.653ns (18.831%)  route 2.815ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           2.815     6.747    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[1]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 39.350    

Slack (MET) :             39.356ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.653ns (18.863%)  route 2.809ns (81.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           2.809     6.741    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[2]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 39.356    

Slack (MET) :             39.368ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.653ns (18.929%)  route 2.797ns (81.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y97         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y97         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           2.797     6.729    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[8]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 39.368    

Slack (MET) :             39.369ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.653ns (18.934%)  route 2.796ns (81.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           2.796     6.728    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[4]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                 39.369    

Slack (MET) :             39.475ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.653ns (19.533%)  route 2.690ns (80.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           2.690     6.623    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[3]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                 39.475    

Slack (MET) :             39.579ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.653ns (20.158%)  route 2.586ns (79.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           2.586     6.519    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[6]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 39.579    

Slack (MET) :             39.670ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.653ns (20.743%)  route 2.495ns (79.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           2.495     6.428    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[7]
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    46.098    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.098    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 39.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.288    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.078     1.169    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141     1.224 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X113Y81        FDCE (Hold_fdce_C_D)         0.076     1.159    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.262     1.089    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDCE (Prop_fdce_C_Q)         0.141     1.230 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.286    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_INC
    SLICE_X113Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.426    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.338     1.089    
    SLICE_X113Y90        FDCE (Hold_fdce_C_D)         0.075     1.164    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.288    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_CE_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.075     1.166    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141     1.224 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_CE_reg
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X113Y81        FDCE (Hold_fdce_C_D)         0.075     1.158    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.288    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_INC_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.071     1.162    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141     1.224 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.280    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_INC_reg
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X113Y81        FDCE (Hold_fdce_C_D)         0.071     1.154    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDPE (Prop_fdpe_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.299    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_ISERDES_RESET_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.076     1.167    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.262     1.089    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDPE (Prop_fdpe_C_Q)         0.141     1.230 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.297    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_ISERDES_RESET
    SLICE_X113Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.426    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.338     1.089    
    SLICE_X113Y90        FDCE (Hold_fdce_C_D)         0.071     1.160    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.519%)  route 0.142ns (46.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.283     1.110    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X104Y86        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDCE (Prop_fdce_C_Q)         0.164     1.274 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/Q
                         net (fo=1, routed)           0.142     1.416    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_WREN
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.362     1.490    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.167    
    RAMB18_X5Y34         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     1.274    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0_1
Waveform(ns):       { 0.000 17.384 }
Period(ns):         43.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X4Y34   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X4Y30   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X3Y34   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X5Y34   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X4Y38   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y92   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y88   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y98   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y84   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y90   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X113Y97  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X113Y97  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X113Y97  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X113Y97  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X98Y88   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[4]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X98Y88   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X98Y88   fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X100Y88  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_r_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X113Y97  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X113Y97  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y89  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y89  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y90  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y90  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y90  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y90  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y89  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y89  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X111Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X111Y83  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  fmc_vita_ser_clk_R
  To Clock:  fmc_vita_ser_clk_R

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_vita_ser_clk_R
Waveform(ns):       { 0.000 4.346 }
Period(ns):         8.692
Sources:            { IO_VITA_CAM_R_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y19  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y19  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         8.692       7.025      ILOGIC_X1Y48  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         8.692       7.025      ILOGIC_X1Y48  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack       40.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.450ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.653ns (28.546%)  route 1.634ns (71.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 46.613 - 43.460 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.802     3.312    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y29         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y29         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.965 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           1.634     5.599    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[8]
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.851    46.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.821    
                         clock uncertainty           -0.035    46.786    
    RAMB18_X5Y10         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    46.049    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.049    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                 40.450    

Slack (MET) :             40.459ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.653ns (28.536%)  route 1.635ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807     3.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y16         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           1.635     5.605    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[3]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    46.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.064    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 40.459    

Slack (MET) :             40.461ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.653ns (28.566%)  route 1.633ns (71.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807     3.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y16         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           1.633     5.603    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[4]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    46.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.064    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                 40.461    

Slack (MET) :             40.476ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.653ns (28.758%)  route 1.618ns (71.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807     3.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y16         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           1.618     5.587    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[5]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    46.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.064    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 40.476    

Slack (MET) :             40.567ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.653ns (29.960%)  route 1.527ns (70.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.808     3.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y15         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y15         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.971 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           1.527     5.497    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[9]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    46.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.064    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 40.567    

Slack (MET) :             40.639ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.653ns (30.969%)  route 1.456ns (69.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807     3.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y16         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           1.456     5.425    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[7]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    46.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.064    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 40.639    

Slack (MET) :             40.725ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.653ns (32.291%)  route 1.369ns (67.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807     3.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y16         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           1.369     5.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[0]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    46.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.064    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 40.725    

Slack (MET) :             40.738ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.653ns (32.687%)  route 1.345ns (67.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 46.613 - 43.460 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.803     3.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y30         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.966 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           1.345     5.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[2]
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.851    46.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.821    
                         clock uncertainty           -0.035    46.786    
    RAMB18_X5Y10         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    46.049    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.049    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 40.738    

Slack (MET) :             40.742ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.653ns (32.566%)  route 1.352ns (67.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807     3.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y16         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           1.352     5.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[1]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    46.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.064    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 40.742    

Slack (MET) :             40.756ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.653ns (32.819%)  route 1.337ns (67.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.808     3.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y15         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y15         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.971 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           1.337     5.307    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[8]
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    46.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         46.064    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                 40.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDCE (Prop_fdce_C_Q)         0.141     1.269 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.325    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/ISERDES_BITSLIP
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.128    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.078     1.206    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y15        FDCE (Prop_fdce_C_Q)         0.141     1.272 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.328    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.294     1.467    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.131    
    SLICE_X113Y15        FDCE (Hold_fdce_C_D)         0.076     1.207    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDCE (Prop_fdce_C_Q)         0.141     1.269 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.325    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_CE
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.128    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.075     1.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y15        FDCE (Prop_fdce_C_Q)         0.141     1.272 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.328    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_CE_reg
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.294     1.467    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.131    
    SLICE_X113Y15        FDCE (Hold_fdce_C_D)         0.075     1.206    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.748%)  route 0.142ns (50.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.149    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDCE (Prop_fdce_C_Q)         0.141     1.290 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/Q
                         net (fo=1, routed)           0.142     1.433    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_WREN
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.352     1.526    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.203    
    RAMB18_X5Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     1.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDCE (Prop_fdce_C_Q)         0.141     1.269 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.325    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_INC
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.128    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.071     1.199    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y15        FDCE (Prop_fdce_C_Q)         0.141     1.272 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.328    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_INC_reg
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.294     1.467    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.131    
    SLICE_X113Y15        FDCE (Hold_fdce_C_D)         0.071     1.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.254     1.126    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X110Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDCE (Prop_fdce_C_Q)         0.141     1.267 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.065     1.333    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/ISERDES_BITSLIP_reg
    SLICE_X110Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.462    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X110Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.126    
    SLICE_X110Y29        FDCE (Hold_fdce_C_D)         0.075     1.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.128    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X113Y31        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDPE (Prop_fdpe_C_Q)         0.141     1.269 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.336    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_ISERDES_RESET
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.336     1.128    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.076     1.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.262     1.134    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.164     1.298 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.354    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_INC_reg
    SLICE_X112Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.472    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X112Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.338     1.134    
    SLICE_X112Y41        FDCE (Hold_fdce_C_D)         0.060     1.194    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0
Waveform(ns):       { 0.000 17.384 }
Period(ns):         43.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X5Y14   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X5Y6    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X5Y18   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X5Y2    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         43.460      40.884     RAMB18_X5Y10   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y32   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y20   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y48   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y16   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         43.460      41.100     IDELAY_X1Y30   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X95Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X97Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X97Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X97Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X97Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X97Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
Low Pulse Width   Fast    FDPE/C          n/a            0.500         26.076      25.576     SLICE_X107Y36  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X110Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X110Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         26.076      25.576     SLICE_X110Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X109Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X109Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X109Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         17.384      16.884     SLICE_X113Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
High Pulse Width  Fast    FDPE/C          n/a            0.500         17.384      16.884     SLICE_X113Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.939ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgny52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxd5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.686ns  (logic 0.456ns (27.039%)  route 1.230ns (72.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgny52ki/C
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgny52ki/Q
                         net (fo=1, routed)           1.230     1.686    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[19]
    SLICE_X65Y93         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxd5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)       -0.105    12.625    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxd5rja
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             11.006ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoi52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizzd5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.681ns  (logic 0.456ns (27.122%)  route 1.225ns (72.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoi52ki/C
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoi52ki/Q
                         net (fo=1, routed)           1.225     1.681    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[29]
    SLICE_X60Y39         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizzd5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X60Y39         FDRE (Setup_fdre_C_D)       -0.043    12.687    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizzd5rja
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                 11.006    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoip2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizzb5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.578ns  (logic 0.456ns (28.903%)  route 1.122ns (71.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoip2ki/C
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoip2ki/Q
                         net (fo=1, routed)           1.122     1.578    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[27]
    SLICE_X64Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizzb5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)       -0.093    12.637    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizzb5rja
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                 11.059    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyh2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxa5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.543ns  (logic 0.456ns (29.561%)  route 1.087ns (70.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyh2ki/C
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyh2ki/Q
                         net (fo=1, routed)           1.087     1.543    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[16]
    SLICE_X59Y84         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxa5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X59Y84         FDRE (Setup_fdre_C_D)       -0.095    12.635    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxa5rja
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.109ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5ri0b5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.526ns  (logic 0.456ns (29.884%)  route 1.070ns (70.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/C
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/Q
                         net (fo=1, routed)           1.070     1.526    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[6]
    SLICE_X45Y83         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5ri0b5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X45Y83         FDRE (Setup_fdre_C_D)       -0.095    12.635    fmc_imageon_gs_i/v_osd_1/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5ri0b5csa
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                 11.109    

Slack (MET) :             11.115ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.599ns  (logic 0.456ns (28.512%)  route 1.143ns (71.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/Q
                         net (fo=1, routed)           1.143     1.599    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[25]
    SLICE_X62Y33         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)       -0.016    12.714    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                 11.115    

Slack (MET) :             11.145ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.490ns  (logic 0.456ns (30.605%)  route 1.034ns (69.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/C
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgp5yui/Q
                         net (fo=1, routed)           1.034     1.490    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[5]
    SLICE_X59Y87         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)       -0.095    12.635    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5riz55csa
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 11.145    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgr5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5ri0h5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.470ns  (logic 0.456ns (31.011%)  route 1.014ns (68.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgr5yui/C
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgr5yui/Q
                         net (fo=1, routed)           1.014     1.470    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[9]
    SLICE_X63Y42         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5ri0h5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X63Y42         FDRE (Setup_fdre_C_D)       -0.095    12.635    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5ri0h5csa
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.173ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.195%)  route 1.054ns (69.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/C
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/Q
                         net (fo=1, routed)           1.054     1.510    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[17]
    SLICE_X65Y87         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X65Y87         FDRE (Setup_fdre_C_D)       -0.047    12.683    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 11.173    

Slack (MET) :             11.183ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.730ns  (MaxDelay Path 12.730ns)
  Data Path Delay:        1.442ns  (logic 0.456ns (31.627%)  route 0.986ns (68.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgopyui/Q
                         net (fo=1, routed)           0.986     1.442    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[2]
    SLICE_X63Y24         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.730    12.730    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)       -0.105    12.625    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizz5csa
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 11.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :          134  Failing Endpoints,  Worst Slack       -3.926ns,  Total Violation     -398.222ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.926ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5cruh4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.617ns  (logic 0.890ns (24.605%)  route 2.727ns (75.395%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.848  4293.915    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124  4294.039 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.087  4295.125    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRA1
    SLICE_X38Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124  4295.250 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA_D1/O
                         net (fo=1, routed)           0.000  4295.250    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[7]
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5cruh4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5cruh4fea/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.077  4291.325    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5cruh4fea
  -------------------------------------------------------------------
                         required time                       4291.324    
                         arrival time                       -4295.250    
  -------------------------------------------------------------------
                         slack                                 -3.926    

Slack (VIOLATED) :        -3.914ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crup4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.609ns  (logic 0.890ns (24.660%)  route 2.719ns (75.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.848  4293.915    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124  4294.039 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.079  4295.118    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRB1
    SLICE_X38Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124  4295.242 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMB_D1/O
                         net (fo=1, routed)           0.000  4295.242    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[9]
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crup4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crup4fea/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.081  4291.329    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crup4fea
  -------------------------------------------------------------------
                         required time                       4291.328    
                         arrival time                       -4295.242    
  -------------------------------------------------------------------
                         slack                                 -3.914    

Slack (VIOLATED) :        -3.911ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.602ns  (logic 0.890ns (24.705%)  route 2.712ns (75.295%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.843  4293.909    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT5 (Prop_lut5_I3_O)        0.124  4294.033 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptc/O
                         net (fo=19, routed)          1.077  4295.110    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRA2
    SLICE_X38Y75         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124  4295.234 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMA_D1/O
                         net (fo=1, routed)           0.000  4295.234    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[13]
    SLICE_X38Y75         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y75         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.077  4291.325    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa
  -------------------------------------------------------------------
                         required time                       4291.324    
                         arrival time                       -4295.235    
  -------------------------------------------------------------------
                         slack                                 -3.911    

Slack (VIOLATED) :        -3.907ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crud4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.639ns  (logic 0.912ns (25.061%)  route 2.727ns (74.939%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.848  4293.915    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124  4294.039 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.087  4295.125    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRA1
    SLICE_X38Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146  4295.271 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA/O
                         net (fo=1, routed)           0.000  4295.271    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[6]
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crud4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crud4fea/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.118  4291.366    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crud4fea
  -------------------------------------------------------------------
                         required time                       4291.365    
                         arrival time                       -4295.272    
  -------------------------------------------------------------------
                         slack                                 -3.907    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.719%)  route 2.710ns (75.281%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.843  4293.909    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT5 (Prop_lut5_I3_O)        0.124  4294.033 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptc/O
                         net (fo=19, routed)          1.075  4295.108    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRB2
    SLICE_X38Y75         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124  4295.232 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMB_D1/O
                         net (fo=1, routed)           0.000  4295.232    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[15]
    SLICE_X38Y75         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y75         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.081  4291.329    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa
  -------------------------------------------------------------------
                         required time                       4291.328    
                         arrival time                       -4295.233    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.637ns  (logic 0.918ns (25.240%)  route 2.719ns (74.760%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.848  4293.915    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124  4294.039 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.079  4295.118    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRB1
    SLICE_X38Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152  4295.270 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMB/O
                         net (fo=1, routed)           0.000  4295.270    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[8]
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.118  4291.366    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crul4fea
  -------------------------------------------------------------------
                         required time                       4291.365    
                         arrival time                       -4295.270    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.894ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn35csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.626ns  (logic 0.916ns (25.259%)  route 2.710ns (74.741%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.843  4293.909    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT5 (Prop_lut5_I3_O)        0.124  4294.033 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptc/O
                         net (fo=19, routed)          1.075  4295.108    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRB2
    SLICE_X38Y75         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150  4295.258 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMB/O
                         net (fo=1, routed)           0.000  4295.258    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[14]
    SLICE_X38Y75         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn35csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y75         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn35csa/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.118  4291.366    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn35csa
  -------------------------------------------------------------------
                         required time                       4291.365    
                         arrival time                       -4295.259    
  -------------------------------------------------------------------
                         slack                                 -3.894    

Slack (VIOLATED) :        -3.894ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnz5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.626ns  (logic 0.914ns (25.203%)  route 2.712ns (74.797%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.843  4293.909    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT5 (Prop_lut5_I3_O)        0.124  4294.033 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptc/O
                         net (fo=19, routed)          1.077  4295.110    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRA2
    SLICE_X38Y75         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148  4295.258 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMA/O
                         net (fo=1, routed)           0.000  4295.258    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[12]
    SLICE_X38Y75         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnz5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y75         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnz5csa/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.118  4291.366    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnz5csa
  -------------------------------------------------------------------
                         required time                       4291.365    
                         arrival time                       -4295.259    
  -------------------------------------------------------------------
                         slack                                 -3.894    

Slack (VIOLATED) :        -3.858ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.551ns  (logic 0.890ns (25.063%)  route 2.661ns (74.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.848  4293.915    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124  4294.039 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.021  4295.060    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRC1
    SLICE_X38Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124  4295.184 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMC_D1/O
                         net (fo=1, routed)           0.000  4295.184    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[11]
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.079  4291.327    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa
  -------------------------------------------------------------------
                         required time                       4291.326    
                         arrival time                       -4295.184    
  -------------------------------------------------------------------
                         slack                                 -3.858    

Slack (VIOLATED) :        -3.848ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnv5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4290.010ns - clk_fpga_0 rise@4290.000ns)
  Data Path Delay:        3.580ns  (logic 0.919ns (25.670%)  route 2.661ns (74.330%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 4291.472 - 4290.010 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4291.632 - 4290.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4290.000  4290.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4290.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.633  4291.632    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518  4292.150 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.793  4292.943    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.124  4293.067 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.848  4293.915    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124  4294.039 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          1.021  4295.060    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/ADDRC1
    SLICE_X38Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153  4295.212 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMC/O
                         net (fo=1, routed)           0.000  4295.212    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[10]
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnv5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4290.010  4290.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4290.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.462  4291.472    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X38Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnv5csa/C
                         clock pessimism              0.000  4291.472    
                         clock uncertainty           -0.224  4291.248    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.118  4291.366    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnv5csa
  -------------------------------------------------------------------
                         required time                       4291.365    
                         arrival time                       -4295.213    
  -------------------------------------------------------------------
                         slack                                 -3.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.254ns (40.058%)  route 0.380ns (59.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.137     0.845    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.121     1.011    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.056 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.122     1.178    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X42Y75         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.808     0.808    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X42Y75         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.224     1.032    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.064     1.096    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.254ns (40.058%)  route 0.380ns (59.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.137     0.845    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.121     1.011    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.056 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.122     1.178    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X42Y75         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.808     0.808    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X42Y75         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.224     1.032    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.064     1.096    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.254ns (33.119%)  route 0.513ns (66.881%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.233     0.941    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X49Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.986 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.161     1.147    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.045     1.192 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.119     1.311    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y72         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.811     0.811    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X49Y72         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.224     1.035    
    SLICE_X49Y72         FDPE (Hold_fdpe_C_D)         0.078     1.113    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.992%)  route 0.516ns (67.008%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.233     0.941    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X49Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.986 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.161     1.147    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.045     1.192 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.122     1.314    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X48Y72         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.811     0.811    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X48Y72         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.224     1.035    
    SLICE_X48Y72         FDPE (Hold_fdpe_C_D)         0.078     1.113    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.254ns (31.603%)  route 0.550ns (68.397%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.228     0.936    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.045     0.981 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.321     1.302    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.347 r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfcdb3gy5cbvh4eptd/O
                         net (fo=1, routed)           0.000     1.347    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfcdb3gy5cbvh4eptp2n5gc
    SLICE_X47Y73         FDSE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.809     0.809    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X47Y73         FDSE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.224     1.033    
    SLICE_X47Y73         FDSE (Hold_fdse_C_D)         0.092     1.125    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsiiraah4hu0h2igu5zcedpyum15rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.254ns (31.722%)  route 0.547ns (68.278%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.228     0.936    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.045     0.981 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.073     1.054    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.099 r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptc/O
                         net (fo=19, routed)          0.245     1.344    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsnaayncb[1]
    SLICE_X47Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsiiraah4hu0h2igu5zcedpyum15rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.808     0.808    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X47Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsiiraah4hu0h2igu5zcedpyum15rja/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.224     1.032    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.078     1.110    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsiiraah4hu0h2igu5zcedpyum15rja
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsniraah4hu0h2igu5zcedpyum05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.254ns (31.453%)  route 0.554ns (68.547%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.228     0.936    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.045     0.981 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.131     1.112    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.157 r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptc/O
                         net (fo=20, routed)          0.194     1.351    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsnaayncb[0]
    SLICE_X47Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsniraah4hu0h2igu5zcedpyum05rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.808     0.808    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X47Y74         FDRE                                         r  fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsniraah4hu0h2igu5zcedpyum05rja/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.224     1.032    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.075     1.107    fmc_imageon_gs_i/v_osd_1/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsniraah4hu0h2igu5zcedpyum05rja
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.254ns (35.127%)  route 0.469ns (64.873%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.137     0.845    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.169     1.059    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.104 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.163     1.267    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X42Y76         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.809     0.809    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y76         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.224     1.033    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_CE)       -0.016     1.017    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.254ns (35.127%)  route 0.469ns (64.873%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.137     0.845    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.169     1.059    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.104 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.163     1.267    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X42Y76         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.809     0.809    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y76         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.224     1.033    
    SLICE_X42Y76         FDCE (Hold_fdce_C_CE)       -0.016     1.017    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.254ns (35.127%)  route 0.469ns (64.873%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.544     0.544    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=71, routed)          0.137     0.845    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.169     1.059    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.104 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.163     1.267    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X42Y76         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.809     0.809    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y76         FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.224     1.033    
    SLICE_X42Y76         FDCE (Hold_fdce_C_CE)       -0.016     1.017    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  fmc_imageon_vclk_L

Setup :            0  Failing Endpoints,  Worst Slack       11.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.638ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.419ns (32.324%)  route 0.877ns (67.676%))
  Logic Levels:           0  
  Clock Path Skew:        -2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 20.615 - 15.730 ) 
    Source Clock Delay      (SCD):    7.651ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.958     7.651    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.419     8.070 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.877     8.948    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X70Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.543    20.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.271    20.886    
                         clock uncertainty           -0.035    20.851    
    SLICE_X70Y23         FDCE (Setup_fdce_C_D)       -0.265    20.586    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         20.586    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 11.638    

Slack (MET) :             11.665ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.456ns (31.593%)  route 0.987ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        -2.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 20.614 - 15.730 ) 
    Source Clock Delay      (SCD):    7.646ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.953     7.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X76Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDCE (Prop_fdce_C_Q)         0.456     8.102 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.987     9.090    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X75Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.542    20.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.271    20.885    
                         clock uncertainty           -0.035    20.850    
    SLICE_X75Y24         FDCE (Setup_fdce_C_D)       -0.095    20.755    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         20.755    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 11.665    

Slack (MET) :             11.689ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.456ns (32.389%)  route 0.952ns (67.611%))
  Logic Levels:           0  
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 20.617 - 15.730 ) 
    Source Clock Delay      (SCD):    7.651ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.958     7.651    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     8.107 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.952     9.059    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X72Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.545    20.617    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    20.888    
                         clock uncertainty           -0.035    20.853    
    SLICE_X72Y22         FDCE (Setup_fdce_C_D)       -0.105    20.748    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.748    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                 11.689    

Slack (MET) :             11.719ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.456ns (32.869%)  route 0.931ns (67.131%))
  Logic Levels:           0  
  Clock Path Skew:        -2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 20.615 - 15.730 ) 
    Source Clock Delay      (SCD):    7.651ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.958     7.651    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     8.107 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.931     9.039    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.543    20.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.271    20.886    
                         clock uncertainty           -0.035    20.851    
    SLICE_X71Y23         FDCE (Setup_fdce_C_D)       -0.093    20.758    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 11.719    

Slack (MET) :             11.723ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.419ns (34.558%)  route 0.793ns (65.442%))
  Logic Levels:           0  
  Clock Path Skew:        -2.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 20.617 - 15.730 ) 
    Source Clock Delay      (SCD):    7.649ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.956     7.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X75Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y23         FDCE (Prop_fdce_C_Q)         0.419     8.068 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.793     8.862    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X75Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.545    20.617    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.271    20.888    
                         clock uncertainty           -0.035    20.853    
    SLICE_X75Y22         FDCE (Setup_fdce_C_D)       -0.268    20.585    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.585    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 11.723    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.132%)  route 0.920ns (66.868%))
  Logic Levels:           0  
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 20.615 - 15.730 ) 
    Source Clock Delay      (SCD):    7.649ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.956     7.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.456     8.105 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.920     9.026    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.543    20.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.271    20.886    
                         clock uncertainty           -0.035    20.851    
    SLICE_X71Y23         FDCE (Setup_fdce_C_D)       -0.093    20.758    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.160%)  route 0.773ns (64.840%))
  Logic Levels:           0  
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 20.615 - 15.730 ) 
    Source Clock Delay      (SCD):    7.649ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.956     7.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.419     8.068 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.773     8.841    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X70Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.543    20.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.271    20.886    
                         clock uncertainty           -0.035    20.851    
    SLICE_X70Y23         FDCE (Setup_fdce_C_D)       -0.270    20.581    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         20.581    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 11.740    

Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.456ns (33.964%)  route 0.887ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 20.619 - 15.730 ) 
    Source Clock Delay      (SCD):    7.656ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.656    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDCE (Prop_fdce_C_Q)         0.456     8.112 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.887     8.999    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.547    20.619    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.271    20.890    
                         clock uncertainty           -0.035    20.855    
    SLICE_X69Y29         FDCE (Setup_fdce_C_D)       -0.095    20.760    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.760    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.762ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.419ns (35.786%)  route 0.752ns (64.214%))
  Logic Levels:           0  
  Clock Path Skew:        -2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 20.613 - 15.730 ) 
    Source Clock Delay      (SCD):    7.649ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.956     7.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.419     8.068 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.752     8.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.541    20.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.271    20.884    
                         clock uncertainty           -0.035    20.849    
    SLICE_X71Y24         FDCE (Setup_fdce_C_D)       -0.267    20.582    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         20.582    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                 11.762    

Slack (MET) :             11.765ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.456ns (34.004%)  route 0.885ns (65.996%))
  Logic Levels:           0  
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 20.615 - 15.730 ) 
    Source Clock Delay      (SCD):    7.649ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.956     7.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.456     8.105 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.885     8.990    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.543    20.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.271    20.886    
                         clock uncertainty           -0.035    20.851    
    SLICE_X71Y23         FDCE (Setup_fdce_C_D)       -0.095    20.756    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 11.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.550%)  route 0.159ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.309     2.353    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.128     2.481 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.159     2.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X70Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     1.923    
    SLICE_X70Y23         FDCE (Hold_fdce_C_D)        -0.007     1.916    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.827%)  route 0.171ns (57.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDCE (Prop_fdce_C_Q)         0.128     2.484 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.171     2.655    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     1.926    
    SLICE_X69Y28         FDCE (Hold_fdce_C_D)        -0.007     1.919    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.687%)  route 0.203ns (61.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.306     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X76Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDCE (Prop_fdce_C_Q)         0.128     2.478 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.203     2.681    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X75Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.387     1.923    
    SLICE_X75Y24         FDCE (Hold_fdce_C_D)        -0.007     1.916    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.460%)  route 0.322ns (69.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.309     2.353    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.141     2.494 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.322     2.816    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X72Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     1.926    
    SLICE_X72Y22         FDCE (Hold_fdce_C_D)         0.061     1.987    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.132%)  route 0.312ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDCE (Prop_fdce_C_Q)         0.141     2.497 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.312     2.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     1.927    
    SLICE_X69Y29         FDCE (Hold_fdce_C_D)         0.047     1.974    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.298%)  route 0.281ns (68.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDCE (Prop_fdce_C_Q)         0.128     2.484 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.281     2.765    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.387     1.927    
    SLICE_X69Y29         FDCE (Hold_fdce_C_D)        -0.006     1.921    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.979%)  route 0.329ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.308     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.141     2.493 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.329     2.822    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.387     1.923    
    SLICE_X71Y23         FDCE (Hold_fdce_C_D)         0.047     1.970    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.780%)  route 0.332ns (70.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.308     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X75Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y23         FDCE (Prop_fdce_C_Q)         0.141     2.493 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.332     2.826    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X75Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y22         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.387     1.926    
    SLICE_X75Y22         FDCE (Hold_fdce_C_D)         0.046     1.972    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.963%)  route 0.330ns (70.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDCE (Prop_fdce_C_Q)         0.141     2.497 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.330     2.827    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.387     1.927    
    SLICE_X69Y29         FDCE (Hold_fdce_C_D)         0.046     1.973    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_L
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.988%)  route 0.299ns (70.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.308     2.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.128     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.299     2.779    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.838     2.309    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.387     1.922    
    SLICE_X71Y24         FDCE (Hold_fdce_C_D)        -0.007     1.915    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.864    





---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_L
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       11.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.703ns  (logic 0.419ns (7.347%)  route 5.284ns (92.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 69.912 - 62.920 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 52.523 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.720    52.523    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDCE (Prop_fdce_C_Q)         0.419    52.942 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           5.284    58.226    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X68Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.898    69.912    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    70.184    
                         clock uncertainty           -0.035    70.148    
    SLICE_X68Y29         FDCE (Setup_fdce_C_D)       -0.268    69.880    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         69.880    
                         arrival time                         -58.226    
  -------------------------------------------------------------------
                         slack                                 11.654    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.793ns  (logic 0.456ns (7.872%)  route 5.337ns (92.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 69.912 - 62.920 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 52.523 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.720    52.523    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDCE (Prop_fdce_C_Q)         0.456    52.979 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           5.337    58.315    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X67Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.898    69.912    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.271    70.184    
                         clock uncertainty           -0.035    70.148    
    SLICE_X67Y28         FDCE (Setup_fdce_C_D)       -0.093    70.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         70.055    
                         arrival time                         -58.315    
  -------------------------------------------------------------------
                         slack                                 11.740    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.730ns  (logic 0.456ns (7.958%)  route 5.274ns (92.042%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 69.912 - 62.920 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 52.522 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.719    52.522    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y28         FDCE (Prop_fdce_C_Q)         0.456    52.978 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           5.274    58.252    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X67Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.898    69.912    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.271    70.184    
                         clock uncertainty           -0.035    70.148    
    SLICE_X67Y28         FDCE (Setup_fdce_C_D)       -0.095    70.053    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         70.053    
                         arrival time                         -58.252    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             11.837ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.699ns  (logic 0.456ns (8.001%)  route 5.243ns (91.999%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.989ns = ( 69.909 - 62.920 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 52.516 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.713    52.516    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.456    52.972 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           5.243    58.215    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X68Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    69.909    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.271    70.181    
                         clock uncertainty           -0.035    70.145    
    SLICE_X68Y27         FDCE (Setup_fdce_C_D)       -0.093    70.052    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         70.052    
                         arrival time                         -58.215    
  -------------------------------------------------------------------
                         slack                                 11.837    

Slack (MET) :             11.858ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.500ns  (logic 0.419ns (7.618%)  route 5.081ns (92.382%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 69.912 - 62.920 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 52.523 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.720    52.523    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDCE (Prop_fdce_C_Q)         0.419    52.942 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           5.081    58.023    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X68Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.898    69.912    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    70.184    
                         clock uncertainty           -0.035    70.148    
    SLICE_X68Y29         FDCE (Setup_fdce_C_D)       -0.268    69.880    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         69.880    
                         arrival time                         -58.023    
  -------------------------------------------------------------------
                         slack                                 11.858    

Slack (MET) :             11.936ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.427ns  (logic 0.419ns (7.721%)  route 5.008ns (92.279%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.986ns = ( 69.906 - 62.920 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 52.516 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.713    52.516    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.419    52.935 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           5.008    57.943    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892    69.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.271    70.178    
                         clock uncertainty           -0.035    70.142    
    SLICE_X69Y25         FDCE (Setup_fdce_C_D)       -0.264    69.878    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         69.878    
                         arrival time                         -57.943    
  -------------------------------------------------------------------
                         slack                                 11.936    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.573ns  (logic 0.456ns (8.182%)  route 5.117ns (91.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.986ns = ( 69.906 - 62.920 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 52.516 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.713    52.516    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.456    52.972 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           5.117    58.089    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892    69.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.271    70.178    
                         clock uncertainty           -0.035    70.142    
    SLICE_X69Y25         FDCE (Setup_fdce_C_D)       -0.093    70.049    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         70.049    
                         arrival time                         -58.089    
  -------------------------------------------------------------------
                         slack                                 11.960    

Slack (MET) :             11.980ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.552ns  (logic 0.456ns (8.213%)  route 5.096ns (91.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.986ns = ( 69.906 - 62.920 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 52.516 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.713    52.516    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDCE (Prop_fdce_C_Q)         0.456    52.972 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           5.096    58.068    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X70Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892    69.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X70Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.271    70.178    
                         clock uncertainty           -0.035    70.142    
    SLICE_X70Y25         FDCE (Setup_fdce_C_D)       -0.095    70.047    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         70.047    
                         arrival time                         -58.068    
  -------------------------------------------------------------------
                         slack                                 11.980    

Slack (MET) :             12.023ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.334ns  (logic 0.419ns (7.855%)  route 4.915ns (92.145%))
  Logic Levels:           0  
  Clock Path Skew:        1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.987ns = ( 69.907 - 62.920 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 52.519 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.716    52.519    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y26         FDCE (Prop_fdce_C_Q)         0.419    52.938 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           4.915    57.853    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893    69.907    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    70.179    
                         clock uncertainty           -0.035    70.143    
    SLICE_X73Y26         FDCE (Setup_fdce_C_D)       -0.268    69.875    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         69.875    
                         arrival time                         -57.853    
  -------------------------------------------------------------------
                         slack                                 12.023    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        5.498ns  (logic 0.456ns (8.293%)  route 5.042ns (91.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.987ns = ( 69.907 - 62.920 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 52.517 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.714    52.517    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y25         FDCE (Prop_fdce_C_Q)         0.456    52.973 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           5.042    58.015    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893    69.907    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.271    70.179    
                         clock uncertainty           -0.035    70.143    
    SLICE_X73Y26         FDCE (Setup_fdce_C_D)       -0.093    70.050    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         70.050    
                         arrival time                         -58.015    
  -------------------------------------------------------------------
                         slack                                 12.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.128ns (6.263%)  route 1.916ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.574     1.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.128     1.786 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.916     3.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.387     2.826    
    SLICE_X69Y25         FDCE (Hold_fdce_C_D)        -0.008     2.818    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.141ns (6.478%)  route 2.036ns (93.522%))
  Logic Levels:           0  
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.576     1.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y26         FDCE (Prop_fdce_C_Q)         0.141     1.801 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           2.036     3.836    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.344     3.214    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     2.827    
    SLICE_X73Y26         FDCE (Hold_fdce_C_D)         0.046     2.873    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.128ns (5.924%)  route 2.033ns (94.076%))
  Logic Levels:           0  
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y25         FDCE (Prop_fdce_C_Q)         0.128     1.787 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           2.033     3.819    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X73Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.387     2.826    
    SLICE_X73Y25         FDCE (Hold_fdce_C_D)        -0.008     2.818    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.141ns (6.330%)  route 2.086ns (93.670%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y25         FDCE (Prop_fdce_C_Q)         0.141     1.800 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           2.086     3.886    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.344     3.214    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.387     2.827    
    SLICE_X73Y26         FDCE (Hold_fdce_C_D)         0.047     2.874    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.128ns (5.857%)  route 2.058ns (94.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.574     1.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDCE (Prop_fdce_C_Q)         0.128     1.786 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           2.058     3.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X70Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X70Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.387     2.826    
    SLICE_X70Y25         FDCE (Hold_fdce_C_D)        -0.006     2.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.128ns (5.861%)  route 2.056ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.576     1.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X75Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y26         FDCE (Prop_fdce_C_Q)         0.128     1.788 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           2.056     3.844    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.344     3.214    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y26         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     2.827    
    SLICE_X73Y26         FDCE (Hold_fdce_C_D)        -0.007     2.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.128ns (5.821%)  route 2.071ns (94.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.574     1.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.128     1.786 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           2.071     3.856    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism             -0.387     2.826    
    SLICE_X69Y25         FDCE (Hold_fdce_C_D)        -0.006     2.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.141ns (6.214%)  route 2.128ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.574     1.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.141     1.799 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           2.128     3.927    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X68Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.346     3.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.387     2.829    
    SLICE_X68Y27         FDCE (Hold_fdce_C_D)         0.046     2.875    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.128ns (5.732%)  route 2.105ns (94.268%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.574     1.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.128     1.786 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           2.105     3.891    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.387     2.826    
    SLICE_X69Y25         FDCE (Hold_fdce_C_D)        -0.006     2.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.141ns (6.143%)  route 2.154ns (93.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.574     1.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.141     1.799 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           2.154     3.953    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.343     3.213    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.387     2.826    
    SLICE_X69Y25         FDCE (Hold_fdce_C_D)         0.047     2.873    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.953    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  fmc_imageon_vclk_R

Setup :            0  Failing Endpoints,  Worst Slack       11.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.547ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.456ns (25.485%)  route 1.333ns (74.515%))
  Logic Levels:           0  
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 20.779 - 15.730 ) 
    Source Clock Delay      (SCD):    7.585ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.869     7.585    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.456     8.041 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.333     9.374    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.671    20.779    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.272    21.050    
                         clock uncertainty           -0.035    21.015    
    SLICE_X107Y73        FDCE (Setup_fdce_C_D)       -0.093    20.922    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         20.922    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 11.547    

Slack (MET) :             11.566ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.456ns (26.206%)  route 1.284ns (73.794%))
  Logic Levels:           0  
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 20.705 - 15.730 ) 
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.872     7.588    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.456     8.044 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.284     9.328    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.597    20.705    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    20.976    
                         clock uncertainty           -0.035    20.941    
    SLICE_X104Y73        FDCE (Setup_fdce_C_D)       -0.047    20.894    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.894    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 11.566    

Slack (MET) :             11.575ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.419ns (30.883%)  route 0.938ns (69.117%))
  Logic Levels:           0  
  Clock Path Skew:        -2.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 20.657 - 15.730 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.967     7.683    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X87Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.419     8.102 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.938     9.040    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X87Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.549    20.657    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    20.928    
                         clock uncertainty           -0.035    20.893    
    SLICE_X87Y94         FDCE (Setup_fdce_C_D)       -0.278    20.615    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.615    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 11.575    

Slack (MET) :             11.599ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.419ns (24.983%)  route 1.258ns (75.017%))
  Logic Levels:           0  
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 20.780 - 15.730 ) 
    Source Clock Delay      (SCD):    7.522ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.806     7.522    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.419     7.941 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.258     9.199    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X108Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.672    20.780    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    21.051    
                         clock uncertainty           -0.035    21.016    
    SLICE_X108Y72        FDCE (Setup_fdce_C_D)       -0.218    20.798    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.798    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                 11.599    

Slack (MET) :             11.612ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.439%)  route 1.042ns (69.561%))
  Logic Levels:           0  
  Clock Path Skew:        -2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 20.656 - 15.730 ) 
    Source Clock Delay      (SCD):    7.687ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.971     7.687    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDCE (Prop_fdce_C_Q)         0.456     8.143 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.042     9.185    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X81Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.548    20.656    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    20.927    
                         clock uncertainty           -0.035    20.892    
    SLICE_X81Y94         FDCE (Setup_fdce_C_D)       -0.095    20.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.797    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 11.612    

Slack (MET) :             11.658ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.419ns (32.692%)  route 0.863ns (67.308%))
  Logic Levels:           0  
  Clock Path Skew:        -2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 20.656 - 15.730 ) 
    Source Clock Delay      (SCD):    7.687ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.971     7.687    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDCE (Prop_fdce_C_Q)         0.419     8.106 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.863     8.969    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X81Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.548    20.656    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    20.927    
                         clock uncertainty           -0.035    20.892    
    SLICE_X81Y94         FDCE (Setup_fdce_C_D)       -0.265    20.627    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.627    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 11.658    

Slack (MET) :             11.673ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.400%)  route 1.271ns (73.600%))
  Logic Levels:           0  
  Clock Path Skew:        -2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 20.779 - 15.730 ) 
    Source Clock Delay      (SCD):    7.522ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.806     7.522    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.456     7.978 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.271     9.249    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.671    20.779    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X107Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.272    21.050    
                         clock uncertainty           -0.035    21.015    
    SLICE_X107Y73        FDCE (Setup_fdce_C_D)       -0.093    20.922    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         20.922    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 11.673    

Slack (MET) :             11.680ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.456ns (28.016%)  route 1.172ns (71.984%))
  Logic Levels:           0  
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 20.705 - 15.730 ) 
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.872     7.588    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.456     8.044 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.172     9.216    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.597    20.705    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.272    20.976    
                         clock uncertainty           -0.035    20.941    
    SLICE_X104Y73        FDCE (Setup_fdce_C_D)       -0.045    20.896    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         20.896    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                 11.680    

Slack (MET) :             11.684ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.456ns (30.924%)  route 1.019ns (69.076%))
  Logic Levels:           0  
  Clock Path Skew:        -2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 20.657 - 15.730 ) 
    Source Clock Delay      (SCD):    7.687ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.971     7.687    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDCE (Prop_fdce_C_Q)         0.456     8.143 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.019     9.162    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.549    20.657    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X82Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    20.928    
                         clock uncertainty           -0.035    20.893    
    SLICE_X82Y94         FDCE (Setup_fdce_C_D)       -0.047    20.846    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.846    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 11.684    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.419ns (29.013%)  route 1.025ns (70.987%))
  Logic Levels:           0  
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 20.705 - 15.730 ) 
    Source Clock Delay      (SCD):    7.588ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.872     7.588    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.419     8.007 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.025     9.032    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.597    20.705    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    20.976    
                         clock uncertainty           -0.035    20.941    
    SLICE_X104Y73        FDCE (Setup_fdce_C_D)       -0.218    20.723    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.723    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 11.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.128ns (23.826%)  route 0.409ns (76.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.275     2.351    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.128     2.479 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.409     2.888    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.891     2.399    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.388     2.012    
    SLICE_X108Y74        FDCE (Hold_fdce_C_D)         0.033     2.045    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.176%)  route 0.311ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.315     2.391    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X87Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.128     2.519 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.311     2.830    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X87Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.855     2.363    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.976    
    SLICE_X87Y94         FDCE (Hold_fdce_C_D)         0.008     1.984    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.276%)  route 0.325ns (71.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     2.394    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDCE (Prop_fdce_C_Q)         0.128     2.522 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.325     2.846    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X81Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.854     2.362    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.975    
    SLICE_X81Y94         FDCE (Hold_fdce_C_D)        -0.006     1.969    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.376%)  route 0.394ns (73.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     2.394    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDCE (Prop_fdce_C_Q)         0.141     2.535 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.394     2.928    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.854     2.362    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X82Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.975    
    SLICE_X82Y94         FDCE (Hold_fdce_C_D)         0.075     2.050    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.128ns (24.406%)  route 0.396ns (75.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.277     2.353    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.128     2.481 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.396     2.877    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X103Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.864     2.372    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X103Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.388     1.985    
    SLICE_X103Y74        FDCE (Hold_fdce_C_D)         0.006     1.991    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.321%)  route 0.375ns (72.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     2.394    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDCE (Prop_fdce_C_Q)         0.141     2.535 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.375     2.910    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X81Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.854     2.362    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     1.975    
    SLICE_X81Y94         FDCE (Hold_fdce_C_D)         0.046     2.021    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.351%)  route 0.420ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.277     2.353    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X103Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDCE (Prop_fdce_C_Q)         0.128     2.481 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.420     2.901    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.866     2.374    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     1.987    
    SLICE_X104Y73        FDCE (Hold_fdce_C_D)         0.022     2.009    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.719%)  route 0.574ns (80.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.253     2.329    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.141     2.470 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.574     3.044    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X108Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.894     2.402    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     2.015    
    SLICE_X108Y72        FDCE (Hold_fdce_C_D)         0.075     2.090    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.390%)  route 0.532ns (80.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.253     2.329    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.128     2.457 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.532     2.989    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.891     2.399    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.388     2.012    
    SLICE_X108Y74        FDCE (Hold_fdce_C_D)         0.023     2.035    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             fmc_imageon_vclk_R
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.843%)  route 0.535ns (79.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.275     2.351    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X105Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.141     2.492 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.535     3.027    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.866     2.374    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X104Y73        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.388     1.987    
    SLICE_X104Y73        FDCE (Hold_fdce_C_D)         0.076     2.063    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.965    





---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_vclk_R
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.496ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        5.936ns  (logic 0.518ns (8.726%)  route 5.418ns (91.274%))
  Logic Levels:           0  
  Clock Path Skew:        1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.933ns = ( 69.853 - 62.920 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 52.615 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.775    52.615    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDCE (Prop_fdce_C_Q)         0.518    53.133 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           5.418    58.551    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816    69.853    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.272    70.125    
                         clock uncertainty           -0.035    70.090    
    SLICE_X94Y70         FDCE (Setup_fdce_C_D)       -0.043    70.047    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         70.047    
                         arrival time                         -58.551    
  -------------------------------------------------------------------
                         slack                                 11.496    

Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        5.907ns  (logic 0.518ns (8.769%)  route 5.389ns (91.231%))
  Logic Levels:           0  
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 69.941 - 62.920 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 52.564 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.724    52.564    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.518    53.082 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           5.389    58.471    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X82Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.904    69.941    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X82Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    70.213    
                         clock uncertainty           -0.035    70.178    
    SLICE_X82Y93         FDCE (Setup_fdce_C_D)       -0.047    70.131    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         70.131    
                         arrival time                         -58.471    
  -------------------------------------------------------------------
                         slack                                 11.660    

Slack (MET) :             11.829ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        5.514ns  (logic 0.419ns (7.599%)  route 5.095ns (92.401%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 69.938 - 62.920 ) 
    Source Clock Delay      (SCD):    5.375ns = ( 52.565 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.725    52.565    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.419    52.984 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           5.095    58.078    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X87Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.901    69.938    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    70.210    
                         clock uncertainty           -0.035    70.175    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)       -0.267    69.908    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         69.908    
                         arrival time                         -58.078    
  -------------------------------------------------------------------
                         slack                                 11.829    

Slack (MET) :             11.943ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        5.483ns  (logic 0.518ns (9.448%)  route 4.965ns (90.552%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.934ns = ( 69.854 - 62.920 ) 
    Source Clock Delay      (SCD):    5.428ns = ( 52.618 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.778    52.618    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDCE (Prop_fdce_C_Q)         0.518    53.136 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           4.965    58.100    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X94Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.854    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.272    70.126    
                         clock uncertainty           -0.035    70.091    
    SLICE_X94Y68         FDCE (Setup_fdce_C_D)       -0.047    70.044    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         70.044    
                         arrival time                         -58.100    
  -------------------------------------------------------------------
                         slack                                 11.943    

Slack (MET) :             12.044ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        5.474ns  (logic 0.456ns (8.331%)  route 5.018ns (91.669%))
  Logic Levels:           0  
  Clock Path Skew:        1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 69.941 - 62.920 ) 
    Source Clock Delay      (SCD):    5.375ns = ( 52.565 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.725    52.565    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDCE (Prop_fdce_C_Q)         0.456    53.021 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           5.018    58.038    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.904    69.941    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    70.213    
                         clock uncertainty           -0.035    70.178    
    SLICE_X83Y93         FDCE (Setup_fdce_C_D)       -0.095    70.083    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         70.083    
                         arrival time                         -58.038    
  -------------------------------------------------------------------
                         slack                                 12.044    

Slack (MET) :             12.181ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        5.197ns  (logic 0.456ns (8.775%)  route 4.741ns (91.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.934ns = ( 69.854 - 62.920 ) 
    Source Clock Delay      (SCD):    5.428ns = ( 52.618 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.778    52.618    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456    53.074 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           4.741    57.814    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.854    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    70.126    
                         clock uncertainty           -0.035    70.091    
    SLICE_X95Y68         FDCE (Setup_fdce_C_D)       -0.095    69.996    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         69.996    
                         arrival time                         -57.814    
  -------------------------------------------------------------------
                         slack                                 12.181    

Slack (MET) :             12.370ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        5.024ns  (logic 0.478ns (9.515%)  route 4.546ns (90.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 69.941 - 62.920 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 52.564 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.724    52.564    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.478    53.042 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           4.546    57.587    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X82Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.904    69.941    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X82Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    70.213    
                         clock uncertainty           -0.035    70.178    
    SLICE_X82Y93         FDCE (Setup_fdce_C_D)       -0.220    69.958    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         69.958    
                         arrival time                         -57.587    
  -------------------------------------------------------------------
                         slack                                 12.370    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        4.338ns  (logic 0.456ns (10.511%)  route 3.882ns (89.489%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.934ns = ( 69.854 - 62.920 ) 
    Source Clock Delay      (SCD):    5.428ns = ( 52.618 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.778    52.618    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456    53.074 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           3.882    56.956    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.854    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.272    70.126    
                         clock uncertainty           -0.035    70.091    
    SLICE_X95Y68         FDCE (Setup_fdce_C_D)       -0.093    69.998    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         69.998    
                         arrival time                         -56.956    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.069ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        4.190ns  (logic 0.478ns (11.407%)  route 3.712ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.934ns = ( 69.854 - 62.920 ) 
    Source Clock Delay      (SCD):    5.428ns = ( 52.618 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.778    52.618    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDCE (Prop_fdce_C_Q)         0.478    53.096 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           3.712    56.808    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X94Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.854    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.272    70.126    
                         clock uncertainty           -0.035    70.091    
    SLICE_X94Y68         FDCE (Setup_fdce_C_D)       -0.214    69.877    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         69.877    
                         arrival time                         -56.808    
  -------------------------------------------------------------------
                         slack                                 13.069    

Slack (MET) :             13.148ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        4.057ns  (logic 0.419ns (10.329%)  route 3.638ns (89.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.934ns = ( 69.854 - 62.920 ) 
    Source Clock Delay      (SCD):    5.428ns = ( 52.618 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.778    52.618    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.419    53.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           3.638    56.674    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.854    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    70.126    
                         clock uncertainty           -0.035    70.091    
    SLICE_X95Y68         FDCE (Setup_fdce_C_D)       -0.268    69.823    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         69.823    
                         arrival time                         -56.674    
  -------------------------------------------------------------------
                         slack                                 13.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.148ns (8.855%)  route 1.523ns (91.145%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.601     1.721    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDCE (Prop_fdce_C_Q)         0.148     1.869 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.523     3.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X93Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     3.220    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X93Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.388     2.832    
    SLICE_X93Y70         FDCE (Hold_fdce_C_D)        -0.008     2.824    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.148ns (8.665%)  route 1.560ns (91.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.601     1.721    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDCE (Prop_fdce_C_Q)         0.148     1.869 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.560     3.429    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     3.220    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.388     2.832    
    SLICE_X94Y70         FDCE (Hold_fdce_C_D)         0.023     2.855    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.164ns (9.425%)  route 1.576ns (90.575%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.601     1.721    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.576     3.461    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X95Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     3.221    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.388     2.833    
    SLICE_X95Y69         FDCE (Hold_fdce_C_D)         0.047     2.880    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.128ns (7.575%)  route 1.562ns (92.425%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.603     1.723    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.128     1.851 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.562     3.413    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     3.222    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.388     2.834    
    SLICE_X95Y68         FDCE (Hold_fdce_C_D)        -0.006     2.828    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.164ns (9.130%)  route 1.632ns (90.870%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.603     1.723    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDCE (Prop_fdce_C_Q)         0.164     1.887 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           1.632     3.520    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     3.220    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.388     2.832    
    SLICE_X94Y70         FDCE (Hold_fdce_C_D)         0.075     2.907    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.128ns (7.427%)  route 1.596ns (92.573%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.603     1.723    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.128     1.851 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.596     3.447    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     3.222    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     2.834    
    SLICE_X95Y68         FDCE (Hold_fdce_C_D)        -0.007     2.827    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.148ns (8.432%)  route 1.607ns (91.568%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.603     1.723    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDCE (Prop_fdce_C_Q)         0.148     1.871 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.607     3.479    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X94Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     3.222    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.388     2.834    
    SLICE_X94Y68         FDCE (Hold_fdce_C_D)         0.023     2.857    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.164ns (9.123%)  route 1.634ns (90.877%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.601     1.721    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.634     3.519    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X95Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     3.221    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.388     2.833    
    SLICE_X95Y69         FDCE (Hold_fdce_C_D)         0.046     2.879    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.141ns (7.759%)  route 1.676ns (92.241%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.603     1.723    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y67         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           1.676     3.541    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     3.222    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.388     2.834    
    SLICE_X95Y68         FDCE (Hold_fdce_C_D)         0.047     2.881    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.148ns (6.914%)  route 1.993ns (93.086%))
  Logic Levels:           0  
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.585     1.705    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.148     1.853 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.993     3.846    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X82Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.259    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X82Y93         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     2.871    
    SLICE_X82Y93         FDCE (Hold_fdce_C_D)         0.022     2.893    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.953    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack       39.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.696ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.419ns (34.424%)  route 0.798ns (65.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.873     3.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X105Y21        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDPE (Prop_fdpe_C_Q)         0.419     3.802 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.798     4.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y2          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    46.874    
                         clock uncertainty           -0.035    46.839    
    RAMB18_X5Y2          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    44.296    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.296    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                 39.696    

Slack (MET) :             39.753ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.456ns (33.853%)  route 0.891ns (66.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 46.623 - 43.460 ) 
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818     3.328    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X107Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDPE (Prop_fdpe_C_Q)         0.456     3.784 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.891     4.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.861    46.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.831    
                         clock uncertainty           -0.035    46.796    
    RAMB18_X5Y14         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    44.428    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.428    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                 39.753    

Slack (MET) :             39.789ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.456ns (34.655%)  route 0.860ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 46.628 - 43.460 ) 
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818     3.328    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X107Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDPE (Prop_fdpe_C_Q)         0.456     3.784 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.860     4.643    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y18         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    46.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y18         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.836    
                         clock uncertainty           -0.035    46.801    
    RAMB18_X5Y18         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    44.433    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.433    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                 39.789    

Slack (MET) :             39.869ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.047%)  route 0.578ns (57.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 46.621 - 43.460 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.876     3.386    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y21        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y21        FDPE (Prop_fdpe_C_Q)         0.419     3.805 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.578     4.382    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y6          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    46.621    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y6          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    46.829    
                         clock uncertainty           -0.035    46.794    
    RAMB18_X5Y6          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    44.251    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.251    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 39.869    

Slack (MET) :             39.949ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0 rise@43.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.138%)  route 0.530ns (55.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 46.613 - 43.460 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.873     3.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDPE (Prop_fdpe_C_Q)         0.419     3.802 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.530     4.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     43.460    43.460 r  
    Y19                                               0.000    43.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    44.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    45.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.851    46.613    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    46.859    
                         clock uncertainty           -0.035    46.824    
    RAMB18_X5Y10         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    44.281    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 39.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.753%)  route 0.202ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.149    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y28        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDPE (Prop_fdpe_C_Q)         0.128     1.277 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.202     1.480    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.352     1.526    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.203    
    RAMB18_X5Y10         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.925%)  route 0.239ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.151    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y21        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y21        FDPE (Prop_fdpe_C_Q)         0.128     1.279 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.239     1.518    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y6          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.360     1.534    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y6          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.233    
    RAMB18_X5Y6          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.623%)  route 0.319ns (71.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.149    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X105Y21        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDPE (Prop_fdpe_C_Q)         0.128     1.277 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.319     1.597    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y2          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.367     1.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y2          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.218    
    RAMB18_X5Y2          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.575    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.739%)  route 0.407ns (74.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X107Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDPE (Prop_fdpe_C_Q)         0.141     1.272 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.407     1.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y18         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.367     1.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y18         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.240    
    RAMB18_X5Y18         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.651    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.918%)  route 0.403ns (74.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X107Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDPE (Prop_fdpe_C_Q)         0.141     1.272 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.403     1.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.362     1.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.235    
    RAMB18_X5Y14         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  1.030    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.308ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.518ns (29.928%)  route 1.213ns (70.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 46.663 - 43.460 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.964     3.428    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X86Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDPE (Prop_fdpe_C_Q)         0.518     3.946 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.213     5.158    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.946    46.663    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.870    
                         clock uncertainty           -0.035    46.835    
    RAMB18_X3Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    44.467    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.467    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 39.308    

Slack (MET) :             39.340ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.478ns (31.352%)  route 1.047ns (68.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 46.581 - 43.460 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.885     3.349    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X102Y86        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y86        FDPE (Prop_fdpe_C_Q)         0.478     3.827 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.047     4.873    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.864    46.581    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.788    
                         clock uncertainty           -0.035    46.753    
    RAMB18_X4Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.539    44.214    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.214    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                 39.340    

Slack (MET) :             39.508ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.419ns (30.941%)  route 0.935ns (69.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 46.571 - 43.460 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874     3.338    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y79        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDPE (Prop_fdpe_C_Q)         0.419     3.757 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.935     4.692    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.854    46.571    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.778    
                         clock uncertainty           -0.035    46.743    
    RAMB18_X4Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    44.200    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.200    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                 39.508    

Slack (MET) :             39.565ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.518ns (35.189%)  route 0.954ns (64.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 46.586 - 43.460 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889     3.353    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X92Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDPE (Prop_fdpe_C_Q)         0.518     3.871 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.954     4.825    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y38         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.869    46.586    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y38         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    46.793    
                         clock uncertainty           -0.035    46.758    
    RAMB18_X4Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    44.390    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.390    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                 39.565    

Slack (MET) :             39.584ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            43.460ns  (CLKDIV_c_0_1 rise@43.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.478ns (36.252%)  route 0.841ns (63.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 46.578 - 43.460 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.882     3.346    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X104Y86        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDPE (Prop_fdpe_C_Q)         0.478     3.824 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.841     4.664    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     43.460    43.460 r  
    K19                                               0.000    43.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    43.460    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    44.338 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    44.797    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    45.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.861    46.578    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.245    46.823    
                         clock uncertainty           -0.035    46.788    
    RAMB18_X5Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.540    44.248    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         44.248    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                 39.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.538%)  route 0.373ns (69.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.288     1.115    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X92Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDPE (Prop_fdpe_C_Q)         0.164     1.279 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.373     1.652    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y38         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.369     1.497    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y38         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.196    
    RAMB18_X4Y38         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.607    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.148ns (30.926%)  route 0.331ns (69.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.283     1.110    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X104Y86        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDPE (Prop_fdpe_C_Q)         0.148     1.258 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.331     1.588    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.362     1.490    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.167    
    RAMB18_X5Y34         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.642     0.525    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.128ns (24.418%)  route 0.396ns (75.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.278     1.105    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y79        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDPE (Prop_fdpe_C_Q)         0.128     1.233 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.396     1.629    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.354     1.482    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.181    
    RAMB18_X4Y30         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.538    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.148ns (25.533%)  route 0.432ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.112    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X102Y86        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y86        FDPE (Prop_fdpe_C_Q)         0.148     1.260 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.432     1.691    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.364     1.492    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.191    
    RAMB18_X4Y34         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.642     0.549    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@17.384ns period=43.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.603%)  route 0.531ns (76.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.313     1.140    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X86Y88         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDPE (Prop_fdpe_C_Q)         0.164     1.304 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.531     1.835    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y34         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.398     1.526    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y34         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.225    
    RAMB18_X3Y34         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.636    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  1.198    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       21.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.733ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.518ns (13.815%)  route 3.232ns (86.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.232     5.390    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X56Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X56Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 21.733    

Slack (MET) :             21.733ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.518ns (13.815%)  route 3.232ns (86.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.232     5.390    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X56Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[14]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X56Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[14]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 21.733    

Slack (MET) :             21.733ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.518ns (13.815%)  route 3.232ns (86.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.232     5.390    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X56Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[18]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X56Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[18]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 21.733    

Slack (MET) :             21.733ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.518ns (13.815%)  route 3.232ns (86.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.232     5.390    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X56Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[2]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X56Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[2]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 21.733    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.518ns (13.831%)  route 3.227ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.227     5.385    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X57Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X57Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[11]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X57Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[11]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.518ns (13.831%)  route 3.227ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.227     5.385    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X57Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X57Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[12]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X57Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[12]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.518ns (13.831%)  route 3.227ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.227     5.385    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X57Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X57Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[18]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X57Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[18]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.518ns (13.831%)  route 3.227ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.227     5.385    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X57Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X57Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[20]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X57Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[20]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.518ns (13.831%)  route 3.227ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.227     5.385    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X57Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X57Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[23]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X57Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[23]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.000ns  (clk_fpga_0 rise@26.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.518ns (13.831%)  route 3.227ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 27.712 - 26.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.640     1.640    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.227     5.385    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X57Y101        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     26.000    26.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        1.712    27.712    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X57Y101        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[7]/C
                         clock pessimism              0.014    27.726    
                         clock uncertainty           -0.198    27.528    
    SLICE_X57Y101        FDCE (Recov_fdce_C_CLR)     -0.405    27.123    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[7]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 21.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.637     0.637    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y103        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     0.944    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X50Y102        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.907     0.907    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y102        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X50Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.637     0.637    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y103        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     0.944    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X50Y102        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.907     0.907    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y102        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X50Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.637     0.637    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y103        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     0.944    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X50Y102        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.907     0.907    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y102        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X50Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.637     0.637    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y103        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     0.944    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X50Y102        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.907     0.907    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y102        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X50Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.637     0.637    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y103        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     0.944    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X50Y102        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.907     0.907    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y102        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X50Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.637     0.637    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y103        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     0.944    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X50Y102        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.907     0.907    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y102        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X50Y102        FDPE (Remov_fdpe_C_PRE)     -0.071     0.827    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.417%)  route 0.169ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.554     0.554    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.169     0.864    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X50Y92         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.819     0.819    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.747    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.417%)  route 0.169ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.554     0.554    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.169     0.864    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X50Y92         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.819     0.819    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     0.743    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.637     0.637    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y103        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     0.944    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X51Y102        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.907     0.907    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y102        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.806    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@13.000ns period=26.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.637     0.637    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y103        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.778 f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     0.944    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X51Y102        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7000, routed)        0.907     0.907    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y102        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.806    fmc_imageon_gs_i/onsemi_vita_spi_1/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.580ns (11.431%)  route 4.494ns (88.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 14.390 - 12.730 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.684     1.684    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X27Y68         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     2.140 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.307     2.447    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.571 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         4.187     6.758    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.660    14.390    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.000    14.390    
                         clock uncertainty           -0.111    14.280    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.361    13.919    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.580ns (11.431%)  route 4.494ns (88.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 14.390 - 12.730 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.684     1.684    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X27Y68         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     2.140 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.307     2.447    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.571 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         4.187     6.758    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.660    14.390    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.000    14.390    
                         clock uncertainty           -0.111    14.280    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.361    13.919    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.580ns (11.431%)  route 4.494ns (88.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 14.390 - 12.730 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.684     1.684    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X27Y68         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     2.140 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.307     2.447    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.571 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         4.187     6.758    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.660    14.390    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.000    14.390    
                         clock uncertainty           -0.111    14.280    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.319    13.961    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.580ns (11.431%)  route 4.494ns (88.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 14.390 - 12.730 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.684     1.684    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X27Y68         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     2.140 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.307     2.447    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.571 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         4.187     6.758    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.660    14.390    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.000    14.390    
                         clock uncertainty           -0.111    14.280    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.319    13.961    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             9.823ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.580ns (24.301%)  route 1.807ns (75.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 14.250 - 12.730 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.684     1.684    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y68         FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     2.140 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.801     2.941    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X29Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.065 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.006     4.071    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X31Y63         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.520    14.250    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y63         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.114    14.364    
                         clock uncertainty           -0.111    14.253    
    SLICE_X31Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    13.894    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  9.823    

Slack (MET) :             9.823ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.580ns (24.301%)  route 1.807ns (75.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 14.250 - 12.730 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.684     1.684    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y68         FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     2.140 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.801     2.941    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X29Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.065 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.006     4.071    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X31Y63         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.520    14.250    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y63         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.114    14.364    
                         clock uncertainty           -0.111    14.253    
    SLICE_X31Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    13.894    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  9.823    

Slack (MET) :             10.043ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.580ns (26.800%)  route 1.584ns (73.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 14.194 - 12.730 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.631     1.631    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y75         FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456     2.087 r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     2.743    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.867 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.928     3.795    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X45Y72         FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.464    14.194    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y72         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.114    14.308    
                         clock uncertainty           -0.111    14.197    
    SLICE_X45Y72         FDPE (Recov_fdpe_C_PRE)     -0.359    13.838    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                 10.043    

Slack (MET) :             10.061ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.642ns (29.372%)  route 1.544ns (70.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 14.250 - 12.730 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.645     1.645    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y65         FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518     2.163 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.882     3.045    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X29Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.169 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.661     3.831    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X30Y63         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.520    14.250    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y63         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.114    14.364    
                         clock uncertainty           -0.111    14.253    
    SLICE_X30Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    13.892    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                 10.061    

Slack (MET) :             10.061ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.642ns (29.372%)  route 1.544ns (70.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 14.250 - 12.730 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.645     1.645    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y65         FDRE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.518     2.163 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.882     3.045    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X29Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.169 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.661     3.831    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X30Y63         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.520    14.250    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y63         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.114    14.364    
                         clock uncertainty           -0.111    14.253    
    SLICE_X30Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    13.892    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                 10.061    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.730ns  (clk_fpga_1 rise@12.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.580ns (26.557%)  route 1.604ns (73.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 14.429 - 12.730 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.814     1.814    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y127        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDPE (Prop_fdpe_C_Q)         0.456     2.270 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.671     2.941    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X52Y126        LUT2 (Prop_lut2_I0_O)        0.124     3.065 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.933     3.998    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X60Y126        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.730    12.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       1.699    14.429    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y126        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.132    14.561    
                         clock uncertainty           -0.111    14.450    
    SLICE_X60Y126        FDPE (Recov_fdpe_C_PRE)     -0.359    14.091    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 10.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.693%)  route 0.115ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.626     0.626    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y49          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDPE (Prop_fdpe_C_Q)         0.164     0.790 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.115     0.905    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X2Y49          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.896     0.896    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y49          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.254     0.642    
    SLICE_X2Y49          FDPE (Remov_fdpe_C_PRE)     -0.071     0.571    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.405%)  route 0.133ns (48.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y65         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.133     0.846    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X28Y65         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.838     0.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X28Y65         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.252     0.586    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.405%)  route 0.133ns (48.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y65         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.133     0.846    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X28Y65         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.838     0.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X28Y65         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.252     0.586    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.405%)  route 0.133ns (48.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y65         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.133     0.846    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X28Y65         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.838     0.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X28Y65         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.252     0.586    
    SLICE_X28Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     0.491    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.405%)  route 0.133ns (48.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y65         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.133     0.846    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X28Y65         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.838     0.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X28Y65         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.252     0.586    
    SLICE_X28Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     0.491    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.405%)  route 0.133ns (48.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y65         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.133     0.846    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X28Y65         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.838     0.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X28Y65         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.252     0.586    
    SLICE_X28Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     0.491    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.107%)  route 0.186ns (56.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y63         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.186     0.899    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y62         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.839     0.839    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y62         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X26Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.538    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.107%)  route 0.186ns (56.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y63         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.186     0.899    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y62         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.839     0.839    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y62         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X26Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.538    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.107%)  route 0.186ns (56.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y63         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.186     0.899    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y62         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.839     0.839    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y62         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X26Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.538    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@6.365ns period=12.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.107%)  route 0.186ns (56.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.572     0.572    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y63         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.713 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.186     0.899    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y62         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=22455, routed)       0.839     0.839    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y62         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X26Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.538    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_L
  To Clock:  fmc_imageon_vclk_L

Setup :            0  Failing Endpoints,  Worst Slack       13.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[0]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.456ns (22.231%)  route 1.595ns (77.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 20.623 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.595     7.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X77Y31         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.551    20.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X77Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[0]/C
                         clock pessimism              0.386    21.009    
                         clock uncertainty           -0.035    20.973    
    SLICE_X77Y31         FDCE (Recov_fdce_C_CLR)     -0.405    20.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.568    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[1]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.456ns (22.231%)  route 1.595ns (77.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 20.623 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.595     7.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X77Y31         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.551    20.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X77Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[1]/C
                         clock pessimism              0.386    21.009    
                         clock uncertainty           -0.035    20.973    
    SLICE_X77Y31         FDCE (Recov_fdce_C_CLR)     -0.405    20.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[1]
  -------------------------------------------------------------------
                         required time                         20.568    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.839%)  route 1.457ns (76.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 20.622 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.457     7.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X77Y30         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.550    20.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X77Y30         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/C
                         clock pessimism              0.386    21.008    
                         clock uncertainty           -0.035    20.972    
    SLICE_X77Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 13.315    

Slack (MET) :             13.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.839%)  route 1.457ns (76.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 20.622 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.457     7.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X77Y30         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.550    20.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X77Y30         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/C
                         clock pessimism              0.386    21.008    
                         clock uncertainty           -0.035    20.972    
    SLICE_X77Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 13.315    

Slack (MET) :             13.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.839%)  route 1.457ns (76.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 20.622 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.457     7.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X77Y30         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.550    20.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X77Y30         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/C
                         clock pessimism              0.386    21.008    
                         clock uncertainty           -0.035    20.972    
    SLICE_X77Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 13.315    

Slack (MET) :             13.315ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.839%)  route 1.457ns (76.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 20.622 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.457     7.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X77Y30         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.550    20.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X77Y30         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/C
                         clock pessimism              0.386    21.008    
                         clock uncertainty           -0.035    20.972    
    SLICE_X77Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 13.315    

Slack (MET) :             13.321ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.456ns (23.912%)  route 1.451ns (76.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 20.622 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.451     7.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X78Y30         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.550    20.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X78Y30         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/C
                         clock pessimism              0.386    21.008    
                         clock uncertainty           -0.035    20.972    
    SLICE_X78Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 13.321    

Slack (MET) :             13.321ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.456ns (23.912%)  route 1.451ns (76.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 20.622 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.451     7.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X78Y30         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.550    20.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X78Y30         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/C
                         clock pessimism              0.386    21.008    
                         clock uncertainty           -0.035    20.972    
    SLICE_X78Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 13.321    

Slack (MET) :             13.321ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.456ns (23.912%)  route 1.451ns (76.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 20.622 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.451     7.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X78Y30         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.550    20.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X78Y30         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/C
                         clock pessimism              0.386    21.008    
                         clock uncertainty           -0.035    20.972    
    SLICE_X78Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 13.321    

Slack (MET) :             13.321ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.456ns (23.912%)  route 1.451ns (76.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 20.622 - 15.730 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727     5.340    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.451     7.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X78Y30         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.550    20.622    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X78Y30         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/C
                         clock pessimism              0.386    21.008    
                         clock uncertainty           -0.035    20.972    
    SLICE_X78Y30         FDCE (Recov_fdce_C_CLR)     -0.405    20.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 13.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.578%)  route 0.162ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.800 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.162     1.961    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X77Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.841     2.312    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X77Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.621     1.692    
    SLICE_X77Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.578%)  route 0.162ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.800 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.162     1.961    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X77Y25         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.841     2.312    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X77Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.621     1.692    
    SLICE_X77Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.600    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.968%)  route 0.166ns (54.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.800 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.166     1.965    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X75Y24         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.621     1.690    
    SLICE_X75Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.598    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.968%)  route 0.166ns (54.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.800 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.166     1.965    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X75Y24         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.621     1.690    
    SLICE_X75Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.598    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.968%)  route 0.166ns (54.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.800 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.166     1.965    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X75Y24         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X75Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.621     1.690    
    SLICE_X75Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.598    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.968%)  route 0.166ns (54.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.800 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.166     1.965    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X75Y24         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.839     2.310    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X75Y24         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.621     1.690    
    SLICE_X75Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.598    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.918%)  route 0.166ns (54.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.575     1.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y24         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.800 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.166     1.966    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X76Y25         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.841     2.312    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X76Y25         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.621     1.692    
    SLICE_X76Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.597    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.661%)  route 0.175ns (55.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.578     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.803 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.977    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X69Y28         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.621     1.693    
    SLICE_X69Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.661%)  route 0.175ns (55.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.578     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.803 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.977    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X69Y28         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.621     1.693    
    SLICE_X69Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.661%)  route 0.175ns (55.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.578     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.803 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.977    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X69Y28         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y28         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.621     1.693    
    SLICE_X69Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  fmc_imageon_vclk_L

Setup :            0  Failing Endpoints,  Worst Slack        8.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.822ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.456ns (11.139%)  route 3.638ns (88.861%))
  Logic Levels:           0  
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 20.618 - 15.730 ) 
    Source Clock Delay      (SCD):    7.579ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.579    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.456     8.035 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.638    11.673    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X78Y23         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.546    20.618    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y23         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.271    20.889    
                         clock uncertainty           -0.035    20.854    
    SLICE_X78Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    20.495    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         20.495    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  8.822    

Slack (MET) :             8.822ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_L rise@15.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.456ns (11.139%)  route 3.638ns (88.861%))
  Logic Levels:           0  
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 20.618 - 15.730 ) 
    Source Clock Delay      (SCD):    7.579ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.579    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.456     8.035 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.638    11.673    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X78Y23         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                     15.730    15.730 r  
    L18                                               0.000    15.730 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    16.974 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.980    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.071 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.546    20.618    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y23         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.271    20.889    
                         clock uncertainty           -0.035    20.854    
    SLICE_X78Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    20.495    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         20.495    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  8.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.296ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.141ns (7.843%)  route 1.657ns (92.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.141     2.470 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.657     4.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X78Y23         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y23         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.387     1.926    
    SLICE_X78Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.831    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.296ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_L rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.141ns (7.843%)  route 1.657ns (92.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.141     2.470 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.657     4.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X78Y23         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y23         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.387     1.926    
    SLICE_X78Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.831    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  2.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_R
  To Clock:  fmc_imageon_vclk_R

Setup :            0  Failing Endpoints,  Worst Slack       12.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.157ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X105Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X105Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X105Y113       FDCE (Recov_fdce_C_CLR)     -0.405    20.852    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.157    

Slack (MET) :             12.157ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X105Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X105Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X105Y113       FDCE (Recov_fdce_C_CLR)     -0.405    20.852    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.157    

Slack (MET) :             12.157ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X105Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X105Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X105Y113       FDCE (Recov_fdce_C_CLR)     -0.405    20.852    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.157    

Slack (MET) :             12.157ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X105Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X105Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X105Y113       FDCE (Recov_fdce_C_CLR)     -0.405    20.852    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.157    

Slack (MET) :             12.157ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X105Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X105Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X105Y113       FDCE (Recov_fdce_C_CLR)     -0.405    20.852    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.157    

Slack (MET) :             12.157ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X105Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X105Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X105Y113       FDCE (Recov_fdce_C_CLR)     -0.405    20.852    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.157    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X104Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X104Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X104Y113       FDCE (Recov_fdce_C_CLR)     -0.361    20.896    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]
  -------------------------------------------------------------------
                         required time                         20.896    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X104Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X104Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X104Y113       FDCE (Recov_fdce_C_CLR)     -0.361    20.896    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]
  -------------------------------------------------------------------
                         required time                         20.896    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.243ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X104Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X104Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X104Y113       FDCE (Recov_fdce_C_CLR)     -0.319    20.938    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.243    

Slack (MET) :             12.243ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[4]/CLR
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.521%)  route 2.684ns (85.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 20.889 - 15.730 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905     5.555    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456     6.011 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.684     8.695    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X104Y113       FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.781    20.889    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X104Y113       FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[4]/C
                         clock pessimism              0.403    21.293    
                         clock uncertainty           -0.035    21.257    
    SLICE_X104Y113       FDCE (Recov_fdce_C_CLR)     -0.319    20.938    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 12.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.829%)  route 0.210ns (62.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.545     1.665    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y76         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.793 f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.210     2.004    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X52Y75         FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.806     2.314    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y75         FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.393     1.922    
    SLICE_X52Y75         FDPE (Remov_fdpe_C_PRE)     -0.149     1.773    fmc_imageon_gs_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.321%)  route 0.119ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.586     1.706    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y97         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.847 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.119     1.966    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Q[0]
    SLICE_X86Y97         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.856     2.364    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X86Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism             -0.642     1.722    
    SLICE_X86Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.655    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.321%)  route 0.119ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.586     1.706    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y97         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.847 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.119     1.966    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X86Y97         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.856     2.364    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X86Y97         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.642     1.722    
    SLICE_X86Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.651    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.321%)  route 0.119ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.586     1.706    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y97         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.847 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.119     1.966    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X86Y97         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.856     2.364    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X86Y97         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.642     1.722    
    SLICE_X86Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.651    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.988%)  route 0.187ns (57.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.624     1.744    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.187     2.072    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X108Y74        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.891     2.399    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.622     1.777    
    SLICE_X108Y74        FDCE (Remov_fdce_C_CLR)     -0.067     1.710    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.988%)  route 0.187ns (57.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.624     1.744    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.187     2.072    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X108Y74        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.891     2.399    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.622     1.777    
    SLICE_X108Y74        FDCE (Remov_fdce_C_CLR)     -0.067     1.710    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.988%)  route 0.187ns (57.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.624     1.744    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.187     2.072    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X108Y74        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.891     2.399    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.622     1.777    
    SLICE_X108Y74        FDCE (Remov_fdce_C_CLR)     -0.067     1.710    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.988%)  route 0.187ns (57.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.624     1.744    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.187     2.072    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X108Y74        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.891     2.399    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.622     1.777    
    SLICE_X108Y74        FDCE (Remov_fdce_C_CLR)     -0.067     1.710    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.988%)  route 0.187ns (57.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.624     1.744    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.187     2.072    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X108Y74        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.891     2.399    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X108Y74        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/C
                         clock pessimism             -0.622     1.777    
    SLICE_X108Y74        FDCE (Remov_fdce_C_CLR)     -0.067     1.710    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.370%)  route 0.192ns (57.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.624     1.744    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X109Y75        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.192     2.077    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X108Y75        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.891     2.399    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_clk
    SLICE_X108Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.642     1.757    
    SLICE_X108Y75        FDCE (Remov_fdce_C_CLR)     -0.067     1.690    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  fmc_imageon_vclk_R

Setup :            0  Failing Endpoints,  Worst Slack        9.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.413ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.518ns (14.249%)  route 3.117ns (85.751%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 20.780 - 15.730 ) 
    Source Clock Delay      (SCD):    7.608ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892     7.608    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.518     8.126 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.117    11.243    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X107Y77        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.672    20.780    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y77        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.272    21.051    
                         clock uncertainty           -0.035    21.016    
    SLICE_X107Y77        FDPE (Recov_fdpe_C_PRE)     -0.359    20.657    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         20.657    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  9.413    

Slack (MET) :             9.413ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (fmc_imageon_vclk_R rise@15.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.518ns (14.249%)  route 3.117ns (85.751%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 20.780 - 15.730 ) 
    Source Clock Delay      (SCD):    7.608ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892     7.608    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.518     8.126 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.117    11.243    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X107Y77        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                     15.730    15.730 r  
    Y18                                               0.000    15.730 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    15.730    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    17.011 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.017    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.108 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.672    20.780    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y77        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.272    21.051    
                         clock uncertainty           -0.035    21.016    
    SLICE_X107Y77        FDPE (Recov_fdpe_C_PRE)     -0.359    20.657    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         20.657    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  9.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.164ns (9.992%)  route 1.477ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.290     2.366    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.164     2.530 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.477     4.007    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X107Y77        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.894     2.402    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y77        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.388     2.015    
    SLICE_X107Y77        FDPE (Remov_fdpe_C_PRE)     -0.095     1.920    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_vclk_R rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.164ns (9.992%)  route 1.477ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.290     2.366    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.164     2.530 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.477     4.007    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X107Y77        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.894     2.402    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y77        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.388     2.015    
    SLICE_X107Y77        FDPE (Remov_fdpe_C_PRE)     -0.095     1.920    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  2.088    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_L
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       13.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        4.240ns  (logic 0.456ns (10.756%)  route 3.784ns (89.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 69.913 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.784    56.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X68Y31         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    69.913    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y31         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.271    70.185    
                         clock uncertainty           -0.035    70.149    
    SLICE_X68Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    69.790    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -56.769    
  -------------------------------------------------------------------
                         slack                                 13.021    

Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        4.240ns  (logic 0.456ns (10.756%)  route 3.784ns (89.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 69.913 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.784    56.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X68Y31         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    69.913    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y31         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.271    70.185    
                         clock uncertainty           -0.035    70.149    
    SLICE_X68Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    69.790    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -56.769    
  -------------------------------------------------------------------
                         slack                                 13.021    

Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        4.240ns  (logic 0.456ns (10.756%)  route 3.784ns (89.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 69.913 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.784    56.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X68Y31         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    69.913    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y31         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.271    70.185    
                         clock uncertainty           -0.035    70.149    
    SLICE_X68Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    69.790    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -56.769    
  -------------------------------------------------------------------
                         slack                                 13.021    

Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        4.240ns  (logic 0.456ns (10.756%)  route 3.784ns (89.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 69.913 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.784    56.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X68Y31         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    69.913    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y31         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.271    70.185    
                         clock uncertainty           -0.035    70.149    
    SLICE_X68Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    69.790    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -56.769    
  -------------------------------------------------------------------
                         slack                                 13.021    

Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        4.240ns  (logic 0.456ns (10.756%)  route 3.784ns (89.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 69.913 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.784    56.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X68Y31         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    69.913    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y31         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.271    70.185    
                         clock uncertainty           -0.035    70.149    
    SLICE_X68Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    69.790    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -56.769    
  -------------------------------------------------------------------
                         slack                                 13.021    

Slack (MET) :             13.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        3.387ns  (logic 0.456ns (13.463%)  route 2.931ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 69.831 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.931    55.917    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y31         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.831    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism              0.271    70.103    
                         clock uncertainty           -0.035    70.067    
    SLICE_X91Y31         FDCE (Recov_fdce_C_CLR)     -0.405    69.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         69.662    
                         arrival time                         -55.917    
  -------------------------------------------------------------------
                         slack                                 13.746    

Slack (MET) :             13.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        3.387ns  (logic 0.456ns (13.463%)  route 2.931ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 69.831 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.931    55.917    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y31         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.831    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism              0.271    70.103    
                         clock uncertainty           -0.035    70.067    
    SLICE_X91Y31         FDCE (Recov_fdce_C_CLR)     -0.405    69.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         69.662    
                         arrival time                         -55.917    
  -------------------------------------------------------------------
                         slack                                 13.746    

Slack (MET) :             13.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        3.387ns  (logic 0.456ns (13.463%)  route 2.931ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 69.831 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.931    55.917    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y31         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.831    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/C
                         clock pessimism              0.271    70.103    
                         clock uncertainty           -0.035    70.067    
    SLICE_X91Y31         FDCE (Recov_fdce_C_CLR)     -0.405    69.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         69.662    
                         arrival time                         -55.917    
  -------------------------------------------------------------------
                         slack                                 13.746    

Slack (MET) :             13.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        3.387ns  (logic 0.456ns (13.463%)  route 2.931ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 69.831 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.931    55.917    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y31         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.817    69.831    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/C
                         clock pessimism              0.271    70.103    
                         clock uncertainty           -0.035    70.067    
    SLICE_X91Y31         FDCE (Recov_fdce_C_CLR)     -0.405    69.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         69.662    
                         arrival time                         -55.917    
  -------------------------------------------------------------------
                         slack                                 13.746    

Slack (MET) :             13.942ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0 rise@62.920ns - fmc_imageon_vclk_L rise@47.190ns)
  Data Path Delay:        3.195ns  (logic 0.456ns (14.274%)  route 2.739ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.915ns = ( 69.835 - 62.920 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 52.530 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                     47.190    47.190 r  
    L18                                               0.000    47.190 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307    48.497 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.702    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    50.803 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.727    52.530    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.456    52.986 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.739    55.724    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y34         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.821    69.835    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism              0.271    70.107    
                         clock uncertainty           -0.035    70.071    
    SLICE_X91Y34         FDCE (Recov_fdce_C_CLR)     -0.405    69.666    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         69.666    
                         arrival time                         -55.724    
  -------------------------------------------------------------------
                         slack                                 13.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.141ns (12.391%)  route 0.997ns (87.609%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.997     2.802    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y32         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.319     3.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism             -0.387     2.802    
    SLICE_X91Y32         FDCE (Remov_fdce_C_CLR)     -0.092     2.710    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.141ns (12.391%)  route 0.997ns (87.609%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.997     2.802    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y32         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.319     3.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism             -0.387     2.802    
    SLICE_X91Y32         FDCE (Remov_fdce_C_CLR)     -0.092     2.710    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.141ns (12.391%)  route 0.997ns (87.609%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.997     2.802    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y32         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.319     3.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/C
                         clock pessimism             -0.387     2.802    
    SLICE_X91Y32         FDCE (Remov_fdce_C_CLR)     -0.092     2.710    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.141ns (12.391%)  route 0.997ns (87.609%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.997     2.802    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y32         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.319     3.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y32         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/C
                         clock pessimism             -0.387     2.802    
    SLICE_X91Y32         FDCE (Remov_fdce_C_CLR)     -0.092     2.710    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.141ns (11.738%)  route 1.060ns (88.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.060     2.866    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y33         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.320     3.190    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism             -0.387     2.803    
    SLICE_X91Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.711    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.141ns (11.738%)  route 1.060ns (88.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.060     2.866    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y33         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.320     3.190    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism             -0.387     2.803    
    SLICE_X91Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.711    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.141ns (11.738%)  route 1.060ns (88.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.060     2.866    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y33         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.320     3.190    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism             -0.387     2.803    
    SLICE_X91Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.711    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.141ns (11.738%)  route 1.060ns (88.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.060     2.866    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X91Y33         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.320     3.190    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X91Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/C
                         clock pessimism             -0.387     2.803    
    SLICE_X91Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.711    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.141ns (11.178%)  route 1.120ns (88.822%))
  Logic Levels:           0  
  Clock Path Skew:        1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.120     2.926    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.322     3.192    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X90Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism             -0.387     2.805    
    SLICE_X90Y35         FDCE (Remov_fdce_C_CLR)     -0.067     2.738    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_L  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc_imageon_vclk_L rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.141ns (11.178%)  route 1.120ns (88.822%))
  Logic Levels:           0  
  Clock Path Skew:        1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_L rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.581     1.665    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X67Y35         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.120     2.926    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.322     3.192    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_L
    SLICE_X90Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism             -0.387     2.805    
    SLICE_X90Y35         FDCE (Remov_fdce_C_CLR)     -0.067     2.738    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       57.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.773ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.529%)  route 4.329ns (90.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.989ns = ( 69.909 - 62.920 ) 
    Source Clock Delay      (SCD):    7.579ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.579    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.456     8.035 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.329    12.365    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X64Y26         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    69.909    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y26         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.623    70.532    
                         clock uncertainty           -0.035    70.497    
    SLICE_X64Y26         FDPE (Recov_fdpe_C_PRE)     -0.359    70.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         70.138    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                 57.773    

Slack (MET) :             57.773ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.529%)  route 4.329ns (90.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.989ns = ( 69.909 - 62.920 ) 
    Source Clock Delay      (SCD):    7.579ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.579    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.456     8.035 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.329    12.365    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X64Y26         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    69.909    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y26         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.623    70.532    
                         clock uncertainty           -0.035    70.497    
    SLICE_X64Y26         FDPE (Recov_fdpe_C_PRE)     -0.359    70.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         70.138    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                 57.773    

Slack (MET) :             57.773ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.529%)  route 4.329ns (90.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.989ns = ( 69.909 - 62.920 ) 
    Source Clock Delay      (SCD):    7.579ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.579    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.456     8.035 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.329    12.365    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X64Y26         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    69.909    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y26         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.623    70.532    
                         clock uncertainty           -0.035    70.497    
    SLICE_X64Y26         FDPE (Recov_fdpe_C_PRE)     -0.359    70.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         70.138    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                 57.773    

Slack (MET) :             58.075ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.456ns (10.168%)  route 4.029ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.990ns = ( 69.910 - 62.920 ) 
    Source Clock Delay      (SCD):    7.579ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.579    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.456     8.035 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.029    12.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X72Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    69.910    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.623    70.533    
                         clock uncertainty           -0.035    70.498    
    SLICE_X72Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    70.139    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         70.139    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                 58.075    

Slack (MET) :             58.075ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.456ns (10.168%)  route 4.029ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.990ns = ( 69.910 - 62.920 ) 
    Source Clock Delay      (SCD):    7.579ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.579    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_L
    SLICE_X97Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDCE (Prop_fdce_C_Q)         0.456     8.035 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.029    12.064    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X72Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    69.910    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.623    70.533    
                         clock uncertainty           -0.035    70.498    
    SLICE_X72Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    70.139    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         70.139    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                 58.075    

Slack (MET) :             60.218ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.622%)  route 1.684ns (74.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 69.913 - 62.920 ) 
    Source Clock Delay      (SCD):    7.660ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.967     7.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y32         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y32         FDPE (Prop_fdpe_C_Q)         0.456     8.116 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     8.796    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X69Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.920 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.004     9.924    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X65Y30         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.899    69.913    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.623    70.536    
                         clock uncertainty           -0.035    70.501    
    SLICE_X65Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    70.142    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         70.142    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 60.218    

Slack (MET) :             60.357ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.456ns (21.951%)  route 1.621ns (78.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.987ns = ( 69.907 - 62.920 ) 
    Source Clock Delay      (SCD):    7.655ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.962     7.655    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDPE (Prop_fdpe_C_Q)         0.456     8.111 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.621     9.733    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X75Y23         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893    69.907    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X75Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism              0.623    70.530    
                         clock uncertainty           -0.035    70.495    
    SLICE_X75Y23         FDCE (Recov_fdce_C_CLR)     -0.405    70.090    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         70.090    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                 60.357    

Slack (MET) :             60.357ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.456ns (21.951%)  route 1.621ns (78.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.987ns = ( 69.907 - 62.920 ) 
    Source Clock Delay      (SCD):    7.655ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.962     7.655    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDPE (Prop_fdpe_C_Q)         0.456     8.111 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.621     9.733    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X75Y23         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893    69.907    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X75Y23         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism              0.623    70.530    
                         clock uncertainty           -0.035    70.495    
    SLICE_X75Y23         FDCE (Recov_fdce_C_CLR)     -0.405    70.090    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         70.090    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                 60.357    

Slack (MET) :             60.497ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.580ns (29.242%)  route 1.403ns (70.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.994ns = ( 69.914 - 62.920 ) 
    Source Clock Delay      (SCD):    7.660ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.967     7.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y32         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y32         FDPE (Prop_fdpe_C_Q)         0.456     8.116 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     8.796    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X69Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.920 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.723     9.644    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X66Y31         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.900    69.914    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y31         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.623    70.537    
                         clock uncertainty           -0.035    70.502    
    SLICE_X66Y31         FDPE (Recov_fdpe_C_PRE)     -0.361    70.141    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         70.141    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 60.497    

Slack (MET) :             60.549ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0 rise@62.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.689%)  route 1.374ns (70.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 69.911 - 62.920 ) 
    Source Clock Delay      (SCD):    7.655ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.050     5.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.693 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.962     7.655    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y28         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y28         FDRE (Prop_fdre_C_Q)         0.456     8.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     8.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X70Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.893 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.716     9.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X68Y28         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     62.920    62.920 r  
    L18                                               0.000    62.920 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         1.244    64.164 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.170    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.261 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.835    68.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    69.014 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.897    69.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.641    70.552    
                         clock uncertainty           -0.035    70.517    
    SLICE_X68Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    70.158    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         70.158    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 60.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.402%)  route 0.177ns (55.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     2.498 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.177     2.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y29         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.848     2.370    
    SLICE_X67Y29         FDCE (Remov_fdce_C_CLR)     -0.092     2.278    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.402%)  route 0.177ns (55.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     2.498 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.177     2.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y29         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.848     2.370    
    SLICE_X67Y29         FDCE (Remov_fdce_C_CLR)     -0.092     2.278    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.402%)  route 0.177ns (55.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     2.498 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.177     2.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y29         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.848     2.370    
    SLICE_X67Y29         FDCE (Remov_fdce_C_CLR)     -0.092     2.278    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.402%)  route 0.177ns (55.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     2.498 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.177     2.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y29         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.848     2.370    
    SLICE_X67Y29         FDCE (Remov_fdce_C_CLR)     -0.092     2.278    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.402%)  route 0.177ns (55.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     2.498 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.177     2.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y29         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.848     2.370    
    SLICE_X67Y29         FDCE (Remov_fdce_C_CLR)     -0.092     2.278    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.402%)  route 0.177ns (55.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     2.498 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=16, routed)          0.177     2.675    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y29         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.348     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y29         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.848     2.370    
    SLICE_X67Y29         FDCE (Remov_fdce_C_CLR)     -0.092     2.278    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.183%)  route 0.138ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.309     2.353    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y26         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.128     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.138     2.619    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X64Y27         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.346     3.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X64Y27         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.848     2.368    
    SLICE_X64Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     2.219    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.867%)  route 0.213ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDPE (Prop_fdpe_C_Q)         0.141     2.496 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.213     2.709    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X66Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.346     3.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.841     2.375    
    SLICE_X66Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.308    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.867%)  route 0.213ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDPE (Prop_fdpe_C_Q)         0.141     2.496 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.213     2.709    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X66Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.346     3.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.841     2.375    
    SLICE_X66Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.308    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.867%)  route 0.213ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.690     1.774    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.044 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y28         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDPE (Prop_fdpe_C_Q)         0.141     2.496 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.213     2.709    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X66Y27         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_L (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_L
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_L_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_L_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_L_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.968     2.439    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.870 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.346     3.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.841     2.375    
    SLICE_X66Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.308    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_vclk_R
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.342ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.696ns  (logic 0.456ns (12.337%)  route 3.240ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.240    56.441    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y97         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism              0.272    70.137    
                         clock uncertainty           -0.035    70.102    
    SLICE_X90Y97         FDCE (Recov_fdce_C_CLR)     -0.319    69.783    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         69.783    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                 13.342    

Slack (MET) :             13.342ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.696ns  (logic 0.456ns (12.337%)  route 3.240ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.240    56.441    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y97         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism              0.272    70.137    
                         clock uncertainty           -0.035    70.102    
    SLICE_X90Y97         FDCE (Recov_fdce_C_CLR)     -0.319    69.783    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         69.783    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                 13.342    

Slack (MET) :             13.342ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.696ns  (logic 0.456ns (12.337%)  route 3.240ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.240    56.441    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y97         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism              0.272    70.137    
                         clock uncertainty           -0.035    70.102    
    SLICE_X90Y97         FDCE (Recov_fdce_C_CLR)     -0.319    69.783    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         69.783    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                 13.342    

Slack (MET) :             13.342ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.696ns  (logic 0.456ns (12.337%)  route 3.240ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.240    56.441    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y97         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/C
                         clock pessimism              0.272    70.137    
                         clock uncertainty           -0.035    70.102    
    SLICE_X90Y97         FDCE (Recov_fdce_C_CLR)     -0.319    69.783    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         69.783    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                 13.342    

Slack (MET) :             13.489ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.549ns  (logic 0.456ns (12.850%)  route 3.093ns (87.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.093    56.293    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y98         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y98         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism              0.272    70.137    
                         clock uncertainty           -0.035    70.102    
    SLICE_X90Y98         FDCE (Recov_fdce_C_CLR)     -0.319    69.783    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         69.783    
                         arrival time                         -56.293    
  -------------------------------------------------------------------
                         slack                                 13.489    

Slack (MET) :             13.489ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.549ns  (logic 0.456ns (12.850%)  route 3.093ns (87.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.093    56.293    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y98         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y98         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/C
                         clock pessimism              0.272    70.137    
                         clock uncertainty           -0.035    70.102    
    SLICE_X90Y98         FDCE (Recov_fdce_C_CLR)     -0.319    69.783    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         69.783    
                         arrival time                         -56.293    
  -------------------------------------------------------------------
                         slack                                 13.489    

Slack (MET) :             13.489ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.549ns  (logic 0.456ns (12.850%)  route 3.093ns (87.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.093    56.293    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y98         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y98         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/C
                         clock pessimism              0.272    70.137    
                         clock uncertainty           -0.035    70.102    
    SLICE_X90Y98         FDCE (Recov_fdce_C_CLR)     -0.319    69.783    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         69.783    
                         arrival time                         -56.293    
  -------------------------------------------------------------------
                         slack                                 13.489    

Slack (MET) :             13.489ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.549ns  (logic 0.456ns (12.850%)  route 3.093ns (87.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns = ( 69.865 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.093    56.293    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y98         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.828    69.865    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y98         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/C
                         clock pessimism              0.272    70.137    
                         clock uncertainty           -0.035    70.102    
    SLICE_X90Y98         FDCE (Recov_fdce_C_CLR)     -0.319    69.783    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         69.783    
                         arrival time                         -56.293    
  -------------------------------------------------------------------
                         slack                                 13.489    

Slack (MET) :             13.529ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.508ns  (logic 0.456ns (12.998%)  route 3.052ns (87.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 69.864 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.052    56.253    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    69.864    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism              0.272    70.136    
                         clock uncertainty           -0.035    70.101    
    SLICE_X90Y96         FDCE (Recov_fdce_C_CLR)     -0.319    69.782    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         69.782    
                         arrival time                         -56.253    
  -------------------------------------------------------------------
                         slack                                 13.529    

Slack (MET) :             13.529ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.730ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - fmc_imageon_vclk_R rise@47.190ns)
  Data Path Delay:        3.508ns  (logic 0.456ns (12.998%)  route 3.052ns (87.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 69.864 - 62.920 ) 
    Source Clock Delay      (SCD):    5.555ns = ( 52.745 - 47.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                     47.190    47.190 r  
    Y18                                               0.000    47.190 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    47.190    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    48.534 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205    50.739    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.840 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.905    52.745    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.456    53.201 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.052    56.253    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.827    69.864    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism              0.272    70.136    
                         clock uncertainty           -0.035    70.101    
    SLICE_X90Y96         FDCE (Recov_fdce_C_CLR)     -0.319    69.782    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         69.782    
                         arrival time                         -56.253    
  -------------------------------------------------------------------
                         slack                                 13.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.367ns (16.576%)  route 1.847ns (83.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.683ns
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     1.281 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.287    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.378 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.712     5.090    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.367     5.457 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.847     7.304    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X87Y95         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.967     7.683    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X87Y95         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism             -0.272     7.412    
    SLICE_X87Y95         FDCE (Remov_fdce_C_CLR)     -0.208     7.204    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         -7.204    
                         arrival time                           7.304    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.141ns (12.655%)  route 0.973ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.973     2.895    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y95         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.327     3.231    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y95         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism             -0.388     2.843    
    SLICE_X90Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.776    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.141ns (12.655%)  route 0.973ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.973     2.895    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y95         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.327     3.231    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y95         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism             -0.388     2.843    
    SLICE_X90Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.776    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.141ns (12.655%)  route 0.973ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.973     2.895    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y95         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.327     3.231    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y95         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/C
                         clock pessimism             -0.388     2.843    
    SLICE_X90Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.776    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.141ns (12.655%)  route 0.973ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.973     2.895    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y95         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.327     3.231    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y95         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/C
                         clock pessimism             -0.388     2.843    
    SLICE_X90Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.776    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.045     2.967    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X82Y95         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.259    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y95         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.388     2.871    
    SLICE_X82Y95         FDPE (Remov_fdpe_C_PRE)     -0.071     2.800    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.045     2.967    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X82Y95         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.355     3.259    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y95         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.388     2.871    
    SLICE_X82Y95         FDPE (Remov_fdpe_C_PRE)     -0.071     2.800    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.141ns (10.179%)  route 1.244ns (89.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.244     3.166    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.327     3.231    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism             -0.388     2.843    
    SLICE_X90Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.776    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.141ns (10.179%)  route 1.244ns (89.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.244     3.166    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.327     3.231    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism             -0.388     2.843    
    SLICE_X90Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.776    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_vclk_R  {rise@0.000ns fall@7.865ns period=15.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc_imageon_vclk_R rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.141ns (10.179%)  route 1.244ns (89.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_vclk_R rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.660     1.781    fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/slowest_sync_clk
    SLICE_X80Y118        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.141     1.922 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M1/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.244     3.166    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X90Y96         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.327     3.231    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/fmc_imageon_vclk_R
    SLICE_X90Y96         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/C
                         clock pessimism             -0.388     2.843    
    SLICE_X90Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.776    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       57.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.358ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.137%)  route 4.592ns (89.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns = ( 69.850 - 62.920 ) 
    Source Clock Delay      (SCD):    7.608ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892     7.608    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.518     8.126 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.592    12.718    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X90Y72         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.813    69.850    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.623    70.473    
                         clock uncertainty           -0.035    70.438    
    SLICE_X90Y72         FDPE (Recov_fdpe_C_PRE)     -0.361    70.077    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         70.077    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                 57.358    

Slack (MET) :             57.400ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.518ns (10.137%)  route 4.592ns (89.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns = ( 69.850 - 62.920 ) 
    Source Clock Delay      (SCD):    7.608ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892     7.608    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.518     8.126 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.592    12.718    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X90Y72         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.813    69.850    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.623    70.473    
                         clock uncertainty           -0.035    70.438    
    SLICE_X90Y72         FDPE (Recov_fdpe_C_PRE)     -0.319    70.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         70.119    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                 57.400    

Slack (MET) :             57.895ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.518ns (11.298%)  route 4.067ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.939ns = ( 69.859 - 62.920 ) 
    Source Clock Delay      (SCD):    7.608ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892     7.608    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.518     8.126 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.067    12.193    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X93Y66         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.822    69.859    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y66         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.623    70.482    
                         clock uncertainty           -0.035    70.447    
    SLICE_X93Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    70.088    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         70.088    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                 57.895    

Slack (MET) :             57.895ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.518ns (11.298%)  route 4.067ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.939ns = ( 69.859 - 62.920 ) 
    Source Clock Delay      (SCD):    7.608ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892     7.608    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.518     8.126 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.067    12.193    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X93Y66         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.822    69.859    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y66         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.623    70.482    
                         clock uncertainty           -0.035    70.447    
    SLICE_X93Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    70.088    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         70.088    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                 57.895    

Slack (MET) :             57.895ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.518ns (11.298%)  route 4.067ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.939ns = ( 69.859 - 62.920 ) 
    Source Clock Delay      (SCD):    7.608ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.892     7.608    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_R
    SLICE_X100Y99        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDCE (Prop_fdce_C_Q)         0.518     8.126 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.067    12.193    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X93Y66         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.822    69.859    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y66         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.623    70.482    
                         clock uncertainty           -0.035    70.447    
    SLICE_X93Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    70.088    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         70.088    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                 57.895    

Slack (MET) :             60.425ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.580ns (28.069%)  route 1.486ns (71.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.935ns = ( 69.855 - 62.920 ) 
    Source Clock Delay      (SCD):    7.590ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.874     7.590    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDPE (Prop_fdpe_C_Q)         0.456     8.046 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.849     8.896    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X92Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.020 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.637     9.657    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X92Y70         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818    69.855    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.623    70.478    
                         clock uncertainty           -0.035    70.443    
    SLICE_X92Y70         FDPE (Recov_fdpe_C_PRE)     -0.361    70.082    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         70.082    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 60.425    

Slack (MET) :             60.425ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.580ns (28.069%)  route 1.486ns (71.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.935ns = ( 69.855 - 62.920 ) 
    Source Clock Delay      (SCD):    7.590ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.874     7.590    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y72         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDPE (Prop_fdpe_C_Q)         0.456     8.046 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.849     8.896    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X92Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.020 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.637     9.657    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X92Y70         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818    69.855    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.623    70.478    
                         clock uncertainty           -0.035    70.443    
    SLICE_X92Y70         FDPE (Recov_fdpe_C_PRE)     -0.361    70.082    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         70.082    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 60.425    

Slack (MET) :             60.429ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.657%)  route 1.425ns (73.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.865ns = ( 69.785 - 62.920 ) 
    Source Clock Delay      (SCD):    7.595ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.595    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDPE (Prop_fdpe_C_Q)         0.518     8.113 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.425     9.538    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X106Y72        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.748    69.785    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism              0.623    70.408    
                         clock uncertainty           -0.035    70.373    
    SLICE_X106Y72        FDCE (Recov_fdce_C_CLR)     -0.405    69.968    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         69.968    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 60.429    

Slack (MET) :             60.429ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.657%)  route 1.425ns (73.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.865ns = ( 69.785 - 62.920 ) 
    Source Clock Delay      (SCD):    7.595ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.595    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDPE (Prop_fdpe_C_Q)         0.518     8.113 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.425     9.538    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X106Y72        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.748    69.785    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                         clock pessimism              0.623    70.408    
                         clock uncertainty           -0.035    70.373    
    SLICE_X106Y72        FDCE (Recov_fdce_C_CLR)     -0.405    69.968    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]
  -------------------------------------------------------------------
                         required time                         69.968    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 60.429    

Slack (MET) :             60.429ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.920ns  (vita_clk_div4_l_n_0_1 rise@62.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.657%)  route 1.425ns (73.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.865ns = ( 69.785 - 62.920 ) 
    Source Clock Delay      (SCD):    7.595ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         2.036     5.685    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.716 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.595    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDPE (Prop_fdpe_C_Q)         0.518     8.113 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.425     9.538    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X106Y72        FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     62.920    62.920 r  
    Y18                                               0.000    62.920 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000    62.920    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    64.201 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           2.006    66.207    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.298 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         1.821    68.119    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    69.037 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.748    69.785    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y72        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism              0.623    70.408    
                         clock uncertainty           -0.035    70.373    
    SLICE_X106Y72        FDCE (Recov_fdce_C_CLR)     -0.405    69.968    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         69.968    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 60.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.689%)  route 0.125ns (43.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     2.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.557 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.682    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y92         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.258    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.849     2.409    
    SLICE_X85Y92         FDCE (Remov_fdce_C_CLR)     -0.092     2.317    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.689%)  route 0.125ns (43.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     2.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.557 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.682    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y92         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.258    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.849     2.409    
    SLICE_X85Y92         FDCE (Remov_fdce_C_CLR)     -0.092     2.317    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.689%)  route 0.125ns (43.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     2.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.557 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.682    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y92         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.258    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.849     2.409    
    SLICE_X85Y92         FDCE (Remov_fdce_C_CLR)     -0.092     2.317    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.689%)  route 0.125ns (43.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     2.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.557 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.682    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y92         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.258    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.849     2.409    
    SLICE_X85Y92         FDCE (Remov_fdce_C_CLR)     -0.092     2.317    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.689%)  route 0.125ns (43.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     2.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.557 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.682    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y92         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.258    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.849     2.409    
    SLICE_X85Y92         FDCE (Remov_fdce_C_CLR)     -0.092     2.317    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.689%)  route 0.125ns (43.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     2.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.557 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.682    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y92         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.258    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.849     2.409    
    SLICE_X85Y92         FDCE (Remov_fdce_C_CLR)     -0.092     2.317    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.689%)  route 0.125ns (43.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     2.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.557 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.682    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y92         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.258    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y92         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.849     2.409    
    SLICE_X85Y92         FDCE (Remov_fdce_C_CLR)     -0.092     2.317    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.689%)  route 0.125ns (43.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     2.393    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.557 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.682    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y92         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.258    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y92         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.849     2.409    
    SLICE_X85Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     2.314    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.471%)  route 0.213ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.281     2.357    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDPE (Prop_fdpe_C_Q)         0.164     2.521 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.213     2.734    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X92Y69         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     3.221    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X92Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[10]/C
                         clock pessimism             -0.849     2.372    
    SLICE_X92Y69         FDCE (Remov_fdce_C_CLR)     -0.067     2.305    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@31.460ns period=62.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.471%)  route 0.213ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.685     1.806    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.076 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.281     2.357    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y70         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDPE (Prop_fdpe_C_Q)         0.164     2.521 f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.213     2.734    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X92Y69         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_R (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_R
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_R_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_R_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_R_IBUF_BUFG_inst/O
                         net (fo=789, routed)         0.965     2.473    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.904 r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     3.221    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X92Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[11]/C
                         clock pessimism             -0.849     2.372    
    SLICE_X92Y69         FDCE (Remov_fdce_C_CLR)     -0.067     2.305    fmc_imageon_gs_i/onsemi_vita_cam_1/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.429    





