INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/project/Verilog/DHT11/DHT11.srcs/sources_1/new/dht11_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dht11_control
INFO: [VRFC 10-311] analyzing module count_5sec
INFO: [VRFC 10-311] analyzing module select_io
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module start_signal
INFO: [VRFC 10-311] analyzing module receive_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/project/Verilog/DHT11/DHT11.srcs/sim_1/new/tb_dht11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dht11
