Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/bram_attempt_4/drtb_isim_beh.exe -prj F:/bram_attempt_4/drtb_beh.prj work.drtb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "F:/bram_attempt_4/ipcore_dir/mem.v" into library work
Analyzing Verilog file "F:/bram_attempt_4/MEMORY_V.v" into library work
Analyzing Verilog file "F:/bram_attempt_4/drtb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "F:/bram_attempt_4/drtb.v" Line 37: Target <address> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:1016 - "F:/bram_attempt_4/drtb.v" Line 35: Port clock is not connected to this instance
Completed static elaboration
Compiling module working_clk
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module mem
Compiling module MEMORY_V
Compiling module drtb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable F:/bram_attempt_4/drtb_isim_beh.exe
Fuse Memory Usage: 34004 KB
Fuse CPU Usage: 374 ms
