{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:d1gkVwhDpl0C", "title": "Crosstalk noise and bit error rate analysis for optical network-on-chip", "published_by": "Proceedings of the 47th Design Automation Conference, 657-660, 2010", "authors": ["Y Xie", "M Nikdast", "J Xu", "W Zhang", "Q Li", "X Wu", "Y Ye", "X Wang", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5110588261412890269", "cited_by": 150, "year": 2010}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:u5HHmVD_uO8C", "title": "A NoC traffic suite based on real applications", "published_by": "2011 IEEE computer society annual symposium on VLSI, 66-71, 2011", "authors": ["W Liu", "J Xu", "X Wu", "Y Ye", "X Wang", "W Zhang", "M Nikdast", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16287704631352408484", "cited_by": 149, "year": 2011}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:Y0pCki6q_DkC", "title": "Formal worst-case analysis of crosstalk noise in mesh-based optical networks-on-chip", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (10\u00a0\u2026, 2012", "authors": ["Y Xie", "M Nikdast", "J Xu", "X Wu", "W Zhang", "Y Ye", "X Wang", "Z Wang", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2938895309938579691", "cited_by": 94, "year": 2012}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:u-x6o8ySG0sC", "title": "A hierarchical hybrid optical-electronic network-on-chip", "published_by": "2010 IEEE Computer Society Annual Symposium on VLSI, 327-332, 2010", "authors": ["KH Mo", "Y Ye", "X Wu", "W Zhang", "W Liu", "J Xu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17096757209280855890", "cited_by": 92, "year": 2010}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:9yKSN-GCB0IC", "title": "A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 8 (1), 1-26, 2012", "authors": ["Y Ye", "J Xu", "X Wu", "W Zhang", "W Liu", "M Nikdast"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5957757135789094442", "cited_by": 83, "year": 2012}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:Wp0gIr-vW9MC", "title": "Suor: Sectioned undirectional optical ring for chip multiprocessor", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 10 (4), 1-25, 2014", "authors": ["X Wu", "J Xu", "Y Ye", "Z Wang", "M Nikdast", "X Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14708871781096788009", "cited_by": 69, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:WF5omc3nYNoC", "title": "UNION: A unified inter/intrachip optical network for chip multiprocessors", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (5\u00a0\u2026, 2013", "authors": ["X Wu", "Y Ye", "J Xu", "W Zhang", "W Liu", "M Nikdast", "X Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15319659644606692020", "cited_by": 62, "year": 2013}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:ufrVoPGSRksC", "title": "System-level modeling and analysis of thermal effects in optical networks-on-chip", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (2), 292-305, 2012", "authors": ["Y Ye", "J Xu", "X Wu", "W Zhang", "X Wang", "M Nikdast", "Z Wang", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10029374676116337103", "cited_by": 60, "year": 2012}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:IjCSPb-OGe4C", "title": "Satisfiability modulo graph theory for task mapping and scheduling on multiprocessor systems", "published_by": "IEEE Transactions on Parallel and Distributed Systems 22 (8), 1382-1389, 2010", "authors": ["W Liu", "Z Gu", "J Xu", "X Wu", "Y Ye"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9582485243163946443", "cited_by": 56, "year": 2010}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:QIV2ME_5wuYC", "title": "Fat-tree-based optical interconnection networks under crosstalk noise constraint", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (1), 156-169, 2014", "authors": ["M Nikdast", "J Xu", "LHK Duong", "X Wu", "Z Wang", "X Wang", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7186033597506421349", "cited_by": 48, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:4DMP91E08xMC", "title": "An inter/intra-chip optical network for manycore processors", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (4), 678-691, 2014", "authors": ["X Wu", "J Xu", "Y Ye", "X Wang", "M Nikdast", "Z Wang", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5933222301091546318", "cited_by": 43, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:9ZlFYXVOiuMC", "title": "A case study of signal-to-noise ratio in ring-based optical networks-on-chip", "published_by": "IEEE Design & Test 31 (5), 55-65, 2014", "authors": ["LHK Duong", "M Nikdast", "S Le Beux", "J Xu", "X Wu", "Z Wang", "P Yang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2387686546711098958", "cited_by": 40, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:YsMSGLbcyi4C", "title": "Modeling and analysis of thermal effects in optical networks-on-chip", "published_by": "2011 IEEE Computer Society Annual Symposium on VLSI, 254-259, 2011", "authors": ["Y Ye", "J Xu", "X Wu", "W Zhang", "X Wang", "M Nikdast", "Z Wang", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5046864886334134737", "cited_by": 23, "year": 2011}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f4hWeB4AAAAJ&citation_for_view=f4hWeB4AAAAJ:mVmsd5A6BfQC", "title": "Qos router with both soft and hard guarantee for network-on-chip", "published_by": "2009 NORCHIP, 1-6, 2009", "authors": ["X Wu", "Y Wu", "L Wang", "X Yang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5298009533397817941", "cited_by": 3, "year": 2009}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["972", "13", "13"], "Since 2018": ["416", "12", "12"]}, "chart": {"2011": 20, "2012": 37, "2013": 69, "2014": 95, "2015": 82, "2016": 133, "2017": 101, "2018": 102, "2019": 95, "2020": 84, "2021": 57, "2022": 38, "2023": 40}}, "co_authors": [], "interests": ["Computer architecture", "Network-on-Chip", "Optical Network-on-chip"], "link": "https://scholar.google.com/citations?hl=en&user=f4hWeB4AAAAJ", "name": "Xiaowen Wu", "affiliates": []}