// Seed: 3617501284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1.id_8 = 0;
  inout wire id_1;
  logic id_17 = id_17;
  logic id_18;
  ;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wand id_2
    , id_10,
    output wire id_3,
    output supply0 id_4,
    input supply1 id_5
    , id_11,
    input supply0 id_6
    , id_12,
    input wand id_7,
    output uwire id_8
);
  logic [7:0] id_13, id_14, id_15, id_16;
  assign id_15[{1, -1, -1}] = id_14 == id_1 ? -1 : -1'b0;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_11,
      id_12,
      id_10,
      id_12,
      id_10,
      id_12,
      id_11
  );
endmodule
