Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 31 15:09:35 2025
| Host         : fpgalab206 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.964        0.000                      0                  120        0.185        0.000                      0                  120        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.964        0.000                      0                  120        0.185        0.000                      0                  120        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.821ns (18.046%)  route 3.728ns (81.954%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.681     9.870    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[11]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.413    14.834    comp_rs232_port_monitor/digit_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.821ns (18.046%)  route 3.728ns (81.954%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.681     9.870    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[14]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.413    14.834    comp_rs232_port_monitor/digit_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.821ns (18.046%)  route 3.728ns (81.954%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.681     9.870    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.413    14.834    comp_rs232_port_monitor/digit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.821ns (18.046%)  route 3.728ns (81.954%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.681     9.870    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.413    14.834    comp_rs232_port_monitor/digit_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.821ns (18.434%)  route 3.633ns (81.566%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.585     9.774    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[13]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDRE (Setup_fdre_C_CE)      -0.413    14.834    comp_rs232_port_monitor/digit_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.821ns (18.434%)  route 3.633ns (81.566%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.585     9.774    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[4]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDRE (Setup_fdre_C_CE)      -0.413    14.834    comp_rs232_port_monitor/digit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.821ns (18.434%)  route 3.633ns (81.566%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.585     9.774    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[5]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDRE (Setup_fdre_C_CE)      -0.413    14.834    comp_rs232_port_monitor/digit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.821ns (18.434%)  route 3.633ns (81.566%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.585     9.774    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[9]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDRE (Setup_fdre_C_CE)      -0.413    14.834    comp_rs232_port_monitor/digit_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.821ns (18.670%)  route 3.576ns (81.330%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 f  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 f  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.117     9.190 r  comp_rs232_port_monitor/digit_reg[15]_i_1/O
                         net (fo=14, routed)          0.528     9.718    comp_rs232_port_monitor/digit_reg[7]
    SLICE_X6Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.377    14.870    comp_rs232_port_monitor/digit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.828ns (19.423%)  route 3.435ns (80.577%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.718     5.321    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  comp_rs232_port_monitor/bit_time_cnt_reg[3]/Q
                         net (fo=5, routed)           1.467     7.243    comp_rs232_port_monitor/bit_time_cnt_reg_n_0_[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.367 r  comp_rs232_port_monitor/SDU_reg[7]_i_3/O
                         net (fo=2, routed)           0.942     8.309    comp_rs232_port_monitor/SDU_reg[7]_i_3_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.433 r  comp_rs232_port_monitor/digit_reg[15]_i_3/O
                         net (fo=16, routed)          0.639     9.073    comp_rs232_port_monitor/digit_reg[15]_i_3_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.124     9.197 r  comp_rs232_port_monitor/digit_reg[14]_i_1/O
                         net (fo=4, routed)           0.387     9.584    comp_rs232_port_monitor/digit_reg[14]_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[11]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDSE (Setup_fdse_C_S)       -0.429    14.818    comp_rs232_port_monitor/digit_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.690%)  route 0.160ns (46.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.520    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  comp_rs232_port_monitor/SDU_reg_reg[3]/Q
                         net (fo=8, routed)           0.160     1.822    comp_rs232_port_monitor/SDU_reg_reg_n_0_[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  comp_rs232_port_monitor/digit_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.867    comp_rs232_port_monitor/digit_reg0_in[7]
    SLICE_X2Y89          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.875     2.040    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[7]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121     1.681    comp_rs232_port_monitor/digit_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.381%)  route 0.162ns (46.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.520    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  comp_rs232_port_monitor/SDU_reg_reg[3]/Q
                         net (fo=8, routed)           0.162     1.824    comp_rs232_port_monitor/SDU_reg_reg_n_0_[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  comp_rs232_port_monitor/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    comp_rs232_port_monitor/digit_reg0_in[2]
    SLICE_X2Y89          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.875     2.040    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[2]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120     1.680    comp_rs232_port_monitor/digit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.519%)  route 0.155ns (45.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.520    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  comp_rs232_port_monitor/SDU_reg_reg[0]/Q
                         net (fo=8, routed)           0.155     1.816    comp_rs232_port_monitor/SDU_reg_reg_n_0_[0]
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  comp_rs232_port_monitor/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    comp_rs232_port_monitor/digit_reg0_in[1]
    SLICE_X6Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120     1.657    comp_rs232_port_monitor/digit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.600     1.519    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  comp_rs232_port_monitor/SDU_reg_reg[5]/Q
                         net (fo=8, routed)           0.147     1.807    comp_rs232_port_monitor/sel0[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  comp_rs232_port_monitor/digit_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.852    comp_rs232_port_monitor/digit_reg0_in[15]
    SLICE_X5Y88          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.872     2.037    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[15]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092     1.628    comp_rs232_port_monitor/digit_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.431%)  route 0.150ns (44.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.600     1.519    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  comp_rs232_port_monitor/SDU_reg_reg[5]/Q
                         net (fo=8, routed)           0.150     1.810    comp_rs232_port_monitor/sel0[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  comp_rs232_port_monitor/digit_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.855    comp_rs232_port_monitor/digit_reg0_in[10]
    SLICE_X5Y88          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.872     2.037    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[10]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092     1.628    comp_rs232_port_monitor/digit_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.521%)  route 0.155ns (45.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.600     1.519    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  comp_rs232_port_monitor/SDU_reg_reg[7]/Q
                         net (fo=8, routed)           0.155     1.815    comp_rs232_port_monitor/sel0[3]
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  comp_rs232_port_monitor/digit_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.860    comp_rs232_port_monitor/digit_reg0_in[12]
    SLICE_X5Y88          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.872     2.037    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[12]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092     1.628    comp_rs232_port_monitor/digit_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.405%)  route 0.162ns (46.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.520    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  comp_rs232_port_monitor/SDU_reg_reg[3]/Q
                         net (fo=8, routed)           0.162     1.824    comp_rs232_port_monitor/SDU_reg_reg_n_0_[3]
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.045     1.869 r  comp_rs232_port_monitor/digit_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    comp_rs232_port_monitor/digit_reg0_in[4]
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_rs232_port_monitor/digit_reg_reg[4]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.092     1.629    comp_rs232_port_monitor/digit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.620%)  route 0.174ns (48.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.520    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  comp_rs232_port_monitor/SDU_reg_reg[3]/Q
                         net (fo=8, routed)           0.174     1.836    comp_rs232_port_monitor/SDU_reg_reg_n_0_[3]
    SLICE_X5Y89          LUT5 (Prop_lut5_I2_O)        0.045     1.881 r  comp_rs232_port_monitor/digit_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    comp_rs232_port_monitor/digit_reg[6]_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.872     2.037    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[6]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y89          FDSE (Hold_fdse_C_D)         0.107     1.640    comp_rs232_port_monitor/digit_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 comp_rs232_port_monitor/SDU_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_rs232_port_monitor/digit_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.620%)  route 0.174ns (48.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.520    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  comp_rs232_port_monitor/SDU_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  comp_rs232_port_monitor/SDU_reg_reg[3]/Q
                         net (fo=8, routed)           0.174     1.836    comp_rs232_port_monitor/SDU_reg_reg_n_0_[3]
    SLICE_X5Y89          LUT5 (Prop_lut5_I2_O)        0.045     1.881 r  comp_rs232_port_monitor/digit_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    comp_rs232_port_monitor/digit_reg[3]_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.872     2.037    comp_rs232_port_monitor/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDSE                                         r  comp_rs232_port_monitor/digit_reg_reg[3]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y89          FDSE (Hold_fdse_C_D)         0.092     1.625    comp_rs232_port_monitor/digit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 comp_display/active_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_display/active_digit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.004%)  route 0.201ns (51.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.520    comp_display/clk_i_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  comp_display/active_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  comp_display/active_digit_reg[0]/Q
                         net (fo=15, routed)          0.201     1.863    comp_display/active_digit_reg_n_0_[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.045     1.908 r  comp_display/active_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.908    comp_display/active_digit[1]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  comp_display/active_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.875     2.040    comp_display/clk_i_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  comp_display/active_digit_reg[1]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.091     1.651    comp_display/active_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     comp_display/active_digit_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     comp_display/active_digit_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     comp_display/active_digit_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     comp_display/clk_freq_div_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     comp_display/clk_freq_div_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     comp_display/clk_freq_div_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     comp_display/clk_freq_div_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     comp_display/clk_freq_div_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     comp_display/clk_freq_div_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     comp_display/clk_freq_div_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     comp_display/clk_freq_div_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     comp_display/clk_freq_div_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     comp_display/clk_freq_div_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     comp_display/clk_freq_div_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     comp_display/clk_freq_div_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     comp_rs232_port_monitor/digit_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     comp_rs232_port_monitor/digit_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     comp_rs232_port_monitor/bit_time_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     comp_rs232_port_monitor/bit_time_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     comp_rs232_port_monitor/bit_time_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     comp_rs232_port_monitor/bit_time_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     comp_rs232_port_monitor/bit_time_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     comp_rs232_port_monitor/bit_time_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     comp_display/active_digit_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     comp_display/active_digit_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     comp_display/active_digit_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     comp_display/active_digit_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     comp_display/active_digit_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     comp_display/active_digit_reg[2]/C



