# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/buffer_ram_dp.v" \
"../../../../project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v" \
"../../../../project_1.srcs/sources_1/new/test_cam.v" \
"../../../../simulation/test_cam_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
