<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_D_U_U_033c3c59</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_D_U_U_033c3c59'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_D_U_U_033c3c59')">rsnoc_z_H_R_T_D_U_U_033c3c59</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.45</td>
<td class="s10 cl rt"><a href="mod852.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod852.html#Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod852.html#Toggle" > 21.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod852.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod852.html#inst_tag_278378"  onclick="showContent('inst_tag_278378')">config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_mem_ahb_T</a></td>
<td class="s4 cl rt"> 46.36</td>
<td class="s7 cl rt"><a href="mod852.html#inst_tag_278378_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod852.html#inst_tag_278378_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod852.html#inst_tag_278378_Toggle" >  0.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod852.html#inst_tag_278378_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod852.html#inst_tag_278379"  onclick="showContent('inst_tag_278379')">config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_USB_axi_s0_T</a></td>
<td class="s4 cl rt"> 46.36</td>
<td class="s7 cl rt"><a href="mod852.html#inst_tag_278379_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod852.html#inst_tag_278379_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod852.html#inst_tag_278379_Toggle" >  0.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod852.html#inst_tag_278379_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod852.html#inst_tag_278380"  onclick="showContent('inst_tag_278380')">config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_ahb_s0_T</a></td>
<td class="s4 cl rt"> 46.36</td>
<td class="s7 cl rt"><a href="mod852.html#inst_tag_278380_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod852.html#inst_tag_278380_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod852.html#inst_tag_278380_Toggle" >  0.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod852.html#inst_tag_278380_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod852.html#inst_tag_278381"  onclick="showContent('inst_tag_278381')">config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_Periph_Multi_APB_T</a></td>
<td class="s8 cl rt"> 80.45</td>
<td class="s10 cl rt"><a href="mod852.html#inst_tag_278381_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod852.html#inst_tag_278381_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod852.html#inst_tag_278381_Toggle" > 21.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod852.html#inst_tag_278381_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_278378'>
<hr>
<a name="inst_tag_278378"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278378" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_mem_ahb_T</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.36</td>
<td class="s7 cl rt"><a href="mod852.html#inst_tag_278378_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod852.html#inst_tag_278378_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod852.html#inst_tag_278378_Toggle" >  0.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod852.html#inst_tag_278378_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.42</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.69</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod467.html#inst_tag_159669" >SwitchResp001_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod905.html#inst_tag_298240" id="tag_urg_inst_298240">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod664.html#inst_tag_215911" id="tag_urg_inst_215911">usl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159686" id="tag_urg_inst_159686">uud7cdb31b</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_278379'>
<hr>
<a name="inst_tag_278379"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278379" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_USB_axi_s0_T</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.36</td>
<td class="s7 cl rt"><a href="mod852.html#inst_tag_278379_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod852.html#inst_tag_278379_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod852.html#inst_tag_278379_Toggle" >  0.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod852.html#inst_tag_278379_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.42</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.69</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod467.html#inst_tag_159669" >SwitchResp001_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod905.html#inst_tag_298241" id="tag_urg_inst_298241">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod664.html#inst_tag_215912" id="tag_urg_inst_215912">usl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159687" id="tag_urg_inst_159687">uud7cdb31b</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_278380'>
<hr>
<a name="inst_tag_278380"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278380" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_ahb_s0_T</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.36</td>
<td class="s7 cl rt"><a href="mod852.html#inst_tag_278380_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod852.html#inst_tag_278380_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod852.html#inst_tag_278380_Toggle" >  0.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod852.html#inst_tag_278380_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.42</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.69</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod467.html#inst_tag_159669" >SwitchResp001_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod905.html#inst_tag_298244" id="tag_urg_inst_298244">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod664.html#inst_tag_215915" id="tag_urg_inst_215915">usl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159690" id="tag_urg_inst_159690">uud7cdb31b</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_278381'>
<hr>
<a name="inst_tag_278381"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_278381" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_Periph_Multi_APB_T</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.45</td>
<td class="s10 cl rt"><a href="mod852.html#inst_tag_278381_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod852.html#inst_tag_278381_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod852.html#inst_tag_278381_Toggle" > 21.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod852.html#inst_tag_278381_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.35</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod467.html#inst_tag_159669" >SwitchResp001_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod905.html#inst_tag_298245" id="tag_urg_inst_298245">ur</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod664.html#inst_tag_215916" id="tag_urg_inst_215916">usl</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159691" id="tag_urg_inst_159691">uud7cdb31b</a></td>
<td class="s3 cl rt"> 34.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_D_U_U_033c3c59'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod852.html" >rsnoc_z_H_R_T_D_U_U_033c3c59</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>37278</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
37277                   	,	.Rx_5_Head( Rx1_5_Head )
37278      1/1          	,	.Rx_5_Rdy( Rx1_5_Rdy )
37279      1/1          	,	.Rx_5_Tail( Rx1_5_Tail )
37280      1/1          	,	.Rx_5_Vld( Rx1_5_Vld )
37281      1/1          	,	.Rx_6_Data( Rx1_6_Data )
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod852.html" >rsnoc_z_H_R_T_D_U_U_033c3c59</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       37271
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod852.html" >rsnoc_z_H_R_T_D_U_U_033c3c59</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">67</td>
<td class="rt">16</td>
<td class="rt">23.88 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">2272</td>
<td class="rt">495</td>
<td class="rt">21.79 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1136</td>
<td class="rt">278</td>
<td class="rt">24.47 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1136</td>
<td class="rt">217</td>
<td class="rt">19.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">908</td>
<td class="rt">192</td>
<td class="rt">21.15 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">454</td>
<td class="rt">106</td>
<td class="rt">23.35 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">454</td>
<td class="rt">86</td>
<td class="rt">18.94 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">1364</td>
<td class="rt">303</td>
<td class="rt">22.21 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">682</td>
<td class="rt">172</td>
<td class="rt">25.22 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">682</td>
<td class="rt">131</td>
<td class="rt">19.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[43:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PortSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod852.html" >rsnoc_z_H_R_T_D_U_U_033c3c59</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">37271</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">37278</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37271      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
37272      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
37273      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
37274      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
37275      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
37276      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
37277      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
37282      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
37283      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
37284      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
37285      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
37286      	,	.RxLock( RxLock )
           	 	                 
37287      	,	.Sys_Clk( Sys_Clk )
           	 	                   
37288      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
37289      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
37290      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
37291      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
37292      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
37293      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
37294      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
37295      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
37296      	,	.Tx_Data( Tx1_Data )
           	 	                    
37297      	,	.Tx_Head( Tx1_Head )
           	 	                    
37298      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
37299      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
37300      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
37301      	,	.Vld( Vld )
           	 	           
37302      	);
           	  
37303      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
37304      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
37305      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
37306      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
37307      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
37308      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
37309      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
37310      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
37311      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld;
           	                                                                                                  
37312      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
37313      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
37314      	assign Tx_Head = Tx1_Head;
           	                          
37315      	assign Tx_Tail = Tx1_Tail;
           	                          
37316      	assign Tx_Vld = Tx1_Vld;
           	                        
37317      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
37318      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
37319      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
37320      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
37321      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
37322      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
37323      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
37324      endmodule
                    
37325      
           
37326      
           
37327      
           
37328      // FlexNoC version    : 4.7.0
                                        
37329      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
37330      // Exported Structure : /Specification.Architecture.Structure
                                                                        
37331      // ExportOption       : /verilog
                                           
37332      
           
37333      `timescale 1ps/1ps
                             
37334      module rsnoc_z_T_C_S_C_L_R_S_L_7 ( I , O );
                                                      
37335      	input  [6:0] I ;
           	                
37336      	output [6:0] O ;
           	                
37337      	wire  u_13   ;
           	              
37338      	wire  u_2    ;
           	              
37339      	wire  u_214c ;
           	              
37340      	wire  u_7466 ;
           	              
37341      	wire  u_c140 ;
           	              
37342      	wire  u_d73  ;
           	              
37343      	wire  u_ddb1 ;
           	              
37344      	wire  u_ff71 ;
           	              
37345      	assign u_d73 = I [0];
           	                     
37346      	assign u_214c = u_d73 | I [1];
           	                              
37347      	assign u_ddb1 = I [2];
           	                      
37348      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
37349      	assign u_13 = ~ u_ff71;
           	                       
37350      	assign u_c140 = I [4];
           	                      
37351      	assign u_7466 = u_c140 | I [5];
           	                               
37352      	assign u_2 = ~ u_214c;
           	                      
37353      	assign O =
           	          
37354      		{		u_13 & ~ u_7466 & I [6]
           		 		                       
37355      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
37356      		,	u_13 & I [4]
           		 	            
37357      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
37358      		,	u_2 & I [2]
           		 	           
37359      		,		~ u_d73 & I [1]
           		 		               
37360      		,	I [0]
           		 	     
37361      		};
           		  
37362      endmodule
                    
37363      
           
37364      `timescale 1ps/1ps
                             
37365      module rsnoc_z_H_R_T_D_U_U_11417e9d (
                                                
37366      	Rx_Data
           	       
37367      ,	Rx_Head
            	       
37368      ,	Rx_Rdy
            	      
37369      ,	Rx_Tail
            	       
37370      ,	Rx_Vld
            	      
37371      ,	Sys_Clk
            	       
37372      ,	Sys_Clk_ClkS
            	            
37373      ,	Sys_Clk_En
            	          
37374      ,	Sys_Clk_EnS
            	           
37375      ,	Sys_Clk_RetRstN
            	               
37376      ,	Sys_Clk_RstN
            	            
37377      ,	Sys_Clk_Tm
            	          
37378      ,	Sys_Pwr_Idle
            	            
37379      ,	Sys_Pwr_WakeUp
            	              
37380      ,	Tx_0_Data
            	         
37381      ,	Tx_0_Head
            	         
37382      ,	Tx_0_Rdy
            	        
37383      ,	Tx_0_Tail
            	         
37384      ,	Tx_0_Vld
            	        
37385      ,	Tx_1_Data
            	         
37386      ,	Tx_1_Head
            	         
37387      ,	Tx_1_Rdy
            	        
37388      ,	Tx_1_Tail
            	         
37389      ,	Tx_1_Vld
            	        
37390      ,	Tx_2_Data
            	         
37391      ,	Tx_2_Head
            	         
37392      ,	Tx_2_Rdy
            	        
37393      ,	Tx_2_Tail
            	         
37394      ,	Tx_2_Vld
            	        
37395      ,	Tx_3_Data
            	         
37396      ,	Tx_3_Head
            	         
37397      ,	Tx_3_Rdy
            	        
37398      ,	Tx_3_Tail
            	         
37399      ,	Tx_3_Vld
            	        
37400      ,	Tx_4_Data
            	         
37401      ,	Tx_4_Head
            	         
37402      ,	Tx_4_Rdy
            	        
37403      ,	Tx_4_Tail
            	         
37404      ,	Tx_4_Vld
            	        
37405      ,	Tx_5_Data
            	         
37406      ,	Tx_5_Head
            	         
37407      ,	Tx_5_Rdy
            	        
37408      ,	Tx_5_Tail
            	         
37409      ,	Tx_5_Vld
            	        
37410      ,	Tx_6_Data
            	         
37411      ,	Tx_6_Head
            	         
37412      ,	Tx_6_Rdy
            	        
37413      ,	Tx_6_Tail
            	         
37414      ,	Tx_6_Vld
            	        
37415      ,	WakeUp_Rx
            	         
37416      );
             
37417      	input  [107:0] Rx_Data         ;
           	                                
37418      	input          Rx_Head         ;
           	                                
37419      	output         Rx_Rdy          ;
           	                                
37420      	input          Rx_Tail         ;
           	                                
37421      	input          Rx_Vld          ;
           	                                
37422      	input          Sys_Clk         ;
           	                                
37423      	input          Sys_Clk_ClkS    ;
           	                                
37424      	input          Sys_Clk_En      ;
           	                                
37425      	input          Sys_Clk_EnS     ;
           	                                
37426      	input          Sys_Clk_RetRstN ;
           	                                
37427      	input          Sys_Clk_RstN    ;
           	                                
37428      	input          Sys_Clk_Tm      ;
           	                                
37429      	output         Sys_Pwr_Idle    ;
           	                                
37430      	output         Sys_Pwr_WakeUp  ;
           	                                
37431      	output [107:0] Tx_0_Data       ;
           	                                
37432      	output         Tx_0_Head       ;
           	                                
37433      	input          Tx_0_Rdy        ;
           	                                
37434      	output         Tx_0_Tail       ;
           	                                
37435      	output         Tx_0_Vld        ;
           	                                
37436      	output [107:0] Tx_1_Data       ;
           	                                
37437      	output         Tx_1_Head       ;
           	                                
37438      	input          Tx_1_Rdy        ;
           	                                
37439      	output         Tx_1_Tail       ;
           	                                
37440      	output         Tx_1_Vld        ;
           	                                
37441      	output [107:0] Tx_2_Data       ;
           	                                
37442      	output         Tx_2_Head       ;
           	                                
37443      	input          Tx_2_Rdy        ;
           	                                
37444      	output         Tx_2_Tail       ;
           	                                
37445      	output         Tx_2_Vld        ;
           	                                
37446      	output [107:0] Tx_3_Data       ;
           	                                
37447      	output         Tx_3_Head       ;
           	                                
37448      	input          Tx_3_Rdy        ;
           	                                
37449      	output         Tx_3_Tail       ;
           	                                
37450      	output         Tx_3_Vld        ;
           	                                
37451      	output [107:0] Tx_4_Data       ;
           	                                
37452      	output         Tx_4_Head       ;
           	                                
37453      	input          Tx_4_Rdy        ;
           	                                
37454      	output         Tx_4_Tail       ;
           	                                
37455      	output         Tx_4_Vld        ;
           	                                
37456      	output [107:0] Tx_5_Data       ;
           	                                
37457      	output         Tx_5_Head       ;
           	                                
37458      	input          Tx_5_Rdy        ;
           	                                
37459      	output         Tx_5_Tail       ;
           	                                
37460      	output         Tx_5_Vld        ;
           	                                
37461      	output [107:0] Tx_6_Data       ;
           	                                
37462      	output         Tx_6_Head       ;
           	                                
37463      	input          Tx_6_Rdy        ;
           	                                
37464      	output         Tx_6_Tail       ;
           	                                
37465      	output         Tx_6_Vld        ;
           	                                
37466      	output         WakeUp_Rx       ;
           	                                
37467      	wire [13:0]  u_2c0b        ;
           	                            
37468      	wire [8:0]   u_34e6        ;
           	                            
37469      	wire [13:0]  u_3545        ;
           	                            
37470      	wire [13:0]  u_39a2        ;
           	                            
37471      	wire [8:0]   u_5c5f        ;
           	                            
37472      	wire [8:0]   u_6599        ;
           	                            
37473      	wire [13:0]  u_67c4        ;
           	                            
37474      	wire [13:0]  u_70fe        ;
           	                            
37475      	reg  [6:0]   u_7c15        ;
           	                            
37476      	wire [13:0]  u_8495        ;
           	                            
37477      	wire [8:0]   u_8e3c        ;
           	                            
37478      	wire [8:0]   u_9776        ;
           	                            
37479      	wire [8:0]   u_a9ea        ;
           	                            
37480      	wire [6:0]   u_ab1f        ;
           	                            
37481      	wire [69:0]  Hdr           ;
           	                            
37482      	wire         HdrPwr_Idle   ;
           	                            
37483      	wire         HdrPwr_WakeUp ;
           	                            
37484      	wire [107:0] Int_Data      ;
           	                            
37485      	wire         Int_Head      ;
           	                            
37486      	wire         Int_Rdy       ;
           	                            
37487      	wire         Int_Tail      ;
           	                            
37488      	wire         Int_Vld       ;
           	                            
37489      	wire [6:0]   PortSel       ;
           	                            
37490      	wire [107:0] Rx1_Data      ;
           	                            
37491      	wire         Rx1_Head      ;
           	                            
37492      	wire         Rx1_Rdy       ;
           	                            
37493      	wire         Rx1_Tail      ;
           	                            
37494      	wire         Rx1_Vld       ;
           	                            
37495      	wire [6:0]   TblSel        ;
           	                            
37496      	wire [5:0]   TblSel1       ;
           	                            
37497      	wire [107:0] Tx1_0_Data    ;
           	                            
37498      	wire         Tx1_0_Head    ;
           	                            
37499      	wire         Tx1_0_Rdy     ;
           	                            
37500      	wire         Tx1_0_Tail    ;
           	                            
37501      	wire         Tx1_0_Vld     ;
           	                            
37502      	wire [107:0] Tx1_1_Data    ;
           	                            
37503      	wire         Tx1_1_Head    ;
           	                            
37504      	wire         Tx1_1_Rdy     ;
           	                            
37505      	wire         Tx1_1_Tail    ;
           	                            
37506      	wire         Tx1_1_Vld     ;
           	                            
37507      	wire [107:0] Tx1_2_Data    ;
           	                            
37508      	wire         Tx1_2_Head    ;
           	                            
37509      	wire         Tx1_2_Rdy     ;
           	                            
37510      	wire         Tx1_2_Tail    ;
           	                            
37511      	wire         Tx1_2_Vld     ;
           	                            
37512      	wire [107:0] Tx1_3_Data    ;
           	                            
37513      	wire         Tx1_3_Head    ;
           	                            
37514      	wire         Tx1_3_Rdy     ;
           	                            
37515      	wire         Tx1_3_Tail    ;
           	                            
37516      	wire         Tx1_3_Vld     ;
           	                            
37517      	wire [107:0] Tx1_4_Data    ;
           	                            
37518      	wire         Tx1_4_Head    ;
           	                            
37519      	wire         Tx1_4_Rdy     ;
           	                            
37520      	wire         Tx1_4_Tail    ;
           	                            
37521      	wire         Tx1_4_Vld     ;
           	                            
37522      	wire [107:0] Tx1_5_Data    ;
           	                            
37523      	wire         Tx1_5_Head    ;
           	                            
37524      	wire         Tx1_5_Rdy     ;
           	                            
37525      	wire         Tx1_5_Tail    ;
           	                            
37526      	wire         Tx1_5_Vld     ;
           	                            
37527      	wire [107:0] Tx1_6_Data    ;
           	                            
37528      	wire         Tx1_6_Head    ;
           	                            
37529      	wire         Tx1_6_Rdy     ;
           	                            
37530      	wire         Tx1_6_Tail    ;
           	                            
37531      	wire         Tx1_6_Vld     ;
           	                            
37532      	assign Rx1_Data = Rx_Data;
           	                          
37533      	assign Rx1_Head = Rx_Head;
           	                          
37534      	assign Rx1_Tail = Rx_Tail;
           	                          
37535      	assign Rx1_Vld = Rx_Vld;
           	                        
37536      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
37537      	assign u_8495 = Hdr [68:55];
           	                            
37538      	assign u_34e6 = u_8495 [13:5];
           	                              
37539      	assign u_70fe = Hdr [68:55];
           	                            
37540      	assign u_9776 = u_70fe [13:5];
           	                              
37541      	assign u_67c4 = Hdr [68:55];
           	                            
37542      	assign u_8e3c = u_67c4 [13:5];
           	                              
37543      	assign u_39a2 = Hdr [68:55];
           	                            
37544      	assign u_a9ea = u_39a2 [13:5];
           	                              
37545      	assign u_3545 = Hdr [68:55];
           	                            
37546      	assign u_6599 = u_3545 [13:5];
           	                              
37547      	assign u_2c0b = Hdr [68:55];
           	                            
37548      	assign u_5c5f = u_2c0b [13:5];
           	                              
37549      	assign TblSel1 =
           	                
37550      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
37551      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
37552      		,		( u_8e3c & 9'b000011101 ) == 9'b000010100
           		 		                                         
37553      		,		( u_a9ea & 9'b000011011 ) == 9'b000011011
           		 		                                         
37554      		,		( u_6599 & 9'b000001011 ) == 9'b000001000
           		 		                                         
37555      		,		( u_5c5f & 9'b000011101 ) == 9'b000010001
           		 		                                         
37556      		};
           		  
37557      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	<font color = "green">-1-</font> 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           <font color = "green">	==></font>
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	<font color = "green">-2-</font> 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278378'>
<a name="inst_tag_278378_Line"></a>
<b>Line Coverage for Instance : <a href="mod852.html#inst_tag_278378" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_mem_ahb_T</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>37278</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
37277                   	,	.Rx_5_Head( Rx1_5_Head )
37278      1/1          	,	.Rx_5_Rdy( Rx1_5_Rdy )
37279      1/1          	,	.Rx_5_Tail( Rx1_5_Tail )
37280      1/1          	,	.Rx_5_Vld( Rx1_5_Vld )
37281      <font color = "red">0/1     ==>  	,	.Rx_6_Data( Rx1_6_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_278378_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod852.html#inst_tag_278378" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_mem_ahb_T</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       37271
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278378_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod852.html#inst_tag_278378" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_mem_ahb_T</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">67</td>
<td class="rt">4</td>
<td class="rt">5.97  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2272</td>
<td class="rt">10</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1136</td>
<td class="rt">6</td>
<td class="rt">0.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1136</td>
<td class="rt">4</td>
<td class="rt">0.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">908</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">454</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">454</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1364</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">682</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">682</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278378_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod852.html#inst_tag_278378" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_mem_ahb_T</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">37271</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">37278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37271      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
37272      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
37273      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
37274      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
37275      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
37276      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
37277      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
37282      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
37283      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
37284      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
37285      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
37286      	,	.RxLock( RxLock )
           	 	                 
37287      	,	.Sys_Clk( Sys_Clk )
           	 	                   
37288      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
37289      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
37290      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
37291      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
37292      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
37293      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
37294      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
37295      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
37296      	,	.Tx_Data( Tx1_Data )
           	 	                    
37297      	,	.Tx_Head( Tx1_Head )
           	 	                    
37298      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
37299      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
37300      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
37301      	,	.Vld( Vld )
           	 	           
37302      	);
           	  
37303      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
37304      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
37305      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
37306      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
37307      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
37308      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
37309      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
37310      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
37311      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld;
           	                                                                                                  
37312      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
37313      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
37314      	assign Tx_Head = Tx1_Head;
           	                          
37315      	assign Tx_Tail = Tx1_Tail;
           	                          
37316      	assign Tx_Vld = Tx1_Vld;
           	                        
37317      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
37318      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
37319      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
37320      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
37321      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
37322      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
37323      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
37324      endmodule
                    
37325      
           
37326      
           
37327      
           
37328      // FlexNoC version    : 4.7.0
                                        
37329      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
37330      // Exported Structure : /Specification.Architecture.Structure
                                                                        
37331      // ExportOption       : /verilog
                                           
37332      
           
37333      `timescale 1ps/1ps
                             
37334      module rsnoc_z_T_C_S_C_L_R_S_L_7 ( I , O );
                                                      
37335      	input  [6:0] I ;
           	                
37336      	output [6:0] O ;
           	                
37337      	wire  u_13   ;
           	              
37338      	wire  u_2    ;
           	              
37339      	wire  u_214c ;
           	              
37340      	wire  u_7466 ;
           	              
37341      	wire  u_c140 ;
           	              
37342      	wire  u_d73  ;
           	              
37343      	wire  u_ddb1 ;
           	              
37344      	wire  u_ff71 ;
           	              
37345      	assign u_d73 = I [0];
           	                     
37346      	assign u_214c = u_d73 | I [1];
           	                              
37347      	assign u_ddb1 = I [2];
           	                      
37348      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
37349      	assign u_13 = ~ u_ff71;
           	                       
37350      	assign u_c140 = I [4];
           	                      
37351      	assign u_7466 = u_c140 | I [5];
           	                               
37352      	assign u_2 = ~ u_214c;
           	                      
37353      	assign O =
           	          
37354      		{		u_13 & ~ u_7466 & I [6]
           		 		                       
37355      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
37356      		,	u_13 & I [4]
           		 	            
37357      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
37358      		,	u_2 & I [2]
           		 	           
37359      		,		~ u_d73 & I [1]
           		 		               
37360      		,	I [0]
           		 	     
37361      		};
           		  
37362      endmodule
                    
37363      
           
37364      `timescale 1ps/1ps
                             
37365      module rsnoc_z_H_R_T_D_U_U_11417e9d (
                                                
37366      	Rx_Data
           	       
37367      ,	Rx_Head
            	       
37368      ,	Rx_Rdy
            	      
37369      ,	Rx_Tail
            	       
37370      ,	Rx_Vld
            	      
37371      ,	Sys_Clk
            	       
37372      ,	Sys_Clk_ClkS
            	            
37373      ,	Sys_Clk_En
            	          
37374      ,	Sys_Clk_EnS
            	           
37375      ,	Sys_Clk_RetRstN
            	               
37376      ,	Sys_Clk_RstN
            	            
37377      ,	Sys_Clk_Tm
            	          
37378      ,	Sys_Pwr_Idle
            	            
37379      ,	Sys_Pwr_WakeUp
            	              
37380      ,	Tx_0_Data
            	         
37381      ,	Tx_0_Head
            	         
37382      ,	Tx_0_Rdy
            	        
37383      ,	Tx_0_Tail
            	         
37384      ,	Tx_0_Vld
            	        
37385      ,	Tx_1_Data
            	         
37386      ,	Tx_1_Head
            	         
37387      ,	Tx_1_Rdy
            	        
37388      ,	Tx_1_Tail
            	         
37389      ,	Tx_1_Vld
            	        
37390      ,	Tx_2_Data
            	         
37391      ,	Tx_2_Head
            	         
37392      ,	Tx_2_Rdy
            	        
37393      ,	Tx_2_Tail
            	         
37394      ,	Tx_2_Vld
            	        
37395      ,	Tx_3_Data
            	         
37396      ,	Tx_3_Head
            	         
37397      ,	Tx_3_Rdy
            	        
37398      ,	Tx_3_Tail
            	         
37399      ,	Tx_3_Vld
            	        
37400      ,	Tx_4_Data
            	         
37401      ,	Tx_4_Head
            	         
37402      ,	Tx_4_Rdy
            	        
37403      ,	Tx_4_Tail
            	         
37404      ,	Tx_4_Vld
            	        
37405      ,	Tx_5_Data
            	         
37406      ,	Tx_5_Head
            	         
37407      ,	Tx_5_Rdy
            	        
37408      ,	Tx_5_Tail
            	         
37409      ,	Tx_5_Vld
            	        
37410      ,	Tx_6_Data
            	         
37411      ,	Tx_6_Head
            	         
37412      ,	Tx_6_Rdy
            	        
37413      ,	Tx_6_Tail
            	         
37414      ,	Tx_6_Vld
            	        
37415      ,	WakeUp_Rx
            	         
37416      );
             
37417      	input  [107:0] Rx_Data         ;
           	                                
37418      	input          Rx_Head         ;
           	                                
37419      	output         Rx_Rdy          ;
           	                                
37420      	input          Rx_Tail         ;
           	                                
37421      	input          Rx_Vld          ;
           	                                
37422      	input          Sys_Clk         ;
           	                                
37423      	input          Sys_Clk_ClkS    ;
           	                                
37424      	input          Sys_Clk_En      ;
           	                                
37425      	input          Sys_Clk_EnS     ;
           	                                
37426      	input          Sys_Clk_RetRstN ;
           	                                
37427      	input          Sys_Clk_RstN    ;
           	                                
37428      	input          Sys_Clk_Tm      ;
           	                                
37429      	output         Sys_Pwr_Idle    ;
           	                                
37430      	output         Sys_Pwr_WakeUp  ;
           	                                
37431      	output [107:0] Tx_0_Data       ;
           	                                
37432      	output         Tx_0_Head       ;
           	                                
37433      	input          Tx_0_Rdy        ;
           	                                
37434      	output         Tx_0_Tail       ;
           	                                
37435      	output         Tx_0_Vld        ;
           	                                
37436      	output [107:0] Tx_1_Data       ;
           	                                
37437      	output         Tx_1_Head       ;
           	                                
37438      	input          Tx_1_Rdy        ;
           	                                
37439      	output         Tx_1_Tail       ;
           	                                
37440      	output         Tx_1_Vld        ;
           	                                
37441      	output [107:0] Tx_2_Data       ;
           	                                
37442      	output         Tx_2_Head       ;
           	                                
37443      	input          Tx_2_Rdy        ;
           	                                
37444      	output         Tx_2_Tail       ;
           	                                
37445      	output         Tx_2_Vld        ;
           	                                
37446      	output [107:0] Tx_3_Data       ;
           	                                
37447      	output         Tx_3_Head       ;
           	                                
37448      	input          Tx_3_Rdy        ;
           	                                
37449      	output         Tx_3_Tail       ;
           	                                
37450      	output         Tx_3_Vld        ;
           	                                
37451      	output [107:0] Tx_4_Data       ;
           	                                
37452      	output         Tx_4_Head       ;
           	                                
37453      	input          Tx_4_Rdy        ;
           	                                
37454      	output         Tx_4_Tail       ;
           	                                
37455      	output         Tx_4_Vld        ;
           	                                
37456      	output [107:0] Tx_5_Data       ;
           	                                
37457      	output         Tx_5_Head       ;
           	                                
37458      	input          Tx_5_Rdy        ;
           	                                
37459      	output         Tx_5_Tail       ;
           	                                
37460      	output         Tx_5_Vld        ;
           	                                
37461      	output [107:0] Tx_6_Data       ;
           	                                
37462      	output         Tx_6_Head       ;
           	                                
37463      	input          Tx_6_Rdy        ;
           	                                
37464      	output         Tx_6_Tail       ;
           	                                
37465      	output         Tx_6_Vld        ;
           	                                
37466      	output         WakeUp_Rx       ;
           	                                
37467      	wire [13:0]  u_2c0b        ;
           	                            
37468      	wire [8:0]   u_34e6        ;
           	                            
37469      	wire [13:0]  u_3545        ;
           	                            
37470      	wire [13:0]  u_39a2        ;
           	                            
37471      	wire [8:0]   u_5c5f        ;
           	                            
37472      	wire [8:0]   u_6599        ;
           	                            
37473      	wire [13:0]  u_67c4        ;
           	                            
37474      	wire [13:0]  u_70fe        ;
           	                            
37475      	reg  [6:0]   u_7c15        ;
           	                            
37476      	wire [13:0]  u_8495        ;
           	                            
37477      	wire [8:0]   u_8e3c        ;
           	                            
37478      	wire [8:0]   u_9776        ;
           	                            
37479      	wire [8:0]   u_a9ea        ;
           	                            
37480      	wire [6:0]   u_ab1f        ;
           	                            
37481      	wire [69:0]  Hdr           ;
           	                            
37482      	wire         HdrPwr_Idle   ;
           	                            
37483      	wire         HdrPwr_WakeUp ;
           	                            
37484      	wire [107:0] Int_Data      ;
           	                            
37485      	wire         Int_Head      ;
           	                            
37486      	wire         Int_Rdy       ;
           	                            
37487      	wire         Int_Tail      ;
           	                            
37488      	wire         Int_Vld       ;
           	                            
37489      	wire [6:0]   PortSel       ;
           	                            
37490      	wire [107:0] Rx1_Data      ;
           	                            
37491      	wire         Rx1_Head      ;
           	                            
37492      	wire         Rx1_Rdy       ;
           	                            
37493      	wire         Rx1_Tail      ;
           	                            
37494      	wire         Rx1_Vld       ;
           	                            
37495      	wire [6:0]   TblSel        ;
           	                            
37496      	wire [5:0]   TblSel1       ;
           	                            
37497      	wire [107:0] Tx1_0_Data    ;
           	                            
37498      	wire         Tx1_0_Head    ;
           	                            
37499      	wire         Tx1_0_Rdy     ;
           	                            
37500      	wire         Tx1_0_Tail    ;
           	                            
37501      	wire         Tx1_0_Vld     ;
           	                            
37502      	wire [107:0] Tx1_1_Data    ;
           	                            
37503      	wire         Tx1_1_Head    ;
           	                            
37504      	wire         Tx1_1_Rdy     ;
           	                            
37505      	wire         Tx1_1_Tail    ;
           	                            
37506      	wire         Tx1_1_Vld     ;
           	                            
37507      	wire [107:0] Tx1_2_Data    ;
           	                            
37508      	wire         Tx1_2_Head    ;
           	                            
37509      	wire         Tx1_2_Rdy     ;
           	                            
37510      	wire         Tx1_2_Tail    ;
           	                            
37511      	wire         Tx1_2_Vld     ;
           	                            
37512      	wire [107:0] Tx1_3_Data    ;
           	                            
37513      	wire         Tx1_3_Head    ;
           	                            
37514      	wire         Tx1_3_Rdy     ;
           	                            
37515      	wire         Tx1_3_Tail    ;
           	                            
37516      	wire         Tx1_3_Vld     ;
           	                            
37517      	wire [107:0] Tx1_4_Data    ;
           	                            
37518      	wire         Tx1_4_Head    ;
           	                            
37519      	wire         Tx1_4_Rdy     ;
           	                            
37520      	wire         Tx1_4_Tail    ;
           	                            
37521      	wire         Tx1_4_Vld     ;
           	                            
37522      	wire [107:0] Tx1_5_Data    ;
           	                            
37523      	wire         Tx1_5_Head    ;
           	                            
37524      	wire         Tx1_5_Rdy     ;
           	                            
37525      	wire         Tx1_5_Tail    ;
           	                            
37526      	wire         Tx1_5_Vld     ;
           	                            
37527      	wire [107:0] Tx1_6_Data    ;
           	                            
37528      	wire         Tx1_6_Head    ;
           	                            
37529      	wire         Tx1_6_Rdy     ;
           	                            
37530      	wire         Tx1_6_Tail    ;
           	                            
37531      	wire         Tx1_6_Vld     ;
           	                            
37532      	assign Rx1_Data = Rx_Data;
           	                          
37533      	assign Rx1_Head = Rx_Head;
           	                          
37534      	assign Rx1_Tail = Rx_Tail;
           	                          
37535      	assign Rx1_Vld = Rx_Vld;
           	                        
37536      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
37537      	assign u_8495 = Hdr [68:55];
           	                            
37538      	assign u_34e6 = u_8495 [13:5];
           	                              
37539      	assign u_70fe = Hdr [68:55];
           	                            
37540      	assign u_9776 = u_70fe [13:5];
           	                              
37541      	assign u_67c4 = Hdr [68:55];
           	                            
37542      	assign u_8e3c = u_67c4 [13:5];
           	                              
37543      	assign u_39a2 = Hdr [68:55];
           	                            
37544      	assign u_a9ea = u_39a2 [13:5];
           	                              
37545      	assign u_3545 = Hdr [68:55];
           	                            
37546      	assign u_6599 = u_3545 [13:5];
           	                              
37547      	assign u_2c0b = Hdr [68:55];
           	                            
37548      	assign u_5c5f = u_2c0b [13:5];
           	                              
37549      	assign TblSel1 =
           	                
37550      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
37551      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
37552      		,		( u_8e3c & 9'b000011101 ) == 9'b000010100
           		 		                                         
37553      		,		( u_a9ea & 9'b000011011 ) == 9'b000011011
           		 		                                         
37554      		,		( u_6599 & 9'b000001011 ) == 9'b000001000
           		 		                                         
37555      		,		( u_5c5f & 9'b000011101 ) == 9'b000010001
           		 		                                         
37556      		};
           		  
37557      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	<font color = "green">-1-</font> 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           <font color = "green">	==></font>
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	<font color = "red">-2-</font> 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278379'>
<a name="inst_tag_278379_Line"></a>
<b>Line Coverage for Instance : <a href="mod852.html#inst_tag_278379" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_USB_axi_s0_T</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>37278</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
37277                   	,	.Rx_5_Head( Rx1_5_Head )
37278      1/1          	,	.Rx_5_Rdy( Rx1_5_Rdy )
37279      1/1          	,	.Rx_5_Tail( Rx1_5_Tail )
37280      1/1          	,	.Rx_5_Vld( Rx1_5_Vld )
37281      <font color = "red">0/1     ==>  	,	.Rx_6_Data( Rx1_6_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_278379_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod852.html#inst_tag_278379" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_USB_axi_s0_T</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       37271
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278379_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod852.html#inst_tag_278379" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_USB_axi_s0_T</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">67</td>
<td class="rt">4</td>
<td class="rt">5.97  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2272</td>
<td class="rt">10</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1136</td>
<td class="rt">6</td>
<td class="rt">0.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1136</td>
<td class="rt">4</td>
<td class="rt">0.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">908</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">454</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">454</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1364</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">682</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">682</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278379_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod852.html#inst_tag_278379" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_USB_axi_s0_T</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">37271</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">37278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37271      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
37272      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
37273      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
37274      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
37275      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
37276      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
37277      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
37282      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
37283      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
37284      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
37285      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
37286      	,	.RxLock( RxLock )
           	 	                 
37287      	,	.Sys_Clk( Sys_Clk )
           	 	                   
37288      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
37289      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
37290      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
37291      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
37292      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
37293      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
37294      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
37295      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
37296      	,	.Tx_Data( Tx1_Data )
           	 	                    
37297      	,	.Tx_Head( Tx1_Head )
           	 	                    
37298      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
37299      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
37300      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
37301      	,	.Vld( Vld )
           	 	           
37302      	);
           	  
37303      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
37304      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
37305      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
37306      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
37307      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
37308      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
37309      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
37310      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
37311      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld;
           	                                                                                                  
37312      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
37313      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
37314      	assign Tx_Head = Tx1_Head;
           	                          
37315      	assign Tx_Tail = Tx1_Tail;
           	                          
37316      	assign Tx_Vld = Tx1_Vld;
           	                        
37317      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
37318      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
37319      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
37320      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
37321      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
37322      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
37323      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
37324      endmodule
                    
37325      
           
37326      
           
37327      
           
37328      // FlexNoC version    : 4.7.0
                                        
37329      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
37330      // Exported Structure : /Specification.Architecture.Structure
                                                                        
37331      // ExportOption       : /verilog
                                           
37332      
           
37333      `timescale 1ps/1ps
                             
37334      module rsnoc_z_T_C_S_C_L_R_S_L_7 ( I , O );
                                                      
37335      	input  [6:0] I ;
           	                
37336      	output [6:0] O ;
           	                
37337      	wire  u_13   ;
           	              
37338      	wire  u_2    ;
           	              
37339      	wire  u_214c ;
           	              
37340      	wire  u_7466 ;
           	              
37341      	wire  u_c140 ;
           	              
37342      	wire  u_d73  ;
           	              
37343      	wire  u_ddb1 ;
           	              
37344      	wire  u_ff71 ;
           	              
37345      	assign u_d73 = I [0];
           	                     
37346      	assign u_214c = u_d73 | I [1];
           	                              
37347      	assign u_ddb1 = I [2];
           	                      
37348      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
37349      	assign u_13 = ~ u_ff71;
           	                       
37350      	assign u_c140 = I [4];
           	                      
37351      	assign u_7466 = u_c140 | I [5];
           	                               
37352      	assign u_2 = ~ u_214c;
           	                      
37353      	assign O =
           	          
37354      		{		u_13 & ~ u_7466 & I [6]
           		 		                       
37355      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
37356      		,	u_13 & I [4]
           		 	            
37357      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
37358      		,	u_2 & I [2]
           		 	           
37359      		,		~ u_d73 & I [1]
           		 		               
37360      		,	I [0]
           		 	     
37361      		};
           		  
37362      endmodule
                    
37363      
           
37364      `timescale 1ps/1ps
                             
37365      module rsnoc_z_H_R_T_D_U_U_11417e9d (
                                                
37366      	Rx_Data
           	       
37367      ,	Rx_Head
            	       
37368      ,	Rx_Rdy
            	      
37369      ,	Rx_Tail
            	       
37370      ,	Rx_Vld
            	      
37371      ,	Sys_Clk
            	       
37372      ,	Sys_Clk_ClkS
            	            
37373      ,	Sys_Clk_En
            	          
37374      ,	Sys_Clk_EnS
            	           
37375      ,	Sys_Clk_RetRstN
            	               
37376      ,	Sys_Clk_RstN
            	            
37377      ,	Sys_Clk_Tm
            	          
37378      ,	Sys_Pwr_Idle
            	            
37379      ,	Sys_Pwr_WakeUp
            	              
37380      ,	Tx_0_Data
            	         
37381      ,	Tx_0_Head
            	         
37382      ,	Tx_0_Rdy
            	        
37383      ,	Tx_0_Tail
            	         
37384      ,	Tx_0_Vld
            	        
37385      ,	Tx_1_Data
            	         
37386      ,	Tx_1_Head
            	         
37387      ,	Tx_1_Rdy
            	        
37388      ,	Tx_1_Tail
            	         
37389      ,	Tx_1_Vld
            	        
37390      ,	Tx_2_Data
            	         
37391      ,	Tx_2_Head
            	         
37392      ,	Tx_2_Rdy
            	        
37393      ,	Tx_2_Tail
            	         
37394      ,	Tx_2_Vld
            	        
37395      ,	Tx_3_Data
            	         
37396      ,	Tx_3_Head
            	         
37397      ,	Tx_3_Rdy
            	        
37398      ,	Tx_3_Tail
            	         
37399      ,	Tx_3_Vld
            	        
37400      ,	Tx_4_Data
            	         
37401      ,	Tx_4_Head
            	         
37402      ,	Tx_4_Rdy
            	        
37403      ,	Tx_4_Tail
            	         
37404      ,	Tx_4_Vld
            	        
37405      ,	Tx_5_Data
            	         
37406      ,	Tx_5_Head
            	         
37407      ,	Tx_5_Rdy
            	        
37408      ,	Tx_5_Tail
            	         
37409      ,	Tx_5_Vld
            	        
37410      ,	Tx_6_Data
            	         
37411      ,	Tx_6_Head
            	         
37412      ,	Tx_6_Rdy
            	        
37413      ,	Tx_6_Tail
            	         
37414      ,	Tx_6_Vld
            	        
37415      ,	WakeUp_Rx
            	         
37416      );
             
37417      	input  [107:0] Rx_Data         ;
           	                                
37418      	input          Rx_Head         ;
           	                                
37419      	output         Rx_Rdy          ;
           	                                
37420      	input          Rx_Tail         ;
           	                                
37421      	input          Rx_Vld          ;
           	                                
37422      	input          Sys_Clk         ;
           	                                
37423      	input          Sys_Clk_ClkS    ;
           	                                
37424      	input          Sys_Clk_En      ;
           	                                
37425      	input          Sys_Clk_EnS     ;
           	                                
37426      	input          Sys_Clk_RetRstN ;
           	                                
37427      	input          Sys_Clk_RstN    ;
           	                                
37428      	input          Sys_Clk_Tm      ;
           	                                
37429      	output         Sys_Pwr_Idle    ;
           	                                
37430      	output         Sys_Pwr_WakeUp  ;
           	                                
37431      	output [107:0] Tx_0_Data       ;
           	                                
37432      	output         Tx_0_Head       ;
           	                                
37433      	input          Tx_0_Rdy        ;
           	                                
37434      	output         Tx_0_Tail       ;
           	                                
37435      	output         Tx_0_Vld        ;
           	                                
37436      	output [107:0] Tx_1_Data       ;
           	                                
37437      	output         Tx_1_Head       ;
           	                                
37438      	input          Tx_1_Rdy        ;
           	                                
37439      	output         Tx_1_Tail       ;
           	                                
37440      	output         Tx_1_Vld        ;
           	                                
37441      	output [107:0] Tx_2_Data       ;
           	                                
37442      	output         Tx_2_Head       ;
           	                                
37443      	input          Tx_2_Rdy        ;
           	                                
37444      	output         Tx_2_Tail       ;
           	                                
37445      	output         Tx_2_Vld        ;
           	                                
37446      	output [107:0] Tx_3_Data       ;
           	                                
37447      	output         Tx_3_Head       ;
           	                                
37448      	input          Tx_3_Rdy        ;
           	                                
37449      	output         Tx_3_Tail       ;
           	                                
37450      	output         Tx_3_Vld        ;
           	                                
37451      	output [107:0] Tx_4_Data       ;
           	                                
37452      	output         Tx_4_Head       ;
           	                                
37453      	input          Tx_4_Rdy        ;
           	                                
37454      	output         Tx_4_Tail       ;
           	                                
37455      	output         Tx_4_Vld        ;
           	                                
37456      	output [107:0] Tx_5_Data       ;
           	                                
37457      	output         Tx_5_Head       ;
           	                                
37458      	input          Tx_5_Rdy        ;
           	                                
37459      	output         Tx_5_Tail       ;
           	                                
37460      	output         Tx_5_Vld        ;
           	                                
37461      	output [107:0] Tx_6_Data       ;
           	                                
37462      	output         Tx_6_Head       ;
           	                                
37463      	input          Tx_6_Rdy        ;
           	                                
37464      	output         Tx_6_Tail       ;
           	                                
37465      	output         Tx_6_Vld        ;
           	                                
37466      	output         WakeUp_Rx       ;
           	                                
37467      	wire [13:0]  u_2c0b        ;
           	                            
37468      	wire [8:0]   u_34e6        ;
           	                            
37469      	wire [13:0]  u_3545        ;
           	                            
37470      	wire [13:0]  u_39a2        ;
           	                            
37471      	wire [8:0]   u_5c5f        ;
           	                            
37472      	wire [8:0]   u_6599        ;
           	                            
37473      	wire [13:0]  u_67c4        ;
           	                            
37474      	wire [13:0]  u_70fe        ;
           	                            
37475      	reg  [6:0]   u_7c15        ;
           	                            
37476      	wire [13:0]  u_8495        ;
           	                            
37477      	wire [8:0]   u_8e3c        ;
           	                            
37478      	wire [8:0]   u_9776        ;
           	                            
37479      	wire [8:0]   u_a9ea        ;
           	                            
37480      	wire [6:0]   u_ab1f        ;
           	                            
37481      	wire [69:0]  Hdr           ;
           	                            
37482      	wire         HdrPwr_Idle   ;
           	                            
37483      	wire         HdrPwr_WakeUp ;
           	                            
37484      	wire [107:0] Int_Data      ;
           	                            
37485      	wire         Int_Head      ;
           	                            
37486      	wire         Int_Rdy       ;
           	                            
37487      	wire         Int_Tail      ;
           	                            
37488      	wire         Int_Vld       ;
           	                            
37489      	wire [6:0]   PortSel       ;
           	                            
37490      	wire [107:0] Rx1_Data      ;
           	                            
37491      	wire         Rx1_Head      ;
           	                            
37492      	wire         Rx1_Rdy       ;
           	                            
37493      	wire         Rx1_Tail      ;
           	                            
37494      	wire         Rx1_Vld       ;
           	                            
37495      	wire [6:0]   TblSel        ;
           	                            
37496      	wire [5:0]   TblSel1       ;
           	                            
37497      	wire [107:0] Tx1_0_Data    ;
           	                            
37498      	wire         Tx1_0_Head    ;
           	                            
37499      	wire         Tx1_0_Rdy     ;
           	                            
37500      	wire         Tx1_0_Tail    ;
           	                            
37501      	wire         Tx1_0_Vld     ;
           	                            
37502      	wire [107:0] Tx1_1_Data    ;
           	                            
37503      	wire         Tx1_1_Head    ;
           	                            
37504      	wire         Tx1_1_Rdy     ;
           	                            
37505      	wire         Tx1_1_Tail    ;
           	                            
37506      	wire         Tx1_1_Vld     ;
           	                            
37507      	wire [107:0] Tx1_2_Data    ;
           	                            
37508      	wire         Tx1_2_Head    ;
           	                            
37509      	wire         Tx1_2_Rdy     ;
           	                            
37510      	wire         Tx1_2_Tail    ;
           	                            
37511      	wire         Tx1_2_Vld     ;
           	                            
37512      	wire [107:0] Tx1_3_Data    ;
           	                            
37513      	wire         Tx1_3_Head    ;
           	                            
37514      	wire         Tx1_3_Rdy     ;
           	                            
37515      	wire         Tx1_3_Tail    ;
           	                            
37516      	wire         Tx1_3_Vld     ;
           	                            
37517      	wire [107:0] Tx1_4_Data    ;
           	                            
37518      	wire         Tx1_4_Head    ;
           	                            
37519      	wire         Tx1_4_Rdy     ;
           	                            
37520      	wire         Tx1_4_Tail    ;
           	                            
37521      	wire         Tx1_4_Vld     ;
           	                            
37522      	wire [107:0] Tx1_5_Data    ;
           	                            
37523      	wire         Tx1_5_Head    ;
           	                            
37524      	wire         Tx1_5_Rdy     ;
           	                            
37525      	wire         Tx1_5_Tail    ;
           	                            
37526      	wire         Tx1_5_Vld     ;
           	                            
37527      	wire [107:0] Tx1_6_Data    ;
           	                            
37528      	wire         Tx1_6_Head    ;
           	                            
37529      	wire         Tx1_6_Rdy     ;
           	                            
37530      	wire         Tx1_6_Tail    ;
           	                            
37531      	wire         Tx1_6_Vld     ;
           	                            
37532      	assign Rx1_Data = Rx_Data;
           	                          
37533      	assign Rx1_Head = Rx_Head;
           	                          
37534      	assign Rx1_Tail = Rx_Tail;
           	                          
37535      	assign Rx1_Vld = Rx_Vld;
           	                        
37536      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
37537      	assign u_8495 = Hdr [68:55];
           	                            
37538      	assign u_34e6 = u_8495 [13:5];
           	                              
37539      	assign u_70fe = Hdr [68:55];
           	                            
37540      	assign u_9776 = u_70fe [13:5];
           	                              
37541      	assign u_67c4 = Hdr [68:55];
           	                            
37542      	assign u_8e3c = u_67c4 [13:5];
           	                              
37543      	assign u_39a2 = Hdr [68:55];
           	                            
37544      	assign u_a9ea = u_39a2 [13:5];
           	                              
37545      	assign u_3545 = Hdr [68:55];
           	                            
37546      	assign u_6599 = u_3545 [13:5];
           	                              
37547      	assign u_2c0b = Hdr [68:55];
           	                            
37548      	assign u_5c5f = u_2c0b [13:5];
           	                              
37549      	assign TblSel1 =
           	                
37550      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
37551      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
37552      		,		( u_8e3c & 9'b000011101 ) == 9'b000010100
           		 		                                         
37553      		,		( u_a9ea & 9'b000011011 ) == 9'b000011011
           		 		                                         
37554      		,		( u_6599 & 9'b000001011 ) == 9'b000001000
           		 		                                         
37555      		,		( u_5c5f & 9'b000011101 ) == 9'b000010001
           		 		                                         
37556      		};
           		  
37557      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	<font color = "green">-1-</font> 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           <font color = "green">	==></font>
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	<font color = "red">-2-</font> 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278380'>
<a name="inst_tag_278380_Line"></a>
<b>Line Coverage for Instance : <a href="mod852.html#inst_tag_278380" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_ahb_s0_T</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>37278</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
37277                   	,	.Rx_5_Head( Rx1_5_Head )
37278      1/1          	,	.Rx_5_Rdy( Rx1_5_Rdy )
37279      1/1          	,	.Rx_5_Tail( Rx1_5_Tail )
37280      1/1          	,	.Rx_5_Vld( Rx1_5_Vld )
37281      <font color = "red">0/1     ==>  	,	.Rx_6_Data( Rx1_6_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_278380_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod852.html#inst_tag_278380" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_ahb_s0_T</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       37271
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278380_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod852.html#inst_tag_278380" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_ahb_s0_T</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">67</td>
<td class="rt">4</td>
<td class="rt">5.97  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2272</td>
<td class="rt">10</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1136</td>
<td class="rt">6</td>
<td class="rt">0.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1136</td>
<td class="rt">4</td>
<td class="rt">0.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">908</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">454</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">454</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1364</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">682</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">682</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278380_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod852.html#inst_tag_278380" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_SPI_ahb_s0_T</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">37271</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">37278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37271      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
37272      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
37273      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
37274      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
37275      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
37276      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
37277      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
37282      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
37283      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
37284      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
37285      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
37286      	,	.RxLock( RxLock )
           	 	                 
37287      	,	.Sys_Clk( Sys_Clk )
           	 	                   
37288      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
37289      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
37290      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
37291      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
37292      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
37293      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
37294      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
37295      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
37296      	,	.Tx_Data( Tx1_Data )
           	 	                    
37297      	,	.Tx_Head( Tx1_Head )
           	 	                    
37298      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
37299      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
37300      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
37301      	,	.Vld( Vld )
           	 	           
37302      	);
           	  
37303      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
37304      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
37305      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
37306      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
37307      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
37308      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
37309      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
37310      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
37311      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld;
           	                                                                                                  
37312      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
37313      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
37314      	assign Tx_Head = Tx1_Head;
           	                          
37315      	assign Tx_Tail = Tx1_Tail;
           	                          
37316      	assign Tx_Vld = Tx1_Vld;
           	                        
37317      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
37318      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
37319      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
37320      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
37321      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
37322      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
37323      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
37324      endmodule
                    
37325      
           
37326      
           
37327      
           
37328      // FlexNoC version    : 4.7.0
                                        
37329      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
37330      // Exported Structure : /Specification.Architecture.Structure
                                                                        
37331      // ExportOption       : /verilog
                                           
37332      
           
37333      `timescale 1ps/1ps
                             
37334      module rsnoc_z_T_C_S_C_L_R_S_L_7 ( I , O );
                                                      
37335      	input  [6:0] I ;
           	                
37336      	output [6:0] O ;
           	                
37337      	wire  u_13   ;
           	              
37338      	wire  u_2    ;
           	              
37339      	wire  u_214c ;
           	              
37340      	wire  u_7466 ;
           	              
37341      	wire  u_c140 ;
           	              
37342      	wire  u_d73  ;
           	              
37343      	wire  u_ddb1 ;
           	              
37344      	wire  u_ff71 ;
           	              
37345      	assign u_d73 = I [0];
           	                     
37346      	assign u_214c = u_d73 | I [1];
           	                              
37347      	assign u_ddb1 = I [2];
           	                      
37348      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
37349      	assign u_13 = ~ u_ff71;
           	                       
37350      	assign u_c140 = I [4];
           	                      
37351      	assign u_7466 = u_c140 | I [5];
           	                               
37352      	assign u_2 = ~ u_214c;
           	                      
37353      	assign O =
           	          
37354      		{		u_13 & ~ u_7466 & I [6]
           		 		                       
37355      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
37356      		,	u_13 & I [4]
           		 	            
37357      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
37358      		,	u_2 & I [2]
           		 	           
37359      		,		~ u_d73 & I [1]
           		 		               
37360      		,	I [0]
           		 	     
37361      		};
           		  
37362      endmodule
                    
37363      
           
37364      `timescale 1ps/1ps
                             
37365      module rsnoc_z_H_R_T_D_U_U_11417e9d (
                                                
37366      	Rx_Data
           	       
37367      ,	Rx_Head
            	       
37368      ,	Rx_Rdy
            	      
37369      ,	Rx_Tail
            	       
37370      ,	Rx_Vld
            	      
37371      ,	Sys_Clk
            	       
37372      ,	Sys_Clk_ClkS
            	            
37373      ,	Sys_Clk_En
            	          
37374      ,	Sys_Clk_EnS
            	           
37375      ,	Sys_Clk_RetRstN
            	               
37376      ,	Sys_Clk_RstN
            	            
37377      ,	Sys_Clk_Tm
            	          
37378      ,	Sys_Pwr_Idle
            	            
37379      ,	Sys_Pwr_WakeUp
            	              
37380      ,	Tx_0_Data
            	         
37381      ,	Tx_0_Head
            	         
37382      ,	Tx_0_Rdy
            	        
37383      ,	Tx_0_Tail
            	         
37384      ,	Tx_0_Vld
            	        
37385      ,	Tx_1_Data
            	         
37386      ,	Tx_1_Head
            	         
37387      ,	Tx_1_Rdy
            	        
37388      ,	Tx_1_Tail
            	         
37389      ,	Tx_1_Vld
            	        
37390      ,	Tx_2_Data
            	         
37391      ,	Tx_2_Head
            	         
37392      ,	Tx_2_Rdy
            	        
37393      ,	Tx_2_Tail
            	         
37394      ,	Tx_2_Vld
            	        
37395      ,	Tx_3_Data
            	         
37396      ,	Tx_3_Head
            	         
37397      ,	Tx_3_Rdy
            	        
37398      ,	Tx_3_Tail
            	         
37399      ,	Tx_3_Vld
            	        
37400      ,	Tx_4_Data
            	         
37401      ,	Tx_4_Head
            	         
37402      ,	Tx_4_Rdy
            	        
37403      ,	Tx_4_Tail
            	         
37404      ,	Tx_4_Vld
            	        
37405      ,	Tx_5_Data
            	         
37406      ,	Tx_5_Head
            	         
37407      ,	Tx_5_Rdy
            	        
37408      ,	Tx_5_Tail
            	         
37409      ,	Tx_5_Vld
            	        
37410      ,	Tx_6_Data
            	         
37411      ,	Tx_6_Head
            	         
37412      ,	Tx_6_Rdy
            	        
37413      ,	Tx_6_Tail
            	         
37414      ,	Tx_6_Vld
            	        
37415      ,	WakeUp_Rx
            	         
37416      );
             
37417      	input  [107:0] Rx_Data         ;
           	                                
37418      	input          Rx_Head         ;
           	                                
37419      	output         Rx_Rdy          ;
           	                                
37420      	input          Rx_Tail         ;
           	                                
37421      	input          Rx_Vld          ;
           	                                
37422      	input          Sys_Clk         ;
           	                                
37423      	input          Sys_Clk_ClkS    ;
           	                                
37424      	input          Sys_Clk_En      ;
           	                                
37425      	input          Sys_Clk_EnS     ;
           	                                
37426      	input          Sys_Clk_RetRstN ;
           	                                
37427      	input          Sys_Clk_RstN    ;
           	                                
37428      	input          Sys_Clk_Tm      ;
           	                                
37429      	output         Sys_Pwr_Idle    ;
           	                                
37430      	output         Sys_Pwr_WakeUp  ;
           	                                
37431      	output [107:0] Tx_0_Data       ;
           	                                
37432      	output         Tx_0_Head       ;
           	                                
37433      	input          Tx_0_Rdy        ;
           	                                
37434      	output         Tx_0_Tail       ;
           	                                
37435      	output         Tx_0_Vld        ;
           	                                
37436      	output [107:0] Tx_1_Data       ;
           	                                
37437      	output         Tx_1_Head       ;
           	                                
37438      	input          Tx_1_Rdy        ;
           	                                
37439      	output         Tx_1_Tail       ;
           	                                
37440      	output         Tx_1_Vld        ;
           	                                
37441      	output [107:0] Tx_2_Data       ;
           	                                
37442      	output         Tx_2_Head       ;
           	                                
37443      	input          Tx_2_Rdy        ;
           	                                
37444      	output         Tx_2_Tail       ;
           	                                
37445      	output         Tx_2_Vld        ;
           	                                
37446      	output [107:0] Tx_3_Data       ;
           	                                
37447      	output         Tx_3_Head       ;
           	                                
37448      	input          Tx_3_Rdy        ;
           	                                
37449      	output         Tx_3_Tail       ;
           	                                
37450      	output         Tx_3_Vld        ;
           	                                
37451      	output [107:0] Tx_4_Data       ;
           	                                
37452      	output         Tx_4_Head       ;
           	                                
37453      	input          Tx_4_Rdy        ;
           	                                
37454      	output         Tx_4_Tail       ;
           	                                
37455      	output         Tx_4_Vld        ;
           	                                
37456      	output [107:0] Tx_5_Data       ;
           	                                
37457      	output         Tx_5_Head       ;
           	                                
37458      	input          Tx_5_Rdy        ;
           	                                
37459      	output         Tx_5_Tail       ;
           	                                
37460      	output         Tx_5_Vld        ;
           	                                
37461      	output [107:0] Tx_6_Data       ;
           	                                
37462      	output         Tx_6_Head       ;
           	                                
37463      	input          Tx_6_Rdy        ;
           	                                
37464      	output         Tx_6_Tail       ;
           	                                
37465      	output         Tx_6_Vld        ;
           	                                
37466      	output         WakeUp_Rx       ;
           	                                
37467      	wire [13:0]  u_2c0b        ;
           	                            
37468      	wire [8:0]   u_34e6        ;
           	                            
37469      	wire [13:0]  u_3545        ;
           	                            
37470      	wire [13:0]  u_39a2        ;
           	                            
37471      	wire [8:0]   u_5c5f        ;
           	                            
37472      	wire [8:0]   u_6599        ;
           	                            
37473      	wire [13:0]  u_67c4        ;
           	                            
37474      	wire [13:0]  u_70fe        ;
           	                            
37475      	reg  [6:0]   u_7c15        ;
           	                            
37476      	wire [13:0]  u_8495        ;
           	                            
37477      	wire [8:0]   u_8e3c        ;
           	                            
37478      	wire [8:0]   u_9776        ;
           	                            
37479      	wire [8:0]   u_a9ea        ;
           	                            
37480      	wire [6:0]   u_ab1f        ;
           	                            
37481      	wire [69:0]  Hdr           ;
           	                            
37482      	wire         HdrPwr_Idle   ;
           	                            
37483      	wire         HdrPwr_WakeUp ;
           	                            
37484      	wire [107:0] Int_Data      ;
           	                            
37485      	wire         Int_Head      ;
           	                            
37486      	wire         Int_Rdy       ;
           	                            
37487      	wire         Int_Tail      ;
           	                            
37488      	wire         Int_Vld       ;
           	                            
37489      	wire [6:0]   PortSel       ;
           	                            
37490      	wire [107:0] Rx1_Data      ;
           	                            
37491      	wire         Rx1_Head      ;
           	                            
37492      	wire         Rx1_Rdy       ;
           	                            
37493      	wire         Rx1_Tail      ;
           	                            
37494      	wire         Rx1_Vld       ;
           	                            
37495      	wire [6:0]   TblSel        ;
           	                            
37496      	wire [5:0]   TblSel1       ;
           	                            
37497      	wire [107:0] Tx1_0_Data    ;
           	                            
37498      	wire         Tx1_0_Head    ;
           	                            
37499      	wire         Tx1_0_Rdy     ;
           	                            
37500      	wire         Tx1_0_Tail    ;
           	                            
37501      	wire         Tx1_0_Vld     ;
           	                            
37502      	wire [107:0] Tx1_1_Data    ;
           	                            
37503      	wire         Tx1_1_Head    ;
           	                            
37504      	wire         Tx1_1_Rdy     ;
           	                            
37505      	wire         Tx1_1_Tail    ;
           	                            
37506      	wire         Tx1_1_Vld     ;
           	                            
37507      	wire [107:0] Tx1_2_Data    ;
           	                            
37508      	wire         Tx1_2_Head    ;
           	                            
37509      	wire         Tx1_2_Rdy     ;
           	                            
37510      	wire         Tx1_2_Tail    ;
           	                            
37511      	wire         Tx1_2_Vld     ;
           	                            
37512      	wire [107:0] Tx1_3_Data    ;
           	                            
37513      	wire         Tx1_3_Head    ;
           	                            
37514      	wire         Tx1_3_Rdy     ;
           	                            
37515      	wire         Tx1_3_Tail    ;
           	                            
37516      	wire         Tx1_3_Vld     ;
           	                            
37517      	wire [107:0] Tx1_4_Data    ;
           	                            
37518      	wire         Tx1_4_Head    ;
           	                            
37519      	wire         Tx1_4_Rdy     ;
           	                            
37520      	wire         Tx1_4_Tail    ;
           	                            
37521      	wire         Tx1_4_Vld     ;
           	                            
37522      	wire [107:0] Tx1_5_Data    ;
           	                            
37523      	wire         Tx1_5_Head    ;
           	                            
37524      	wire         Tx1_5_Rdy     ;
           	                            
37525      	wire         Tx1_5_Tail    ;
           	                            
37526      	wire         Tx1_5_Vld     ;
           	                            
37527      	wire [107:0] Tx1_6_Data    ;
           	                            
37528      	wire         Tx1_6_Head    ;
           	                            
37529      	wire         Tx1_6_Rdy     ;
           	                            
37530      	wire         Tx1_6_Tail    ;
           	                            
37531      	wire         Tx1_6_Vld     ;
           	                            
37532      	assign Rx1_Data = Rx_Data;
           	                          
37533      	assign Rx1_Head = Rx_Head;
           	                          
37534      	assign Rx1_Tail = Rx_Tail;
           	                          
37535      	assign Rx1_Vld = Rx_Vld;
           	                        
37536      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
37537      	assign u_8495 = Hdr [68:55];
           	                            
37538      	assign u_34e6 = u_8495 [13:5];
           	                              
37539      	assign u_70fe = Hdr [68:55];
           	                            
37540      	assign u_9776 = u_70fe [13:5];
           	                              
37541      	assign u_67c4 = Hdr [68:55];
           	                            
37542      	assign u_8e3c = u_67c4 [13:5];
           	                              
37543      	assign u_39a2 = Hdr [68:55];
           	                            
37544      	assign u_a9ea = u_39a2 [13:5];
           	                              
37545      	assign u_3545 = Hdr [68:55];
           	                            
37546      	assign u_6599 = u_3545 [13:5];
           	                              
37547      	assign u_2c0b = Hdr [68:55];
           	                            
37548      	assign u_5c5f = u_2c0b [13:5];
           	                              
37549      	assign TblSel1 =
           	                
37550      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
37551      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
37552      		,		( u_8e3c & 9'b000011101 ) == 9'b000010100
           		 		                                         
37553      		,		( u_a9ea & 9'b000011011 ) == 9'b000011011
           		 		                                         
37554      		,		( u_6599 & 9'b000001011 ) == 9'b000001000
           		 		                                         
37555      		,		( u_5c5f & 9'b000011101 ) == 9'b000010001
           		 		                                         
37556      		};
           		  
37557      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	<font color = "green">-1-</font> 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           <font color = "green">	==></font>
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	<font color = "red">-2-</font> 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_278381'>
<a name="inst_tag_278381_Line"></a>
<b>Line Coverage for Instance : <a href="mod852.html#inst_tag_278381" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_Periph_Multi_APB_T</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>37278</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
37277                   	,	.Rx_5_Head( Rx1_5_Head )
37278      1/1          	,	.Rx_5_Rdy( Rx1_5_Rdy )
37279      1/1          	,	.Rx_5_Tail( Rx1_5_Tail )
37280      1/1          	,	.Rx_5_Vld( Rx1_5_Vld )
37281      1/1          	,	.Rx_6_Data( Rx1_6_Data )
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_278381_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod852.html#inst_tag_278381" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_Periph_Multi_APB_T</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       37271
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_278381_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod852.html#inst_tag_278381" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_Periph_Multi_APB_T</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">67</td>
<td class="rt">16</td>
<td class="rt">23.88 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">2272</td>
<td class="rt">495</td>
<td class="rt">21.79 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1136</td>
<td class="rt">278</td>
<td class="rt">24.47 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1136</td>
<td class="rt">217</td>
<td class="rt">19.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">908</td>
<td class="rt">192</td>
<td class="rt">21.15 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">454</td>
<td class="rt">106</td>
<td class="rt">23.35 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">454</td>
<td class="rt">86</td>
<td class="rt">18.94 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">1364</td>
<td class="rt">303</td>
<td class="rt">22.21 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">682</td>
<td class="rt">172</td>
<td class="rt">25.22 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">682</td>
<td class="rt">131</td>
<td class="rt">19.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[43:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PortSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[81:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_278381_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod852.html#inst_tag_278381" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Demux_Periph_Multi_APB_T</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">37271</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">37278</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37271      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
37272      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
37273      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
37274      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
37275      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
37276      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
37277      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
37282      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
37283      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
37284      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
37285      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
37286      	,	.RxLock( RxLock )
           	 	                 
37287      	,	.Sys_Clk( Sys_Clk )
           	 	                   
37288      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
37289      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
37290      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
37291      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
37292      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
37293      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
37294      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
37295      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
37296      	,	.Tx_Data( Tx1_Data )
           	 	                    
37297      	,	.Tx_Head( Tx1_Head )
           	 	                    
37298      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
37299      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
37300      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
37301      	,	.Vld( Vld )
           	 	           
37302      	);
           	  
37303      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
37304      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
37305      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
37306      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
37307      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
37308      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
37309      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
37310      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
37311      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld;
           	                                                                                                  
37312      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
37313      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
37314      	assign Tx_Head = Tx1_Head;
           	                          
37315      	assign Tx_Tail = Tx1_Tail;
           	                          
37316      	assign Tx_Vld = Tx1_Vld;
           	                        
37317      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
37318      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
37319      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
37320      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
37321      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
37322      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
37323      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
37324      endmodule
                    
37325      
           
37326      
           
37327      
           
37328      // FlexNoC version    : 4.7.0
                                        
37329      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
37330      // Exported Structure : /Specification.Architecture.Structure
                                                                        
37331      // ExportOption       : /verilog
                                           
37332      
           
37333      `timescale 1ps/1ps
                             
37334      module rsnoc_z_T_C_S_C_L_R_S_L_7 ( I , O );
                                                      
37335      	input  [6:0] I ;
           	                
37336      	output [6:0] O ;
           	                
37337      	wire  u_13   ;
           	              
37338      	wire  u_2    ;
           	              
37339      	wire  u_214c ;
           	              
37340      	wire  u_7466 ;
           	              
37341      	wire  u_c140 ;
           	              
37342      	wire  u_d73  ;
           	              
37343      	wire  u_ddb1 ;
           	              
37344      	wire  u_ff71 ;
           	              
37345      	assign u_d73 = I [0];
           	                     
37346      	assign u_214c = u_d73 | I [1];
           	                              
37347      	assign u_ddb1 = I [2];
           	                      
37348      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
37349      	assign u_13 = ~ u_ff71;
           	                       
37350      	assign u_c140 = I [4];
           	                      
37351      	assign u_7466 = u_c140 | I [5];
           	                               
37352      	assign u_2 = ~ u_214c;
           	                      
37353      	assign O =
           	          
37354      		{		u_13 & ~ u_7466 & I [6]
           		 		                       
37355      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
37356      		,	u_13 & I [4]
           		 	            
37357      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
37358      		,	u_2 & I [2]
           		 	           
37359      		,		~ u_d73 & I [1]
           		 		               
37360      		,	I [0]
           		 	     
37361      		};
           		  
37362      endmodule
                    
37363      
           
37364      `timescale 1ps/1ps
                             
37365      module rsnoc_z_H_R_T_D_U_U_11417e9d (
                                                
37366      	Rx_Data
           	       
37367      ,	Rx_Head
            	       
37368      ,	Rx_Rdy
            	      
37369      ,	Rx_Tail
            	       
37370      ,	Rx_Vld
            	      
37371      ,	Sys_Clk
            	       
37372      ,	Sys_Clk_ClkS
            	            
37373      ,	Sys_Clk_En
            	          
37374      ,	Sys_Clk_EnS
            	           
37375      ,	Sys_Clk_RetRstN
            	               
37376      ,	Sys_Clk_RstN
            	            
37377      ,	Sys_Clk_Tm
            	          
37378      ,	Sys_Pwr_Idle
            	            
37379      ,	Sys_Pwr_WakeUp
            	              
37380      ,	Tx_0_Data
            	         
37381      ,	Tx_0_Head
            	         
37382      ,	Tx_0_Rdy
            	        
37383      ,	Tx_0_Tail
            	         
37384      ,	Tx_0_Vld
            	        
37385      ,	Tx_1_Data
            	         
37386      ,	Tx_1_Head
            	         
37387      ,	Tx_1_Rdy
            	        
37388      ,	Tx_1_Tail
            	         
37389      ,	Tx_1_Vld
            	        
37390      ,	Tx_2_Data
            	         
37391      ,	Tx_2_Head
            	         
37392      ,	Tx_2_Rdy
            	        
37393      ,	Tx_2_Tail
            	         
37394      ,	Tx_2_Vld
            	        
37395      ,	Tx_3_Data
            	         
37396      ,	Tx_3_Head
            	         
37397      ,	Tx_3_Rdy
            	        
37398      ,	Tx_3_Tail
            	         
37399      ,	Tx_3_Vld
            	        
37400      ,	Tx_4_Data
            	         
37401      ,	Tx_4_Head
            	         
37402      ,	Tx_4_Rdy
            	        
37403      ,	Tx_4_Tail
            	         
37404      ,	Tx_4_Vld
            	        
37405      ,	Tx_5_Data
            	         
37406      ,	Tx_5_Head
            	         
37407      ,	Tx_5_Rdy
            	        
37408      ,	Tx_5_Tail
            	         
37409      ,	Tx_5_Vld
            	        
37410      ,	Tx_6_Data
            	         
37411      ,	Tx_6_Head
            	         
37412      ,	Tx_6_Rdy
            	        
37413      ,	Tx_6_Tail
            	         
37414      ,	Tx_6_Vld
            	        
37415      ,	WakeUp_Rx
            	         
37416      );
             
37417      	input  [107:0] Rx_Data         ;
           	                                
37418      	input          Rx_Head         ;
           	                                
37419      	output         Rx_Rdy          ;
           	                                
37420      	input          Rx_Tail         ;
           	                                
37421      	input          Rx_Vld          ;
           	                                
37422      	input          Sys_Clk         ;
           	                                
37423      	input          Sys_Clk_ClkS    ;
           	                                
37424      	input          Sys_Clk_En      ;
           	                                
37425      	input          Sys_Clk_EnS     ;
           	                                
37426      	input          Sys_Clk_RetRstN ;
           	                                
37427      	input          Sys_Clk_RstN    ;
           	                                
37428      	input          Sys_Clk_Tm      ;
           	                                
37429      	output         Sys_Pwr_Idle    ;
           	                                
37430      	output         Sys_Pwr_WakeUp  ;
           	                                
37431      	output [107:0] Tx_0_Data       ;
           	                                
37432      	output         Tx_0_Head       ;
           	                                
37433      	input          Tx_0_Rdy        ;
           	                                
37434      	output         Tx_0_Tail       ;
           	                                
37435      	output         Tx_0_Vld        ;
           	                                
37436      	output [107:0] Tx_1_Data       ;
           	                                
37437      	output         Tx_1_Head       ;
           	                                
37438      	input          Tx_1_Rdy        ;
           	                                
37439      	output         Tx_1_Tail       ;
           	                                
37440      	output         Tx_1_Vld        ;
           	                                
37441      	output [107:0] Tx_2_Data       ;
           	                                
37442      	output         Tx_2_Head       ;
           	                                
37443      	input          Tx_2_Rdy        ;
           	                                
37444      	output         Tx_2_Tail       ;
           	                                
37445      	output         Tx_2_Vld        ;
           	                                
37446      	output [107:0] Tx_3_Data       ;
           	                                
37447      	output         Tx_3_Head       ;
           	                                
37448      	input          Tx_3_Rdy        ;
           	                                
37449      	output         Tx_3_Tail       ;
           	                                
37450      	output         Tx_3_Vld        ;
           	                                
37451      	output [107:0] Tx_4_Data       ;
           	                                
37452      	output         Tx_4_Head       ;
           	                                
37453      	input          Tx_4_Rdy        ;
           	                                
37454      	output         Tx_4_Tail       ;
           	                                
37455      	output         Tx_4_Vld        ;
           	                                
37456      	output [107:0] Tx_5_Data       ;
           	                                
37457      	output         Tx_5_Head       ;
           	                                
37458      	input          Tx_5_Rdy        ;
           	                                
37459      	output         Tx_5_Tail       ;
           	                                
37460      	output         Tx_5_Vld        ;
           	                                
37461      	output [107:0] Tx_6_Data       ;
           	                                
37462      	output         Tx_6_Head       ;
           	                                
37463      	input          Tx_6_Rdy        ;
           	                                
37464      	output         Tx_6_Tail       ;
           	                                
37465      	output         Tx_6_Vld        ;
           	                                
37466      	output         WakeUp_Rx       ;
           	                                
37467      	wire [13:0]  u_2c0b        ;
           	                            
37468      	wire [8:0]   u_34e6        ;
           	                            
37469      	wire [13:0]  u_3545        ;
           	                            
37470      	wire [13:0]  u_39a2        ;
           	                            
37471      	wire [8:0]   u_5c5f        ;
           	                            
37472      	wire [8:0]   u_6599        ;
           	                            
37473      	wire [13:0]  u_67c4        ;
           	                            
37474      	wire [13:0]  u_70fe        ;
           	                            
37475      	reg  [6:0]   u_7c15        ;
           	                            
37476      	wire [13:0]  u_8495        ;
           	                            
37477      	wire [8:0]   u_8e3c        ;
           	                            
37478      	wire [8:0]   u_9776        ;
           	                            
37479      	wire [8:0]   u_a9ea        ;
           	                            
37480      	wire [6:0]   u_ab1f        ;
           	                            
37481      	wire [69:0]  Hdr           ;
           	                            
37482      	wire         HdrPwr_Idle   ;
           	                            
37483      	wire         HdrPwr_WakeUp ;
           	                            
37484      	wire [107:0] Int_Data      ;
           	                            
37485      	wire         Int_Head      ;
           	                            
37486      	wire         Int_Rdy       ;
           	                            
37487      	wire         Int_Tail      ;
           	                            
37488      	wire         Int_Vld       ;
           	                            
37489      	wire [6:0]   PortSel       ;
           	                            
37490      	wire [107:0] Rx1_Data      ;
           	                            
37491      	wire         Rx1_Head      ;
           	                            
37492      	wire         Rx1_Rdy       ;
           	                            
37493      	wire         Rx1_Tail      ;
           	                            
37494      	wire         Rx1_Vld       ;
           	                            
37495      	wire [6:0]   TblSel        ;
           	                            
37496      	wire [5:0]   TblSel1       ;
           	                            
37497      	wire [107:0] Tx1_0_Data    ;
           	                            
37498      	wire         Tx1_0_Head    ;
           	                            
37499      	wire         Tx1_0_Rdy     ;
           	                            
37500      	wire         Tx1_0_Tail    ;
           	                            
37501      	wire         Tx1_0_Vld     ;
           	                            
37502      	wire [107:0] Tx1_1_Data    ;
           	                            
37503      	wire         Tx1_1_Head    ;
           	                            
37504      	wire         Tx1_1_Rdy     ;
           	                            
37505      	wire         Tx1_1_Tail    ;
           	                            
37506      	wire         Tx1_1_Vld     ;
           	                            
37507      	wire [107:0] Tx1_2_Data    ;
           	                            
37508      	wire         Tx1_2_Head    ;
           	                            
37509      	wire         Tx1_2_Rdy     ;
           	                            
37510      	wire         Tx1_2_Tail    ;
           	                            
37511      	wire         Tx1_2_Vld     ;
           	                            
37512      	wire [107:0] Tx1_3_Data    ;
           	                            
37513      	wire         Tx1_3_Head    ;
           	                            
37514      	wire         Tx1_3_Rdy     ;
           	                            
37515      	wire         Tx1_3_Tail    ;
           	                            
37516      	wire         Tx1_3_Vld     ;
           	                            
37517      	wire [107:0] Tx1_4_Data    ;
           	                            
37518      	wire         Tx1_4_Head    ;
           	                            
37519      	wire         Tx1_4_Rdy     ;
           	                            
37520      	wire         Tx1_4_Tail    ;
           	                            
37521      	wire         Tx1_4_Vld     ;
           	                            
37522      	wire [107:0] Tx1_5_Data    ;
           	                            
37523      	wire         Tx1_5_Head    ;
           	                            
37524      	wire         Tx1_5_Rdy     ;
           	                            
37525      	wire         Tx1_5_Tail    ;
           	                            
37526      	wire         Tx1_5_Vld     ;
           	                            
37527      	wire [107:0] Tx1_6_Data    ;
           	                            
37528      	wire         Tx1_6_Head    ;
           	                            
37529      	wire         Tx1_6_Rdy     ;
           	                            
37530      	wire         Tx1_6_Tail    ;
           	                            
37531      	wire         Tx1_6_Vld     ;
           	                            
37532      	assign Rx1_Data = Rx_Data;
           	                          
37533      	assign Rx1_Head = Rx_Head;
           	                          
37534      	assign Rx1_Tail = Rx_Tail;
           	                          
37535      	assign Rx1_Vld = Rx_Vld;
           	                        
37536      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
37537      	assign u_8495 = Hdr [68:55];
           	                            
37538      	assign u_34e6 = u_8495 [13:5];
           	                              
37539      	assign u_70fe = Hdr [68:55];
           	                            
37540      	assign u_9776 = u_70fe [13:5];
           	                              
37541      	assign u_67c4 = Hdr [68:55];
           	                            
37542      	assign u_8e3c = u_67c4 [13:5];
           	                              
37543      	assign u_39a2 = Hdr [68:55];
           	                            
37544      	assign u_a9ea = u_39a2 [13:5];
           	                              
37545      	assign u_3545 = Hdr [68:55];
           	                            
37546      	assign u_6599 = u_3545 [13:5];
           	                              
37547      	assign u_2c0b = Hdr [68:55];
           	                            
37548      	assign u_5c5f = u_2c0b [13:5];
           	                              
37549      	assign TblSel1 =
           	                
37550      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
37551      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
37552      		,		( u_8e3c & 9'b000011101 ) == 9'b000010100
           		 		                                         
37553      		,		( u_a9ea & 9'b000011011 ) == 9'b000011011
           		 		                                         
37554      		,		( u_6599 & 9'b000001011 ) == 9'b000001000
           		 		                                         
37555      		,		( u_5c5f & 9'b000011101 ) == 9'b000010001
           		 		                                         
37556      		};
           		  
37557      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	<font color = "green">-1-</font> 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           <font color = "green">	==></font>
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	<font color = "green">-2-</font> 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_278378">
    <li>
      <a href="#inst_tag_278378_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278378_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278378_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278378_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_278379">
    <li>
      <a href="#inst_tag_278379_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278379_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278379_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278379_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_278380">
    <li>
      <a href="#inst_tag_278380_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278380_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278380_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278380_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_278381">
    <li>
      <a href="#inst_tag_278381_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_278381_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_278381_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_278381_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_D_U_U_033c3c59">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
