

================================================================
== Vitis HLS Report for 'sparse'
================================================================
* Date:           Wed May 22 22:04:42 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |                   Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |entry_proc_U0                               |entry_proc                                 |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0   |load_ap_uint_256_ap_int_8_ap_int_8_32u_s   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |mul_ap_uint_256_ap_int_8_ap_int_8_32u_U0    |mul_ap_uint_256_ap_int_8_ap_int_8_32u_s    |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |store_ap_uint_256_ap_int_8_ap_int_8_32u_U0  |store_ap_uint_256_ap_int_8_ap_int_8_32u_s  |        1|        ?|  10.000 ns|         ?|    1|    ?|       no|
        +--------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |       30|     -|    1104|     803|    -|
|Instance         |       16|     9|    3909|    5589|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       46|     9|    5015|    6422|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        7|    ~0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                  Instance                  |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |entry_proc_U0                               |entry_proc                                 |        0|   0|     3|    38|    0|
    |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0   |load_ap_uint_256_ap_int_8_ap_int_8_32u_s   |       16|   6|  1451|  1354|    0|
    |mul_ap_uint_256_ap_int_8_ap_int_8_32u_U0    |mul_ap_uint_256_ap_int_8_ap_int_8_32u_s    |        0|   0|   454|  1035|    0|
    |sparse_addr_s_axi_U                         |sparse_addr_s_axi                          |        0|   0|   449|   746|    0|
    |sparse_data_m_axi_U                         |sparse_data_m_axi                          |        0|   0|  1079|  1746|    0|
    |store_ap_uint_256_ap_int_8_ap_int_8_32u_U0  |store_ap_uint_256_ap_int_8_ap_int_8_32u_s  |        0|   3|   473|   670|    0|
    +--------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                       |                                           |       16|   9|  3909|  5589|    0|
    +--------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+-----+----+-----+------+-----+---------+
    |          Name         | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+-----+----+-----+------+-----+---------+
    |am_ROWS_c_U            |        0|   99|   0|    -|     2|   32|       64|
    |count_stream_U         |        0|   99|   0|    -|    64|    8|      512|
    |data_out_U             |       15|  155|   0|    -|    64|  256|    16384|
    |fm_COLS_c9_U           |        0|   99|   0|    -|     2|   32|       64|
    |fm_COLS_c_U            |        0|   99|   0|    -|     2|   32|       64|
    |fm_ROWS_c_U            |        0|   99|   0|    -|     3|   32|       96|
    |fm_stream_U            |       15|  157|   0|    -|   128|  256|    32768|
    |idx_stream_U           |        0|   99|   0|    -|   128|    8|     1024|
    |output_data_addr3_c_U  |        0|   99|   0|    -|     4|   32|      128|
    |outputs_c_U            |        0|   99|   0|    -|     4|   64|      256|
    +-----------------------+---------+-----+----+-----+------+-----+---------+
    |Total                  |       30| 1104|   0|    0|   401|  752|    51360|
    +-----------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                               |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                              |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|  12|           6|           6|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                              |   9|          2|    1|          2|
    |ap_sync_reg_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           |  18|          4|    2|          4|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                              |  1|   0|    1|          0|
    |ap_sync_reg_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           |  2|   0|    2|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_sparse_addr_AWVALID   |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_AWREADY   |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_AWADDR    |   in|    7|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WVALID    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WREADY    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WDATA     |   in|   32|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WSTRB     |   in|    4|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARVALID   |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARREADY   |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARADDR    |   in|    7|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RVALID    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RREADY    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RDATA     |  out|   32|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RRESP     |  out|    2|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BVALID    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BREADY    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BRESP     |  out|    2|       s_axi|   sparse_addr|       pointer|
|ap_clk                      |   in|    1|  ap_ctrl_hs|        sparse|  return value|
|ap_rst_n                    |   in|    1|  ap_ctrl_hs|        sparse|  return value|
|interrupt                   |  out|    1|  ap_ctrl_hs|        sparse|  return value|
|m_axi_sparse_data_AWVALID   |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWREADY   |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWADDR    |  out|   64|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWID      |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWLEN     |  out|    8|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWSIZE    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWBURST   |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWLOCK    |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWCACHE   |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWPROT    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWQOS     |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWREGION  |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWUSER    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WVALID    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WREADY    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WDATA     |  out|  256|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WSTRB     |  out|   32|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WLAST     |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WID       |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WUSER     |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARVALID   |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARREADY   |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARADDR    |  out|   64|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARID      |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARLEN     |  out|    8|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARSIZE    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARBURST   |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARLOCK    |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARCACHE   |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARPROT    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARQOS     |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARREGION  |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARUSER    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RVALID    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RREADY    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RDATA     |   in|  256|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RLAST     |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RID       |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RUSER     |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RRESP     |   in|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BVALID    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BREADY    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BRESP     |   in|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BID       |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BUSER     |   in|    1|       m_axi|   sparse_data|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%outputs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %outputs" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 7 'read' 'outputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%inputs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputs" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 8 'read' 'inputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%fm_COLS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %fm_COLS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 9 'read' 'fm_COLS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%fm_ROWS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %fm_ROWS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 10 'read' 'fm_ROWS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%am_COLS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %am_COLS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 11 'read' 'am_COLS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%am_ROWS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %am_ROWS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 12 'read' 'am_ROWS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%output_data_addr3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %output_data_addr3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 13 'read' 'output_data_addr3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%input_data_addr2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_data_addr2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 14 'read' 'input_data_addr2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%input_data_addr1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_data_addr1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 15 'read' 'input_data_addr1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outputs_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 16 'alloca' 'outputs_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%fm_COLS_c9 = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 17 'alloca' 'fm_COLS_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%fm_COLS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 18 'alloca' 'fm_COLS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fm_ROWS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 19 'alloca' 'fm_ROWS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%am_ROWS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 20 'alloca' 'am_ROWS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_data_addr3_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 21 'alloca' 'output_data_addr3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_out = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:29]   --->   Operation 22 'alloca' 'data_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fm_stream = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:31]   --->   Operation 23 'alloca' 'fm_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 128> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%idx_stream = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:33]   --->   Operation 24 'alloca' 'idx_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 128> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%count_stream = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:35]   --->   Operation 25 'alloca' 'count_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%call_ln40 = call void @entry_proc, i32 %output_data_addr3_read, i32 %output_data_addr3_c, i64 %outputs_read, i64 %outputs_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 26 'call' 'call_ln40' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [2/2] (3.42ns)   --->   "%call_ln41 = call void @load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i32 %am_ROWS_read, i32 %am_COLS_read, i32 %fm_ROWS_read, i32 %fm_COLS_read, i256 %sparse_data, i64 %inputs_read, i8 %idx_stream, i8 %count_stream, i256 %fm_stream, i32 %input_data_addr1_read, i32 %input_data_addr2_read, i32 %am_ROWS_c, i32 %fm_ROWS_c, i32 %fm_COLS_c9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:41]   --->   Operation 27 'call' 'call_ln41' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln41 = call void @load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i32 %am_ROWS_read, i32 %am_COLS_read, i32 %fm_ROWS_read, i32 %fm_COLS_read, i256 %sparse_data, i64 %inputs_read, i8 %idx_stream, i8 %count_stream, i256 %fm_stream, i32 %input_data_addr1_read, i32 %input_data_addr2_read, i32 %am_ROWS_c, i32 %fm_ROWS_c, i32 %fm_COLS_c9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:41]   --->   Operation 28 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln42 = call void @mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i32 %am_ROWS_c, i32 %fm_COLS_c9, i256 %fm_stream, i8 %idx_stream, i8 %count_stream, i256 %data_out, i32 %fm_COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:42]   --->   Operation 29 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln42 = call void @mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i32 %am_ROWS_c, i32 %fm_COLS_c9, i256 %fm_stream, i8 %idx_stream, i8 %count_stream, i256 %data_out, i32 %fm_COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:42]   --->   Operation 30 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln43 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i256 %data_out, i256 %sparse_data, i64 %outputs_c, i32 %output_data_addr3_c, i32 %fm_ROWS_c, i32 %fm_COLS_c, i1 %sparse_flag" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:43]   --->   Operation 31 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @outputs_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %outputs_c, i64 %outputs_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 33 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_COLS_c9_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %fm_COLS_c9, i32 %fm_COLS_c9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 34 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 35 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_COLS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %fm_COLS_c, i32 %fm_COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 36 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 37 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_ROWS_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %fm_ROWS_c, i32 %fm_ROWS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 38 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 39 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @am_ROWS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %am_ROWS_c, i32 %am_ROWS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 40 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 41 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @output_data_addr3_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %output_data_addr3_c, i32 %output_data_addr3_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 42 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data_addr3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 43 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln40 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:40]   --->   Operation 44 'specdataflowpipeline' 'specdataflowpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:3]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %sparse_data, void @empty_3, i32 0, i32 0, void @empty_2, i32 32, i32 0, void @empty_1, void @empty_0, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %sparse_data"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_data_addr1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_23, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr1, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_data_addr2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_24, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr2, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_data_addr3"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data_addr3, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_25, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data_addr3, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %am_ROWS"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_26, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %am_COLS"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_COLS, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_27, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_COLS, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fm_ROWS"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_5, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fm_COLS"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_4, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputs, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_11, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputs, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_11, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_11, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_11, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sparse_flag"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sparse_flag, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_9, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sparse_flag, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @data_out_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i256 %data_out, i256 %data_out"   --->   Operation 77 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @fm_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i256 %fm_stream, i256 %fm_stream"   --->   Operation 79 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fm_stream, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @idx_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i8 %idx_stream, i8 %idx_stream"   --->   Operation 81 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %idx_stream, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @count_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i8 %count_stream, i8 %count_stream"   --->   Operation 83 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %count_stream, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/2] (1.45ns)   --->   "%call_ln43 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i256 %data_out, i256 %sparse_data, i64 %outputs_c, i32 %output_data_addr3_c, i32 %fm_ROWS_c, i32 %fm_COLS_c, i1 %sparse_flag" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:43]   --->   Operation 85 'call' 'call_ln43' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:44]   --->   Operation 86 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sparse_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_data_addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_data_addr2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data_addr3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ am_ROWS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ am_COLS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_ROWS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_COLS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sparse_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_read              (read                ) [ 0000000]
inputs_read               (read                ) [ 0010000]
fm_COLS_read              (read                ) [ 0010000]
fm_ROWS_read              (read                ) [ 0010000]
am_COLS_read              (read                ) [ 0010000]
am_ROWS_read              (read                ) [ 0010000]
output_data_addr3_read    (read                ) [ 0000000]
input_data_addr2_read     (read                ) [ 0010000]
input_data_addr1_read     (read                ) [ 0010000]
outputs_c                 (alloca              ) [ 0111111]
fm_COLS_c9                (alloca              ) [ 0111111]
fm_COLS_c                 (alloca              ) [ 0011111]
fm_ROWS_c                 (alloca              ) [ 0111111]
am_ROWS_c                 (alloca              ) [ 0111111]
output_data_addr3_c       (alloca              ) [ 0111111]
data_out                  (alloca              ) [ 0011111]
fm_stream                 (alloca              ) [ 0111111]
idx_stream                (alloca              ) [ 0111111]
count_stream              (alloca              ) [ 0111111]
call_ln40                 (call                ) [ 0000000]
call_ln41                 (call                ) [ 0000000]
call_ln42                 (call                ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln40        (specinterface       ) [ 0000000]
empty_43                  (specchannel         ) [ 0000000]
specinterface_ln40        (specinterface       ) [ 0000000]
empty_44                  (specchannel         ) [ 0000000]
specinterface_ln40        (specinterface       ) [ 0000000]
empty_45                  (specchannel         ) [ 0000000]
specinterface_ln40        (specinterface       ) [ 0000000]
empty_46                  (specchannel         ) [ 0000000]
specinterface_ln40        (specinterface       ) [ 0000000]
empty_47                  (specchannel         ) [ 0000000]
specinterface_ln40        (specinterface       ) [ 0000000]
specdataflowpipeline_ln40 (specdataflowpipeline) [ 0000000]
spectopmodule_ln3         (spectopmodule       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_48                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_49                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_50                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_51                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln43                 (call                ) [ 0000000]
ret_ln44                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sparse_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_addr1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_addr2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_data_addr3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_addr3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="am_ROWS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="am_ROWS"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="am_COLS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="am_COLS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fm_ROWS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_ROWS"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fm_COLS">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outputs">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sparse_flag">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_flag"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_c_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS_c9_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS_c_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_ROWS_c_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="am_ROWS_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_addr3_c_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_stream_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_stream_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_stream_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="outputs_c_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_c/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="fm_COLS_c9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_COLS_c9/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="fm_COLS_c_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_COLS_c/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="fm_ROWS_c_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_ROWS_c/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="am_ROWS_c_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="am_ROWS_c/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="output_data_addr3_c_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_data_addr3_c/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_out_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fm_stream_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_stream/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="idx_stream_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_stream/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="count_stream_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_stream/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="outputs_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inputs_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="fm_COLS_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_COLS_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="fm_ROWS_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_ROWS_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="am_COLS_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="am_COLS_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="am_ROWS_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="am_ROWS_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="output_data_addr3_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_data_addr3_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_data_addr2_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr2_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_data_addr1_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr1_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="call_ln40_entry_proc_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="0" index="3" bw="64" slack="0"/>
<pin id="229" dir="0" index="4" bw="64" slack="0"/>
<pin id="230" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="32" slack="0"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="0" index="5" bw="256" slack="0"/>
<pin id="241" dir="0" index="6" bw="64" slack="0"/>
<pin id="242" dir="0" index="7" bw="8" slack="0"/>
<pin id="243" dir="0" index="8" bw="8" slack="0"/>
<pin id="244" dir="0" index="9" bw="256" slack="0"/>
<pin id="245" dir="0" index="10" bw="32" slack="0"/>
<pin id="246" dir="0" index="11" bw="32" slack="0"/>
<pin id="247" dir="0" index="12" bw="32" slack="0"/>
<pin id="248" dir="0" index="13" bw="32" slack="0"/>
<pin id="249" dir="0" index="14" bw="32" slack="0"/>
<pin id="250" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_mul_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2"/>
<pin id="263" dir="0" index="2" bw="32" slack="2"/>
<pin id="264" dir="0" index="3" bw="256" slack="2"/>
<pin id="265" dir="0" index="4" bw="8" slack="2"/>
<pin id="266" dir="0" index="5" bw="8" slack="2"/>
<pin id="267" dir="0" index="6" bw="256" slack="2"/>
<pin id="268" dir="0" index="7" bw="32" slack="2"/>
<pin id="269" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="256" slack="4"/>
<pin id="274" dir="0" index="2" bw="256" slack="0"/>
<pin id="275" dir="0" index="3" bw="64" slack="4"/>
<pin id="276" dir="0" index="4" bw="32" slack="4"/>
<pin id="277" dir="0" index="5" bw="32" slack="4"/>
<pin id="278" dir="0" index="6" bw="32" slack="4"/>
<pin id="279" dir="0" index="7" bw="1" slack="0"/>
<pin id="280" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="inputs_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputs_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="fm_COLS_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fm_COLS_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="fm_ROWS_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fm_ROWS_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="am_COLS_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="am_COLS_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="am_ROWS_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="am_ROWS_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="input_data_addr2_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_data_addr2_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="input_data_addr1_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_data_addr1_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="outputs_c_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outputs_c "/>
</bind>
</comp>

<comp id="325" class="1005" name="fm_COLS_c9_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="fm_COLS_c9 "/>
</bind>
</comp>

<comp id="331" class="1005" name="fm_COLS_c_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="2"/>
<pin id="333" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fm_COLS_c "/>
</bind>
</comp>

<comp id="337" class="1005" name="fm_ROWS_c_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="fm_ROWS_c "/>
</bind>
</comp>

<comp id="343" class="1005" name="am_ROWS_c_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="am_ROWS_c "/>
</bind>
</comp>

<comp id="349" class="1005" name="output_data_addr3_c_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="output_data_addr3_c "/>
</bind>
</comp>

<comp id="355" class="1005" name="data_out_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="256" slack="2"/>
<pin id="357" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="data_out "/>
</bind>
</comp>

<comp id="361" class="1005" name="fm_stream_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="256" slack="0"/>
<pin id="363" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="fm_stream "/>
</bind>
</comp>

<comp id="367" class="1005" name="idx_stream_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="idx_stream "/>
</bind>
</comp>

<comp id="373" class="1005" name="count_stream_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="count_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="206" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="170" pin="2"/><net_sink comp="224" pin=3"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="252"><net_src comp="200" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="253"><net_src comp="194" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="254"><net_src comp="188" pin="2"/><net_sink comp="234" pin=3"/></net>

<net id="255"><net_src comp="182" pin="2"/><net_sink comp="234" pin=4"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="234" pin=5"/></net>

<net id="257"><net_src comp="176" pin="2"/><net_sink comp="234" pin=6"/></net>

<net id="258"><net_src comp="218" pin="2"/><net_sink comp="234" pin=10"/></net>

<net id="259"><net_src comp="212" pin="2"/><net_sink comp="234" pin=11"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="271" pin=7"/></net>

<net id="287"><net_src comp="176" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="292"><net_src comp="182" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="297"><net_src comp="188" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="302"><net_src comp="194" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="307"><net_src comp="200" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="312"><net_src comp="212" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="234" pin=11"/></net>

<net id="317"><net_src comp="218" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="234" pin=10"/></net>

<net id="322"><net_src comp="130" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="328"><net_src comp="134" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="234" pin=14"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="334"><net_src comp="138" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="260" pin=7"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="271" pin=6"/></net>

<net id="340"><net_src comp="142" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="234" pin=13"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="271" pin=5"/></net>

<net id="346"><net_src comp="146" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="234" pin=12"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="352"><net_src comp="150" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="358"><net_src comp="154" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="260" pin=6"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="364"><net_src comp="158" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="234" pin=9"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="370"><net_src comp="162" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="234" pin=7"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="376"><net_src comp="166" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="260" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sparse_data | {5 6 }
	Port: sparse_flag | {5 6 }
 - Input state : 
	Port: sparse : sparse_data | {1 2 }
	Port: sparse : input_data_addr1 | {1 }
	Port: sparse : input_data_addr2 | {1 }
	Port: sparse : output_data_addr3 | {1 }
	Port: sparse : am_ROWS | {1 }
	Port: sparse : am_COLS | {1 }
	Port: sparse : fm_ROWS | {1 }
	Port: sparse : fm_COLS | {1 }
	Port: sparse : inputs | {1 }
	Port: sparse : outputs | {1 }
  - Chain level:
	State 1
		call_ln40 : 1
		call_ln41 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              call_ln40_entry_proc_fu_224             |    0    |    0    |    0    |    0    |    0    |    0    |
|   call   |  grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234 |    16   |    6    |   2.66  |   2196  |   731   |    0    |
|          |  grp_mul_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_260  |    0    |    0    |    0    |   713   |   616   |    0    |
|          | grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_271 |    0    |    3    |  0.854  |   1006  |   185   |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               outputs_read_read_fu_170               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                inputs_read_read_fu_176               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               fm_COLS_read_read_fu_182               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               fm_ROWS_read_read_fu_188               |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |               am_COLS_read_read_fu_194               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               am_ROWS_read_read_fu_200               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          output_data_addr3_read_read_fu_206          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           input_data_addr2_read_read_fu_212          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           input_data_addr1_read_read_fu_218          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                      |    16   |    9    |  3.514  |   3915  |   1532  |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     am_COLS_read_reg_299    |   32   |
|      am_ROWS_c_reg_343      |   32   |
|     am_ROWS_read_reg_304    |   32   |
|     count_stream_reg_373    |    8   |
|       data_out_reg_355      |   256  |
|      fm_COLS_c9_reg_325     |   32   |
|      fm_COLS_c_reg_331      |   32   |
|     fm_COLS_read_reg_289    |   32   |
|      fm_ROWS_c_reg_337      |   32   |
|     fm_ROWS_read_reg_294    |   32   |
|      fm_stream_reg_361      |   256  |
|      idx_stream_reg_367     |    8   |
|input_data_addr1_read_reg_314|   32   |
|input_data_addr2_read_reg_309|   32   |
|     inputs_read_reg_284     |   64   |
| output_data_addr3_c_reg_349 |   32   |
|      outputs_c_reg_319      |   64   |
+-----------------------------+--------+
|            Total            |  1008  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234 |  p1  |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234 |  p2  |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234 |  p3  |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234 |  p4  |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234 |  p6  |   2  |  64  |   128  ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234 |  p10 |   2  |  32  |   64   ||    9    |
| grp_load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_234 |  p11 |   2  |  32  |   64   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   512  ||  2.989  ||    63   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   16   |    9   |    3   |  3915  |  1532  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |  1008  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |    9   |    6   |  4923  |  1595  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
