Drill report for /home/jarias/Pasantia/Desarrollo/Hardware/Cendit11713/MergedPcbs/MergedPcbs.kicad_pcb
Created on jue 01 feb 2018 14:10:07 VET

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'MergedPcbs.drl' contains
    plated through holes:
    =============================================================
    T1  0,40mm  0,016"  (135 holes)
    T2  0,50mm  0,020"  (2 holes)
    T3  0,70mm  0,028"  (3 holes)
    T4  0,80mm  0,031"  (60 holes)
    T5  1,00mm  0,039"  (94 holes)
    T6  1,00mm  0,039"  (2 holes)
    T7  1,02mm  0,040"  (63 holes)

    Total plated holes count 359


Drill file 'MergedPcbs-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  0,10mm  0,004"  (6 holes)
    T2  0,70mm  0,028"  (2 holes)
    T3  1,00mm  0,039"  (4 holes)
    T4  2,30mm  0,091"  (6 holes)

    Total unplated holes count 18
