// Seed: 1756327078
module module_0;
  timeunit 1ps;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  nor primCall (id_2, id_6, id_7, id_8, id_9);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic id_10;
endmodule
module module_2 #(
    parameter id_4 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic [1 : id_4] id_6;
  ;
endmodule
