;redcode
;assert 1
	SPL 0, #402
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	SUB -0, <0
	DJN -0, @-20
	SUB #32, @-205
	SUB @121, 106
	SUB 12, @510
	SUB #2, -1
	JMP @212, #200
	ADD #270, <0
	ADD #270, <0
	ADD #270, <0
	SUB -207, <-120
	SLT 102, 10
	JMN 0, <402
	CMP #12, 6
	CMP #12, 6
	SUB @3, <-1
	SUB 102, 10
	SUB @121, 103
	SUB @121, 103
	SUB 102, 10
	SUB 102, 10
	SUB @129, 106
	SUB 12, @-10
	SUB @121, 106
	CMP @3, <-1
	JMN 12, #10
	SUB #129, @103
	JMN 12, #10
	JMN 12, #10
	SUB 12, @-10
	CMP @3, <-1
	SUB @121, 106
	SUB #129, @103
	SUB @121, 106
	SUB @121, 106
	MOV 32, @10
	SPL 0, #402
	SPL 0, 406
	CMP -203, <-120
	CMP -207, <-120
	SPL 0, #402
	SPL 0, #402
	SPL 0, #402
	SPL 0, #402
	SUB #129, @103
	CMP -207, <-120
	SPL 0, #402
