#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17686e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1768870 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x17579e0 .functor NOT 1, L_0x17a0f90, C4<0>, C4<0>, C4<0>;
L_0x17a0d20 .functor XOR 4, L_0x17a0be0, L_0x17a0c80, C4<0000>, C4<0000>;
L_0x17a0e80 .functor XOR 4, L_0x17a0d20, L_0x17a0de0, C4<0000>, C4<0000>;
v0x179d9d0_0 .net *"_ivl_10", 3 0, L_0x17a0de0;  1 drivers
v0x179dad0_0 .net *"_ivl_12", 3 0, L_0x17a0e80;  1 drivers
v0x179dbb0_0 .net *"_ivl_2", 3 0, L_0x17a0b40;  1 drivers
v0x179dc70_0 .net *"_ivl_4", 3 0, L_0x17a0be0;  1 drivers
v0x179dd50_0 .net *"_ivl_6", 3 0, L_0x17a0c80;  1 drivers
v0x179de80_0 .net *"_ivl_8", 3 0, L_0x17a0d20;  1 drivers
v0x179df60_0 .net "c", 0 0, v0x179ad10_0;  1 drivers
v0x179e000_0 .var "clk", 0 0;
v0x179e0a0_0 .net "d", 0 0, v0x179ae50_0;  1 drivers
v0x179e140_0 .net "mux_in_dut", 3 0, L_0x179fd10;  1 drivers
v0x179e1e0_0 .net "mux_in_ref", 3 0, L_0x179e8c0;  1 drivers
v0x179e280_0 .var/2u "stats1", 159 0;
v0x179e340_0 .var/2u "strobe", 0 0;
v0x179e400_0 .net "tb_match", 0 0, L_0x17a0f90;  1 drivers
v0x179e4c0_0 .net "tb_mismatch", 0 0, L_0x17579e0;  1 drivers
v0x179e580_0 .net "wavedrom_enable", 0 0, v0x179aef0_0;  1 drivers
v0x179e650_0 .net "wavedrom_title", 511 0, v0x179af90_0;  1 drivers
L_0x17a0b40 .concat [ 4 0 0 0], L_0x179e8c0;
L_0x17a0be0 .concat [ 4 0 0 0], L_0x179e8c0;
L_0x17a0c80 .concat [ 4 0 0 0], L_0x179fd10;
L_0x17a0de0 .concat [ 4 0 0 0], L_0x179e8c0;
L_0x17a0f90 .cmp/eeq 4, L_0x17a0b40, L_0x17a0e80;
S_0x176cbb0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1768870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1757ce0 .functor OR 1, v0x179ad10_0, v0x179ae50_0, C4<0>, C4<0>;
L_0x1758020 .functor NOT 1, v0x179ae50_0, C4<0>, C4<0>, C4<0>;
L_0x176d640 .functor AND 1, v0x179ad10_0, v0x179ae50_0, C4<1>, C4<1>;
v0x17772d0_0 .net *"_ivl_10", 0 0, L_0x1758020;  1 drivers
v0x1777370_0 .net *"_ivl_15", 0 0, L_0x176d640;  1 drivers
v0x17577a0_0 .net *"_ivl_2", 0 0, L_0x1757ce0;  1 drivers
L_0x7f8898922018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1757ab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f8898922018;  1 drivers
v0x1757df0_0 .net "c", 0 0, v0x179ad10_0;  alias, 1 drivers
v0x1758130_0 .net "d", 0 0, v0x179ae50_0;  alias, 1 drivers
v0x179a3c0_0 .net "mux_in", 3 0, L_0x179e8c0;  alias, 1 drivers
L_0x179e8c0 .concat8 [ 1 1 1 1], L_0x1757ce0, L_0x7f8898922018, L_0x1758020, L_0x176d640;
S_0x179a520 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1768870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x179ad10_0 .var "c", 0 0;
v0x179adb0_0 .net "clk", 0 0, v0x179e000_0;  1 drivers
v0x179ae50_0 .var "d", 0 0;
v0x179aef0_0 .var "wavedrom_enable", 0 0;
v0x179af90_0 .var "wavedrom_title", 511 0;
E_0x17672c0/0 .event negedge, v0x179adb0_0;
E_0x17672c0/1 .event posedge, v0x179adb0_0;
E_0x17672c0 .event/or E_0x17672c0/0, E_0x17672c0/1;
E_0x1767530 .event negedge, v0x179adb0_0;
E_0x17678d0 .event posedge, v0x179adb0_0;
S_0x179a810 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x179a520;
 .timescale -12 -12;
v0x179aa10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x179ab10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x179a520;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x179b140 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1768870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x17770d0 .functor AND 1, L_0x179ea30, L_0x179ead0, C4<1>, C4<1>;
L_0x179edc0 .functor AND 1, v0x179ad10_0, L_0x179ec10, C4<1>, C4<1>;
L_0x179eeb0 .functor AND 1, v0x179ad10_0, v0x179ae50_0, C4<1>, C4<1>;
L_0x179f810 .functor AND 1, L_0x179f720, v0x179ae50_0, C4<1>, C4<1>;
L_0x179f8d0 .functor AND 1, v0x179ad10_0, v0x179ae50_0, C4<1>, C4<1>;
L_0x179fef0 .functor AND 1, L_0x179ff60, L_0x17a0000, C4<1>, C4<1>;
L_0x17a02a0 .functor AND 1, L_0x17a0200, v0x179ae50_0, C4<1>, C4<1>;
L_0x17a0360 .functor AND 1, v0x179ad10_0, v0x179ae50_0, C4<1>, C4<1>;
v0x179b320_0 .net *"_ivl_11", 0 0, L_0x179ec10;  1 drivers
v0x179b400_0 .net *"_ivl_13", 0 0, L_0x179edc0;  1 drivers
L_0x7f88989220a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x179b4c0_0 .net/2s *"_ivl_14", 1 0, L_0x7f88989220a8;  1 drivers
v0x179b580_0 .net *"_ivl_17", 0 0, L_0x179eeb0;  1 drivers
L_0x7f88989220f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x179b640_0 .net/2s *"_ivl_18", 1 0, L_0x7f88989220f0;  1 drivers
L_0x7f8898922138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x179b770_0 .net/2s *"_ivl_20", 1 0, L_0x7f8898922138;  1 drivers
v0x179b850_0 .net *"_ivl_22", 1 0, L_0x179f110;  1 drivers
v0x179b930_0 .net *"_ivl_24", 1 0, L_0x179f2d0;  1 drivers
v0x179ba10_0 .net *"_ivl_26", 1 0, L_0x179f460;  1 drivers
v0x179baf0_0 .net *"_ivl_29", 0 0, L_0x179f630;  1 drivers
v0x179bbd0_0 .net *"_ivl_3", 0 0, L_0x179ea30;  1 drivers
L_0x7f8898922180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x179bc90_0 .net/2s *"_ivl_32", 0 0, L_0x7f8898922180;  1 drivers
v0x179bd70_0 .net *"_ivl_37", 0 0, L_0x179f720;  1 drivers
v0x179be30_0 .net *"_ivl_39", 0 0, L_0x179f810;  1 drivers
L_0x7f88989221c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x179bef0_0 .net/2s *"_ivl_40", 1 0, L_0x7f88989221c8;  1 drivers
v0x179bfd0_0 .net *"_ivl_43", 0 0, L_0x179f8d0;  1 drivers
L_0x7f8898922210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x179c090_0 .net/2s *"_ivl_44", 1 0, L_0x7f8898922210;  1 drivers
L_0x7f8898922258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x179c170_0 .net/2s *"_ivl_46", 1 0, L_0x7f8898922258;  1 drivers
v0x179c250_0 .net *"_ivl_48", 1 0, L_0x179f940;  1 drivers
v0x179c330_0 .net *"_ivl_5", 0 0, L_0x179ead0;  1 drivers
v0x179c3f0_0 .net *"_ivl_50", 1 0, L_0x179fa80;  1 drivers
v0x179c4d0_0 .net *"_ivl_53", 0 0, L_0x179fc20;  1 drivers
v0x179c5b0_0 .net *"_ivl_58", 0 0, L_0x179ff60;  1 drivers
v0x179c670_0 .net *"_ivl_60", 0 0, L_0x17a0000;  1 drivers
v0x179c730_0 .net *"_ivl_62", 0 0, L_0x179fef0;  1 drivers
L_0x7f88989222a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x179c7f0_0 .net/2s *"_ivl_63", 1 0, L_0x7f88989222a0;  1 drivers
v0x179c8d0_0 .net *"_ivl_66", 0 0, L_0x17a0200;  1 drivers
v0x179c990_0 .net *"_ivl_68", 0 0, L_0x17a02a0;  1 drivers
L_0x7f88989222e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x179ca50_0 .net/2s *"_ivl_69", 1 0, L_0x7f88989222e8;  1 drivers
v0x179cb30_0 .net *"_ivl_7", 0 0, L_0x17770d0;  1 drivers
v0x179cbf0_0 .net *"_ivl_72", 0 0, L_0x17a0360;  1 drivers
L_0x7f8898922330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x179ccb0_0 .net/2s *"_ivl_73", 1 0, L_0x7f8898922330;  1 drivers
L_0x7f8898922378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x179cd90_0 .net/2s *"_ivl_75", 1 0, L_0x7f8898922378;  1 drivers
v0x179d080_0 .net *"_ivl_77", 1 0, L_0x17a0420;  1 drivers
v0x179d160_0 .net *"_ivl_79", 1 0, L_0x17a0640;  1 drivers
L_0x7f8898922060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x179d240_0 .net/2s *"_ivl_8", 1 0, L_0x7f8898922060;  1 drivers
v0x179d320_0 .net *"_ivl_81", 1 0, L_0x17a07d0;  1 drivers
v0x179d400_0 .net *"_ivl_84", 0 0, L_0x17a0a00;  1 drivers
v0x179d4e0_0 .net "c", 0 0, v0x179ad10_0;  alias, 1 drivers
v0x179d580_0 .net "d", 0 0, v0x179ae50_0;  alias, 1 drivers
v0x179d670_0 .net "mux_in", 3 0, L_0x179fd10;  alias, 1 drivers
L_0x179ea30 .reduce/nor v0x179ad10_0;
L_0x179ead0 .reduce/nor v0x179ae50_0;
L_0x179ec10 .reduce/nor v0x179ae50_0;
L_0x179f110 .functor MUXZ 2, L_0x7f8898922138, L_0x7f88989220f0, L_0x179eeb0, C4<>;
L_0x179f2d0 .functor MUXZ 2, L_0x179f110, L_0x7f88989220a8, L_0x179edc0, C4<>;
L_0x179f460 .functor MUXZ 2, L_0x179f2d0, L_0x7f8898922060, L_0x17770d0, C4<>;
L_0x179f630 .part L_0x179f460, 0, 1;
L_0x179f720 .reduce/nor v0x179ad10_0;
L_0x179f940 .functor MUXZ 2, L_0x7f8898922258, L_0x7f8898922210, L_0x179f8d0, C4<>;
L_0x179fa80 .functor MUXZ 2, L_0x179f940, L_0x7f88989221c8, L_0x179f810, C4<>;
L_0x179fc20 .part L_0x179fa80, 0, 1;
L_0x179fd10 .concat8 [ 1 1 1 1], L_0x179f630, L_0x7f8898922180, L_0x179fc20, L_0x17a0a00;
L_0x179ff60 .reduce/nor v0x179ad10_0;
L_0x17a0000 .reduce/nor v0x179ae50_0;
L_0x17a0200 .reduce/nor v0x179ad10_0;
L_0x17a0420 .functor MUXZ 2, L_0x7f8898922378, L_0x7f8898922330, L_0x17a0360, C4<>;
L_0x17a0640 .functor MUXZ 2, L_0x17a0420, L_0x7f88989222e8, L_0x17a02a0, C4<>;
L_0x17a07d0 .functor MUXZ 2, L_0x17a0640, L_0x7f88989222a0, L_0x179fef0, C4<>;
L_0x17a0a00 .part L_0x17a07d0, 0, 1;
S_0x179d7d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1768870;
 .timescale -12 -12;
E_0x17519f0 .event anyedge, v0x179e340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x179e340_0;
    %nor/r;
    %assign/vec4 v0x179e340_0, 0;
    %wait E_0x17519f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x179a520;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x179ae50_0, 0;
    %assign/vec4 v0x179ad10_0, 0;
    %wait E_0x1767530;
    %wait E_0x17678d0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x179ae50_0, 0;
    %assign/vec4 v0x179ad10_0, 0;
    %wait E_0x17678d0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x179ae50_0, 0;
    %assign/vec4 v0x179ad10_0, 0;
    %wait E_0x17678d0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x179ae50_0, 0;
    %assign/vec4 v0x179ad10_0, 0;
    %wait E_0x17678d0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x179ae50_0, 0;
    %assign/vec4 v0x179ad10_0, 0;
    %wait E_0x1767530;
    %fork TD_tb.stim1.wavedrom_stop, S_0x179ab10;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17672c0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x179ae50_0, 0;
    %assign/vec4 v0x179ad10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1768870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179e000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179e340_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1768870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x179e000_0;
    %inv;
    %store/vec4 v0x179e000_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1768870;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x179adb0_0, v0x179e4c0_0, v0x179df60_0, v0x179e0a0_0, v0x179e1e0_0, v0x179e140_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1768870;
T_7 ;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x179e280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1768870;
T_8 ;
    %wait E_0x17672c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x179e280_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179e280_0, 4, 32;
    %load/vec4 v0x179e400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179e280_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x179e280_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179e280_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x179e1e0_0;
    %load/vec4 v0x179e1e0_0;
    %load/vec4 v0x179e140_0;
    %xor;
    %load/vec4 v0x179e1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179e280_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x179e280_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179e280_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/ece241_2014_q3/iter0/response8/top_module.sv";
