$date
	Sun Apr  9 22:27:01 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder_test $end
$var wire 16 ! sum [15:0] $end
$var wire 1 " cout $end
$var reg 16 # a [15:0] $end
$var reg 16 $ b [15:0] $end
$var reg 1 % cin $end
$scope module DUT $end
$var wire 16 & a [15:0] $end
$var wire 16 ' b [15:0] $end
$var wire 1 % cin $end
$var wire 16 ( sum [15:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111100000000 (
b1111111111111111 '
b1111111100000000 &
1%
b1111111111111111 $
b1111111100000000 #
1"
b1111111100000000 !
$end
#1000
b1111111000000001 !
b1111111000000001 (
b1111111000000001 #
b1111111000000001 &
#2000
b11110000000011 !
b11110000000011 (
b1111110000000011 #
b1111110000000011 &
b11111111111111 $
b11111111111111 '
#3000
b11100000000101 !
b11100000000101 (
b1111100000000110 #
b1111100000000110 &
0%
#4000
b1011 !
b1011 (
b1111000000001100 #
b1111000000001100 &
b111111111111 $
b111111111111 '
#5000
b1111000000010111 !
b1111000000010111 (
0"
b1110000000011000 #
b1110000000011000 &
#6000
b1100010000110001 !
b1100010000110001 (
b1100000000110001 #
b1100000000110001 &
b1111111111 $
b1111111111 '
1%
#7000
b1000010001100011 !
b1000010001100011 (
b1000000001100011 #
b1000000001100011 &
#8000
b111000111 !
b111000111 (
b11000111 #
b11000111 &
b11111111 $
b11111111 '
#9000
b1010001101 !
b1010001101 (
b110001110 #
b110001110 &
0%
#10000
b1101011011 !
b1101011011 (
b1100011100 #
b1100011100 &
b111111 $
b111111 '
#11000
b11001110111 !
b11001110111 (
b11000111000 #
b11000111000 &
#12000
b110010000001 !
b110010000001 (
b110001110001 #
b110001110001 &
b1111 $
b1111 '
1%
#13000
b1100011110011 !
b1100011110011 (
b1100011100011 #
b1100011100011 &
#14000
b11000111001011 !
b11000111001011 (
b11000111000111 #
b11000111000111 &
b11 $
b11 '
#15000
b110001110010001 !
b110001110010001 (
b110001110001110 #
b110001110001110 &
0%
