// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=64,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4091,HLS_SYN_LUT=6298,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state18;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state25;
wire   [31:0] grp_fu_377_p2;
reg   [31:0] reg_398;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state15;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done;
wire   [63:0] grp_fu_321_p2;
reg   [63:0] reg_403;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state17;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_done;
reg   [61:0] trunc_ln22_1_reg_1560;
reg   [61:0] trunc_ln97_1_reg_1566;
wire   [30:0] empty_26_fu_443_p1;
reg   [30:0] empty_26_reg_1580;
reg   [31:0] mul_ln27_reg_1591;
wire   [63:0] zext_ln30_1_fu_465_p1;
reg   [63:0] zext_ln30_1_reg_1598;
wire   [63:0] grp_fu_325_p2;
reg   [63:0] arr_14_reg_1608;
wire   [30:0] empty_23_fu_507_p1;
reg   [30:0] empty_23_reg_1634;
wire    ap_CS_fsm_state14;
wire   [30:0] empty_24_fu_511_p1;
reg   [30:0] empty_24_reg_1639;
wire   [30:0] empty_25_fu_515_p1;
reg   [30:0] empty_25_reg_1644;
wire   [30:0] empty_27_fu_519_p1;
reg   [30:0] empty_27_reg_1649;
wire   [30:0] empty_28_fu_523_p1;
reg   [30:0] empty_28_reg_1654;
wire   [30:0] empty_29_fu_527_p1;
reg   [30:0] empty_29_reg_1659;
wire   [31:0] mul_ln61_fu_383_p2;
reg   [31:0] mul_ln61_reg_1664;
wire   [31:0] mul_ln75_fu_388_p2;
reg   [31:0] mul_ln75_reg_1670;
wire   [63:0] zext_ln59_fu_554_p1;
reg   [63:0] zext_ln59_reg_1684;
wire    ap_CS_fsm_state16;
wire   [62:0] mul_ln68_fu_305_p2;
reg   [62:0] mul_ln68_reg_1690;
wire   [62:0] mul_ln70_fu_309_p2;
reg   [62:0] mul_ln70_reg_1695;
wire   [25:0] add_ln84_10_fu_757_p2;
reg   [25:0] add_ln84_10_reg_1700;
reg   [37:0] lshr_ln_reg_1706;
wire   [63:0] add_ln71_1_fu_773_p2;
reg   [63:0] add_ln71_1_reg_1711;
wire   [23:0] trunc_ln71_fu_779_p1;
reg   [23:0] trunc_ln71_reg_1716;
wire   [24:0] trunc_ln71_1_fu_783_p1;
reg   [24:0] trunc_ln71_1_reg_1721;
reg   [24:0] trunc_ln5_reg_1726;
wire   [63:0] add_ln66_fu_803_p2;
reg   [63:0] add_ln66_reg_1731;
wire   [24:0] trunc_ln67_fu_809_p1;
reg   [24:0] trunc_ln67_reg_1736;
wire   [25:0] trunc_ln67_1_fu_813_p1;
reg   [25:0] trunc_ln67_1_reg_1741;
wire   [63:0] add_ln62_fu_823_p2;
reg   [63:0] add_ln62_reg_1746;
wire   [24:0] trunc_ln63_1_fu_829_p1;
reg   [24:0] trunc_ln63_1_reg_1751;
wire   [63:0] add_ln81_1_fu_833_p2;
reg   [63:0] add_ln81_1_reg_1756;
wire   [63:0] add_ln81_2_fu_839_p2;
reg   [63:0] add_ln81_2_reg_1761;
wire   [25:0] trunc_ln81_fu_845_p1;
reg   [25:0] trunc_ln81_reg_1766;
wire   [25:0] trunc_ln81_1_fu_849_p1;
reg   [25:0] trunc_ln81_1_reg_1771;
reg   [37:0] lshr_ln84_4_reg_1776;
reg   [24:0] trunc_ln84_5_reg_1781;
wire   [24:0] add_ln85_2_fu_1079_p2;
reg   [24:0] add_ln85_2_reg_1786;
wire   [25:0] add_ln86_1_fu_1096_p2;
reg   [25:0] add_ln86_1_reg_1792;
wire   [24:0] out1_w_3_fu_1108_p2;
reg   [24:0] out1_w_3_reg_1797;
wire   [25:0] out1_w_4_fu_1119_p2;
reg   [25:0] out1_w_4_reg_1802;
reg   [38:0] trunc_ln84_12_reg_1807;
wire   [24:0] out1_w_5_fu_1305_p2;
reg   [24:0] out1_w_5_reg_1812;
wire   [25:0] out1_w_6_fu_1310_p2;
reg   [25:0] out1_w_6_reg_1817;
wire   [24:0] out1_w_7_fu_1316_p2;
reg   [24:0] out1_w_7_reg_1822;
wire   [25:0] out1_w_8_fu_1322_p2;
reg   [25:0] out1_w_8_reg_1827;
wire   [24:0] out1_w_9_fu_1328_p2;
reg   [24:0] out1_w_9_reg_1832;
wire   [25:0] out1_w_fu_1352_p2;
reg   [25:0] out1_w_reg_1842;
wire    ap_CS_fsm_state19;
wire   [24:0] out1_w_1_fu_1385_p2;
reg   [24:0] out1_w_1_reg_1847;
wire   [26:0] out1_w_2_fu_1415_p2;
reg   [26:0] out1_w_2_reg_1852;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add17310_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add17310_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1569_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1569_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1368_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1368_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1237_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1237_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start_reg;
wire    ap_CS_fsm_state20;
wire  signed [63:0] sext_ln22_fu_429_p1;
wire  signed [63:0] sext_ln97_fu_1334_p1;
wire   [31:0] mul_ln68_fu_305_p0;
wire   [62:0] zext_ln68_1_fu_616_p1;
wire   [31:0] mul_ln68_fu_305_p1;
wire   [62:0] zext_ln68_2_fu_621_p1;
wire   [31:0] mul_ln70_fu_309_p0;
wire   [62:0] zext_ln70_fu_626_p1;
wire   [31:0] mul_ln70_fu_309_p1;
wire   [31:0] mul_ln74_fu_313_p0;
wire   [31:0] mul_ln74_fu_313_p1;
wire   [31:0] mul_ln77_fu_317_p0;
wire   [31:0] mul_ln77_fu_317_p1;
reg   [31:0] grp_fu_321_p0;
wire   [63:0] zext_ln30_fu_460_p1;
wire   [63:0] zext_ln42_fu_531_p1;
wire   [63:0] zext_ln65_fu_563_p1;
reg   [31:0] grp_fu_321_p1;
wire   [63:0] zext_ln27_fu_535_p1;
wire   [63:0] zext_ln61_fu_558_p1;
reg   [31:0] grp_fu_325_p0;
wire   [63:0] zext_ln31_1_fu_474_p1;
wire   [63:0] zext_ln61_1_fu_568_p1;
reg   [31:0] grp_fu_325_p1;
wire   [63:0] zext_ln31_fu_470_p1;
wire   [31:0] mul_ln62_fu_329_p0;
wire   [31:0] mul_ln62_fu_329_p1;
wire   [31:0] mul_ln67_fu_333_p0;
wire   [63:0] zext_ln67_fu_595_p1;
wire   [31:0] mul_ln67_fu_333_p1;
wire   [63:0] zext_ln63_fu_584_p1;
wire   [31:0] mul_ln63_fu_337_p0;
wire   [63:0] zext_ln63_1_fu_606_p1;
wire   [31:0] mul_ln63_fu_337_p1;
wire   [31:0] mul_ln66_fu_341_p0;
wire   [31:0] mul_ln66_fu_341_p1;
wire   [31:0] mul_ln71_fu_345_p0;
wire   [31:0] mul_ln71_fu_345_p1;
wire   [31:0] mul_ln72_fu_349_p0;
wire   [31:0] mul_ln72_fu_349_p1;
wire   [31:0] mul_ln75_1_fu_353_p0;
wire   [31:0] mul_ln75_1_fu_353_p1;
wire   [31:0] mul_ln76_fu_357_p0;
wire   [31:0] mul_ln76_fu_357_p1;
wire   [31:0] mul_ln79_fu_361_p0;
wire   [31:0] mul_ln79_fu_361_p1;
wire   [31:0] mul_ln80_fu_365_p0;
wire   [31:0] mul_ln80_fu_365_p1;
wire   [31:0] mul_ln81_fu_369_p0;
wire   [63:0] zext_ln81_fu_680_p1;
wire   [31:0] mul_ln81_fu_369_p1;
wire   [31:0] mul_ln82_fu_373_p0;
wire   [31:0] mul_ln82_fu_373_p1;
reg  signed [31:0] grp_fu_377_p0;
reg   [6:0] grp_fu_377_p1;
wire   [6:0] mul_ln61_fu_383_p1;
wire   [6:0] mul_ln75_fu_388_p1;
wire   [38:0] mul_ln84_fu_393_p0;
wire   [5:0] mul_ln84_fu_393_p1;
wire  signed [31:0] empty_26_fu_443_p0;
wire  signed [31:0] shl_ln30_fu_454_p0;
wire   [31:0] shl_ln30_fu_454_p2;
wire  signed [31:0] zext_ln31_fu_470_p0;
wire  signed [31:0] empty_27_fu_519_p0;
wire  signed [31:0] empty_28_fu_523_p0;
wire  signed [31:0] empty_29_fu_527_p0;
wire  signed [31:0] zext_ln27_fu_535_p0;
wire  signed [31:0] zext_ln61_fu_558_p0;
wire   [31:0] shl_ln62_fu_574_p2;
wire   [31:0] shl_ln67_fu_590_p2;
wire   [31:0] shl_ln63_fu_601_p2;
wire  signed [31:0] zext_ln68_fu_612_p0;
wire  signed [31:0] zext_ln68_2_fu_621_p0;
wire   [62:0] mul_ln74_fu_313_p2;
wire   [62:0] mul_ln77_fu_317_p2;
wire   [31:0] shl_ln79_fu_660_p2;
wire   [31:0] shl_ln80_fu_670_p2;
wire  signed [31:0] zext_ln82_fu_685_p0;
wire   [63:0] mul_ln75_1_fu_353_p2;
wire   [63:0] mul_ln76_fu_357_p2;
wire   [24:0] trunc_ln75_fu_695_p1;
wire   [63:0] add_ln74_fu_689_p2;
wire   [24:0] trunc_ln76_fu_711_p1;
wire   [63:0] shl_ln8_fu_636_p3;
wire   [63:0] shl_ln9_fu_652_p3;
wire   [63:0] add_ln77_1_fu_733_p2;
wire   [63:0] add_ln77_fu_727_p2;
wire   [25:0] trunc_ln_fu_699_p3;
wire   [25:0] trunc_ln1_fu_715_p3;
wire   [25:0] trunc_ln75_1_fu_707_p1;
wire   [25:0] trunc_ln77_fu_723_p1;
wire   [25:0] add_ln84_11_fu_751_p2;
wire   [25:0] add_ln84_9_fu_745_p2;
wire   [63:0] arr_15_fu_739_p2;
wire   [63:0] mul_ln71_fu_345_p2;
wire   [63:0] mul_ln72_fu_349_p2;
wire   [63:0] mul_ln67_fu_333_p2;
wire   [63:0] add_ln66_1_fu_797_p2;
wire   [63:0] mul_ln66_fu_341_p2;
wire   [63:0] mul_ln63_fu_337_p2;
wire   [63:0] add_ln62_1_fu_817_p2;
wire   [63:0] mul_ln62_fu_329_p2;
wire   [63:0] mul_ln81_fu_369_p2;
wire   [63:0] mul_ln79_fu_361_p2;
wire   [63:0] mul_ln80_fu_365_p2;
wire   [63:0] mul_ln82_fu_373_p2;
wire   [63:0] shl_ln7_fu_872_p3;
wire   [24:0] trunc_ln3_fu_882_p3;
wire   [63:0] zext_ln84_1_fu_879_p1;
wire   [63:0] add_ln84_12_fu_903_p2;
wire   [63:0] add_ln71_fu_889_p2;
wire   [63:0] add_ln84_fu_909_p2;
wire   [38:0] lshr_ln84_1_fu_915_p4;
wire   [63:0] shl_ln6_fu_865_p3;
wire   [63:0] zext_ln84_2_fu_925_p1;
wire   [63:0] add_ln84_14_fu_955_p2;
wire   [63:0] add_ln84_13_fu_950_p2;
wire   [63:0] add_ln84_1_fu_961_p2;
wire   [37:0] lshr_ln84_2_fu_967_p4;
wire   [63:0] zext_ln84_3_fu_977_p1;
wire   [63:0] add_ln84_15_fu_995_p2;
wire   [63:0] add_ln84_2_fu_1001_p2;
wire   [38:0] lshr_ln84_3_fu_1006_p4;
wire   [63:0] zext_ln84_4_fu_1016_p1;
wire   [63:0] add_ln84_16_fu_1042_p2;
wire   [63:0] add_ln81_fu_1020_p2;
wire   [63:0] add_ln84_3_fu_1048_p2;
wire   [24:0] trunc_ln72_fu_894_p1;
wire   [24:0] add_ln85_1_fu_1074_p2;
wire   [24:0] add_ln72_fu_898_p2;
wire   [25:0] trunc_ln6_fu_929_p3;
wire   [25:0] trunc_ln68_fu_936_p1;
wire   [25:0] trunc_ln84_2_fu_940_p4;
wire   [25:0] add_ln86_3_fu_1090_p2;
wire   [25:0] add_ln86_2_fu_1085_p2;
wire   [24:0] trunc_ln63_fu_981_p1;
wire   [24:0] trunc_ln84_3_fu_985_p4;
wire   [24:0] add_ln87_fu_1102_p2;
wire   [25:0] trunc_ln82_fu_1024_p1;
wire   [25:0] trunc_ln84_4_fu_1032_p4;
wire   [25:0] add_ln88_fu_1113_p2;
wire   [25:0] add_ln82_fu_1028_p2;
wire   [63:0] zext_ln84_5_fu_1140_p1;
wire   [63:0] add_ln84_4_fu_1147_p2;
wire   [38:0] lshr_ln84_5_fu_1153_p4;
wire   [63:0] zext_ln84_6_fu_1163_p1;
wire   [63:0] add_ln84_5_fu_1181_p2;
wire   [37:0] lshr_ln84_6_fu_1187_p4;
wire   [63:0] zext_ln84_7_fu_1197_p1;
wire   [63:0] add_ln84_6_fu_1215_p2;
wire   [38:0] lshr_ln84_7_fu_1221_p4;
wire   [63:0] arr_fu_1235_p2;
wire   [63:0] zext_ln84_8_fu_1231_p1;
wire   [63:0] add_ln84_7_fu_1255_p2;
wire   [37:0] lshr_ln84_8_fu_1261_p4;
wire   [63:0] zext_ln84_9_fu_1271_p1;
wire   [63:0] add_ln84_8_fu_1289_p2;
wire   [24:0] trunc_ln84_fu_1143_p1;
wire   [25:0] trunc_ln84_8_fu_1171_p4;
wire   [25:0] trunc_ln84_1_fu_1167_p1;
wire   [24:0] trunc_ln84_s_fu_1205_p4;
wire   [24:0] trunc_ln84_6_fu_1201_p1;
wire   [25:0] trunc_ln84_9_fu_1251_p1;
wire   [25:0] trunc_ln84_7_fu_1241_p4;
wire   [24:0] trunc_ln84_11_fu_1279_p4;
wire   [24:0] trunc_ln84_10_fu_1275_p1;
wire   [43:0] mul_ln84_fu_393_p2;
wire   [25:0] trunc_ln84_13_fu_1348_p1;
wire   [43:0] zext_ln85_fu_1358_p1;
wire   [43:0] add_ln85_fu_1361_p2;
wire   [17:0] tmp_s_fu_1367_p4;
wire   [24:0] zext_ln85_2_fu_1381_p1;
wire   [25:0] zext_ln85_1_fu_1377_p1;
wire   [25:0] zext_ln86_fu_1391_p1;
wire   [25:0] add_ln86_fu_1394_p2;
wire   [0:0] tmp_fu_1400_p3;
wire   [26:0] zext_ln86_2_fu_1412_p1;
wire   [26:0] zext_ln86_1_fu_1408_p1;
reg   [24:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire   [63:0] mul_ln62_fu_329_p00;
wire   [63:0] mul_ln72_fu_349_p10;
wire   [62:0] mul_ln74_fu_313_p10;
wire   [63:0] mul_ln75_1_fu_353_p00;
wire   [63:0] mul_ln75_1_fu_353_p10;
wire   [62:0] mul_ln77_fu_317_p10;
wire   [63:0] mul_ln79_fu_361_p00;
wire   [63:0] mul_ln80_fu_365_p00;
wire   [63:0] mul_ln82_fu_373_p10;
wire   [43:0] mul_ln84_fu_393_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1560),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_ready),
    .arr_11(arr_14_reg_1608),
    .arr_2(reg_403),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out),
    .arg1_r_9_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out),
    .mul_ln27(mul_ln27_reg_1591),
    .zext_ln30_2(mul_ln27_reg_1591),
    .zext_ln42_1(reg_398),
    .arr_10_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out),
    .arr_10_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out_ap_vld),
    .arr_9_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out),
    .arr_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out_ap_vld),
    .arr_8_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out),
    .arr_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out_ap_vld),
    .arr_7_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out),
    .arr_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out_ap_vld),
    .arr_6_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out),
    .arr_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out_ap_vld),
    .arr_5_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out),
    .arr_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out_ap_vld),
    .arr_4_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out),
    .arr_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out_ap_vld),
    .arr_3_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out),
    .arr_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out_ap_vld),
    .arr_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_out),
    .arr_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_ready),
    .arr_8_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out),
    .arr_9_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out),
    .arr_10_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out),
    .arr_27(reg_403),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out),
    .arg1_r_5_cast(empty_29_reg_1659),
    .arg1_r_6_cast(empty_28_reg_1654),
    .arg1_r_7_cast(empty_27_reg_1649),
    .arg1_r_8_cast(empty_26_reg_1580),
    .arg1_r_4_cast(empty_25_reg_1644),
    .arg1_r_3_cast(empty_24_reg_1639),
    .arg1_r_2_cast(empty_23_reg_1634),
    .add17310_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add17310_out),
    .add17310_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add17310_out_ap_vld),
    .add1569_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1569_out),
    .add1569_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1569_out_ap_vld),
    .add1368_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1368_out),
    .add1368_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1368_out_ap_vld),
    .add1237_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1237_out),
    .add1237_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1237_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln97(trunc_ln97_1_reg_1566),
    .zext_ln85(out1_w_reg_1842),
    .zext_ln86(out1_w_1_reg_1847),
    .out1_w_2(out1_w_2_reg_1852),
    .zext_ln88(out1_w_3_reg_1797),
    .zext_ln89(out1_w_4_reg_1802),
    .zext_ln90(out1_w_5_reg_1812),
    .zext_ln91(out1_w_6_reg_1817),
    .zext_ln92(out1_w_7_reg_1822),
    .zext_ln93(out1_w_8_reg_1827),
    .zext_ln13(out1_w_9_reg_1832)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U96(
    .din0(mul_ln68_fu_305_p0),
    .din1(mul_ln68_fu_305_p1),
    .dout(mul_ln68_fu_305_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U97(
    .din0(mul_ln70_fu_309_p0),
    .din1(mul_ln70_fu_309_p1),
    .dout(mul_ln70_fu_309_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U98(
    .din0(mul_ln74_fu_313_p0),
    .din1(mul_ln74_fu_313_p1),
    .dout(mul_ln74_fu_313_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U99(
    .din0(mul_ln77_fu_317_p0),
    .din1(mul_ln77_fu_317_p1),
    .dout(mul_ln77_fu_317_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U100(
    .din0(grp_fu_321_p0),
    .din1(grp_fu_321_p1),
    .dout(grp_fu_321_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U101(
    .din0(grp_fu_325_p0),
    .din1(grp_fu_325_p1),
    .dout(grp_fu_325_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U102(
    .din0(mul_ln62_fu_329_p0),
    .din1(mul_ln62_fu_329_p1),
    .dout(mul_ln62_fu_329_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U103(
    .din0(mul_ln67_fu_333_p0),
    .din1(mul_ln67_fu_333_p1),
    .dout(mul_ln67_fu_333_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U104(
    .din0(mul_ln63_fu_337_p0),
    .din1(mul_ln63_fu_337_p1),
    .dout(mul_ln63_fu_337_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U105(
    .din0(mul_ln66_fu_341_p0),
    .din1(mul_ln66_fu_341_p1),
    .dout(mul_ln66_fu_341_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U106(
    .din0(mul_ln71_fu_345_p0),
    .din1(mul_ln71_fu_345_p1),
    .dout(mul_ln71_fu_345_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(mul_ln72_fu_349_p0),
    .din1(mul_ln72_fu_349_p1),
    .dout(mul_ln72_fu_349_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(mul_ln75_1_fu_353_p0),
    .din1(mul_ln75_1_fu_353_p1),
    .dout(mul_ln75_1_fu_353_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul_ln76_fu_357_p0),
    .din1(mul_ln76_fu_357_p1),
    .dout(mul_ln76_fu_357_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U110(
    .din0(mul_ln79_fu_361_p0),
    .din1(mul_ln79_fu_361_p1),
    .dout(mul_ln79_fu_361_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U111(
    .din0(mul_ln80_fu_365_p0),
    .din1(mul_ln80_fu_365_p1),
    .dout(mul_ln80_fu_365_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(mul_ln81_fu_369_p0),
    .din1(mul_ln81_fu_369_p1),
    .dout(mul_ln81_fu_369_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul_ln82_fu_373_p0),
    .din1(mul_ln82_fu_373_p1),
    .dout(mul_ln82_fu_373_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U114(
    .din0(grp_fu_377_p0),
    .din1(grp_fu_377_p1),
    .dout(grp_fu_377_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U115(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out),
    .din1(mul_ln61_fu_383_p1),
    .dout(mul_ln61_fu_383_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U116(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out),
    .din1(mul_ln75_fu_388_p1),
    .dout(mul_ln75_fu_388_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U117(
    .din0(mul_ln84_fu_393_p0),
    .din1(mul_ln84_fu_393_p1),
    .dout(mul_ln84_fu_393_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln62_reg_1746 <= add_ln62_fu_823_p2;
        add_ln66_reg_1731 <= add_ln66_fu_803_p2;
        add_ln71_1_reg_1711 <= add_ln71_1_fu_773_p2;
        add_ln81_1_reg_1756 <= add_ln81_1_fu_833_p2;
        add_ln81_2_reg_1761 <= add_ln81_2_fu_839_p2;
        add_ln84_10_reg_1700 <= add_ln84_10_fu_757_p2;
        lshr_ln_reg_1706 <= {{arr_15_fu_739_p2[63:26]}};
        mul_ln68_reg_1690 <= mul_ln68_fu_305_p2;
        mul_ln70_reg_1695 <= mul_ln70_fu_309_p2;
        trunc_ln5_reg_1726 <= {{arr_15_fu_739_p2[50:26]}};
        trunc_ln63_1_reg_1751 <= trunc_ln63_1_fu_829_p1;
        trunc_ln67_1_reg_1741 <= trunc_ln67_1_fu_813_p1;
        trunc_ln67_reg_1736 <= trunc_ln67_fu_809_p1;
        trunc_ln71_1_reg_1721 <= trunc_ln71_1_fu_783_p1;
        trunc_ln71_reg_1716 <= trunc_ln71_fu_779_p1;
        trunc_ln81_1_reg_1771 <= trunc_ln81_1_fu_849_p1;
        trunc_ln81_reg_1766 <= trunc_ln81_fu_845_p1;
        zext_ln59_reg_1684[31 : 0] <= zext_ln59_fu_554_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln85_2_reg_1786 <= add_ln85_2_fu_1079_p2;
        add_ln86_1_reg_1792 <= add_ln86_1_fu_1096_p2;
        lshr_ln84_4_reg_1776 <= {{add_ln84_3_fu_1048_p2[63:26]}};
        out1_w_3_reg_1797 <= out1_w_3_fu_1108_p2;
        out1_w_4_reg_1802 <= out1_w_4_fu_1119_p2;
        trunc_ln84_5_reg_1781 <= {{add_ln84_3_fu_1048_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_14_reg_1608 <= grp_fu_325_p2;
        mul_ln27_reg_1591 <= grp_fu_377_p2;
        zext_ln30_1_reg_1598[31 : 0] <= zext_ln30_1_fu_465_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_23_reg_1634 <= empty_23_fu_507_p1;
        empty_24_reg_1639 <= empty_24_fu_511_p1;
        empty_25_reg_1644 <= empty_25_fu_515_p1;
        empty_27_reg_1649 <= empty_27_fu_519_p1;
        empty_28_reg_1654 <= empty_28_fu_523_p1;
        empty_29_reg_1659 <= empty_29_fu_527_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        empty_26_reg_1580 <= empty_26_fu_443_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        mul_ln61_reg_1664 <= mul_ln61_fu_383_p2;
        mul_ln75_reg_1670 <= mul_ln75_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out1_w_1_reg_1847 <= out1_w_1_fu_1385_p2;
        out1_w_2_reg_1852 <= out1_w_2_fu_1415_p2;
        out1_w_reg_1842 <= out1_w_fu_1352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out1_w_5_reg_1812 <= out1_w_5_fu_1305_p2;
        out1_w_6_reg_1817 <= out1_w_6_fu_1310_p2;
        out1_w_7_reg_1822 <= out1_w_7_fu_1316_p2;
        out1_w_8_reg_1827 <= out1_w_8_fu_1322_p2;
        out1_w_9_reg_1832 <= out1_w_9_fu_1328_p2;
        trunc_ln84_12_reg_1807 <= {{add_ln84_8_fu_1289_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state15) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done == 1'b1)))) begin
        reg_398 <= grp_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state17) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state15) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done == 1'b1)))) begin
        reg_403 <= grp_fu_321_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln22_1_reg_1560 <= {{arg1[63:2]}};
        trunc_ln97_1_reg_1566 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_321_p0 = zext_ln59_reg_1684;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_321_p0 = zext_ln65_fu_563_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_321_p0 = zext_ln42_fu_531_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_321_p0 = zext_ln30_fu_460_p1;
    end else begin
        grp_fu_321_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_321_p1 = zext_ln59_reg_1684;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_321_p1 = zext_ln61_fu_558_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_321_p1 = zext_ln27_fu_535_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_321_p1 = zext_ln30_1_fu_465_p1;
    end else begin
        grp_fu_321_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_325_p0 = zext_ln61_1_fu_568_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_325_p0 = zext_ln31_1_fu_474_p1;
    end else begin
        grp_fu_325_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_325_p1 = zext_ln61_fu_558_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_325_p1 = zext_ln31_fu_470_p1;
    end else begin
        grp_fu_325_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_377_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_377_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_377_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out;
    end else begin
        grp_fu_377_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_377_p1 = 32'd38;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_377_p1 = 32'd19;
    end else begin
        grp_fu_377_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_429_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWADDR = sext_ln97_fu_1334_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln62_1_fu_817_p2 = (mul_ln63_fu_337_p2 + grp_fu_325_p2);

assign add_ln62_fu_823_p2 = (add_ln62_1_fu_817_p2 + mul_ln62_fu_329_p2);

assign add_ln66_1_fu_797_p2 = (mul_ln67_fu_333_p2 + grp_fu_321_p2);

assign add_ln66_fu_803_p2 = (add_ln66_1_fu_797_p2 + mul_ln66_fu_341_p2);

assign add_ln71_1_fu_773_p2 = (mul_ln71_fu_345_p2 + mul_ln72_fu_349_p2);

assign add_ln71_fu_889_p2 = (add_ln71_1_reg_1711 + shl_ln7_fu_872_p3);

assign add_ln72_fu_898_p2 = (trunc_ln71_1_reg_1721 + trunc_ln3_fu_882_p3);

assign add_ln74_fu_689_p2 = (mul_ln75_1_fu_353_p2 + mul_ln76_fu_357_p2);

assign add_ln77_1_fu_733_p2 = (shl_ln9_fu_652_p3 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out);

assign add_ln77_fu_727_p2 = (add_ln74_fu_689_p2 + shl_ln8_fu_636_p3);

assign add_ln81_1_fu_833_p2 = (mul_ln81_fu_369_p2 + mul_ln79_fu_361_p2);

assign add_ln81_2_fu_839_p2 = (mul_ln80_fu_365_p2 + mul_ln82_fu_373_p2);

assign add_ln81_fu_1020_p2 = (add_ln81_2_reg_1761 + add_ln81_1_reg_1756);

assign add_ln82_fu_1028_p2 = (trunc_ln81_1_reg_1771 + trunc_ln81_reg_1766);

assign add_ln84_10_fu_757_p2 = (add_ln84_11_fu_751_p2 + add_ln84_9_fu_745_p2);

assign add_ln84_11_fu_751_p2 = (trunc_ln75_1_fu_707_p1 + trunc_ln77_fu_723_p1);

assign add_ln84_12_fu_903_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out + zext_ln84_1_fu_879_p1);

assign add_ln84_13_fu_950_p2 = (add_ln66_reg_1731 + shl_ln6_fu_865_p3);

assign add_ln84_14_fu_955_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out + zext_ln84_2_fu_925_p1);

assign add_ln84_15_fu_995_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out + zext_ln84_3_fu_977_p1);

assign add_ln84_16_fu_1042_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out + zext_ln84_4_fu_1016_p1);

assign add_ln84_1_fu_961_p2 = (add_ln84_14_fu_955_p2 + add_ln84_13_fu_950_p2);

assign add_ln84_2_fu_1001_p2 = (add_ln84_15_fu_995_p2 + add_ln62_reg_1746);

assign add_ln84_3_fu_1048_p2 = (add_ln84_16_fu_1042_p2 + add_ln81_fu_1020_p2);

assign add_ln84_4_fu_1147_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add17310_out + zext_ln84_5_fu_1140_p1);

assign add_ln84_5_fu_1181_p2 = (zext_ln84_6_fu_1163_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1569_out);

assign add_ln84_6_fu_1215_p2 = (zext_ln84_7_fu_1197_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1368_out);

assign add_ln84_7_fu_1255_p2 = (arr_fu_1235_p2 + zext_ln84_8_fu_1231_p1);

assign add_ln84_8_fu_1289_p2 = (zext_ln84_9_fu_1271_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_out);

assign add_ln84_9_fu_745_p2 = (trunc_ln_fu_699_p3 + trunc_ln1_fu_715_p3);

assign add_ln84_fu_909_p2 = (add_ln84_12_fu_903_p2 + add_ln71_fu_889_p2);

assign add_ln85_1_fu_1074_p2 = (trunc_ln72_fu_894_p1 + trunc_ln5_reg_1726);

assign add_ln85_2_fu_1079_p2 = (add_ln85_1_fu_1074_p2 + add_ln72_fu_898_p2);

assign add_ln85_fu_1361_p2 = (mul_ln84_fu_393_p2 + zext_ln85_fu_1358_p1);

assign add_ln86_1_fu_1096_p2 = (add_ln86_3_fu_1090_p2 + add_ln86_2_fu_1085_p2);

assign add_ln86_2_fu_1085_p2 = (trunc_ln67_1_reg_1741 + trunc_ln6_fu_929_p3);

assign add_ln86_3_fu_1090_p2 = (trunc_ln68_fu_936_p1 + trunc_ln84_2_fu_940_p4);

assign add_ln86_fu_1394_p2 = (zext_ln85_1_fu_1377_p1 + zext_ln86_fu_1391_p1);

assign add_ln87_fu_1102_p2 = (trunc_ln63_fu_981_p1 + trunc_ln84_3_fu_985_p4);

assign add_ln88_fu_1113_p2 = (trunc_ln82_fu_1024_p1 + trunc_ln84_4_fu_1032_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_15_fu_739_p2 = (add_ln77_1_fu_733_p2 + add_ln77_fu_727_p2);

assign arr_fu_1235_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1237_out + reg_403);

assign empty_23_fu_507_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out[30:0];

assign empty_24_fu_511_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out[30:0];

assign empty_25_fu_515_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out[30:0];

assign empty_26_fu_443_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out;

assign empty_26_fu_443_p1 = empty_26_fu_443_p0[30:0];

assign empty_27_fu_519_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out;

assign empty_27_fu_519_p1 = empty_27_fu_519_p0[30:0];

assign empty_28_fu_523_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out;

assign empty_28_fu_523_p1 = empty_28_fu_523_p0[30:0];

assign empty_29_fu_527_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out;

assign empty_29_fu_527_p1 = empty_29_fu_527_p0[30:0];

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_288_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_ap_start_reg;

assign lshr_ln84_1_fu_915_p4 = {{add_ln84_fu_909_p2[63:25]}};

assign lshr_ln84_2_fu_967_p4 = {{add_ln84_1_fu_961_p2[63:26]}};

assign lshr_ln84_3_fu_1006_p4 = {{add_ln84_2_fu_1001_p2[63:25]}};

assign lshr_ln84_5_fu_1153_p4 = {{add_ln84_4_fu_1147_p2[63:25]}};

assign lshr_ln84_6_fu_1187_p4 = {{add_ln84_5_fu_1181_p2[63:26]}};

assign lshr_ln84_7_fu_1221_p4 = {{add_ln84_6_fu_1215_p2[63:25]}};

assign lshr_ln84_8_fu_1261_p4 = {{add_ln84_7_fu_1255_p2[63:26]}};

assign mul_ln61_fu_383_p1 = 32'd38;

assign mul_ln62_fu_329_p0 = mul_ln62_fu_329_p00;

assign mul_ln62_fu_329_p00 = shl_ln62_fu_574_p2;

assign mul_ln62_fu_329_p1 = zext_ln30_1_reg_1598;

assign mul_ln63_fu_337_p0 = zext_ln63_1_fu_606_p1;

assign mul_ln63_fu_337_p1 = zext_ln63_fu_584_p1;

assign mul_ln66_fu_341_p0 = zext_ln63_1_fu_606_p1;

assign mul_ln66_fu_341_p1 = zext_ln30_1_reg_1598;

assign mul_ln67_fu_333_p0 = zext_ln67_fu_595_p1;

assign mul_ln67_fu_333_p1 = zext_ln63_fu_584_p1;

assign mul_ln68_fu_305_p0 = zext_ln68_1_fu_616_p1;

assign mul_ln68_fu_305_p1 = zext_ln68_2_fu_621_p1;

assign mul_ln70_fu_309_p0 = zext_ln70_fu_626_p1;

assign mul_ln70_fu_309_p1 = zext_ln68_2_fu_621_p1;

assign mul_ln71_fu_345_p0 = zext_ln67_fu_595_p1;

assign mul_ln71_fu_345_p1 = zext_ln30_1_reg_1598;

assign mul_ln72_fu_349_p0 = zext_ln61_1_fu_568_p1;

assign mul_ln72_fu_349_p1 = mul_ln72_fu_349_p10;

assign mul_ln72_fu_349_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out;

assign mul_ln74_fu_313_p0 = zext_ln70_fu_626_p1;

assign mul_ln74_fu_313_p1 = mul_ln74_fu_313_p10;

assign mul_ln74_fu_313_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out;

assign mul_ln75_1_fu_353_p0 = mul_ln75_1_fu_353_p00;

assign mul_ln75_1_fu_353_p00 = mul_ln75_reg_1670;

assign mul_ln75_1_fu_353_p1 = mul_ln75_1_fu_353_p10;

assign mul_ln75_1_fu_353_p10 = $unsigned(zext_ln68_fu_612_p0);

assign mul_ln75_fu_388_p1 = 32'd38;

assign mul_ln76_fu_357_p0 = zext_ln30_1_reg_1598;

assign mul_ln76_fu_357_p1 = zext_ln30_1_reg_1598;

assign mul_ln77_fu_317_p0 = zext_ln68_1_fu_616_p1;

assign mul_ln77_fu_317_p1 = mul_ln77_fu_317_p10;

assign mul_ln77_fu_317_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out;

assign mul_ln79_fu_361_p0 = mul_ln79_fu_361_p00;

assign mul_ln79_fu_361_p00 = shl_ln79_fu_660_p2;

assign mul_ln79_fu_361_p1 = zext_ln30_1_reg_1598;

assign mul_ln80_fu_365_p0 = mul_ln80_fu_365_p00;

assign mul_ln80_fu_365_p00 = shl_ln80_fu_670_p2;

assign mul_ln80_fu_365_p1 = zext_ln63_fu_584_p1;

assign mul_ln81_fu_369_p0 = zext_ln81_fu_680_p1;

assign mul_ln81_fu_369_p1 = zext_ln81_fu_680_p1;

assign mul_ln82_fu_373_p0 = zext_ln61_1_fu_568_p1;

assign mul_ln82_fu_373_p1 = mul_ln82_fu_373_p10;

assign mul_ln82_fu_373_p10 = $unsigned(zext_ln82_fu_685_p0);

assign mul_ln84_fu_393_p0 = mul_ln84_fu_393_p00;

assign mul_ln84_fu_393_p00 = trunc_ln84_12_reg_1807;

assign mul_ln84_fu_393_p1 = 44'd19;

assign out1_w_1_fu_1385_p2 = (zext_ln85_2_fu_1381_p1 + add_ln85_2_reg_1786);

assign out1_w_2_fu_1415_p2 = (zext_ln86_2_fu_1412_p1 + zext_ln86_1_fu_1408_p1);

assign out1_w_3_fu_1108_p2 = (add_ln87_fu_1102_p2 + trunc_ln63_1_reg_1751);

assign out1_w_4_fu_1119_p2 = (add_ln88_fu_1113_p2 + add_ln82_fu_1028_p2);

assign out1_w_5_fu_1305_p2 = (trunc_ln84_fu_1143_p1 + trunc_ln84_5_reg_1781);

assign out1_w_6_fu_1310_p2 = (trunc_ln84_8_fu_1171_p4 + trunc_ln84_1_fu_1167_p1);

assign out1_w_7_fu_1316_p2 = (trunc_ln84_s_fu_1205_p4 + trunc_ln84_6_fu_1201_p1);

assign out1_w_8_fu_1322_p2 = (trunc_ln84_9_fu_1251_p1 + trunc_ln84_7_fu_1241_p4);

assign out1_w_9_fu_1328_p2 = (trunc_ln84_11_fu_1279_p4 + trunc_ln84_10_fu_1275_p1);

assign out1_w_fu_1352_p2 = (trunc_ln84_13_fu_1348_p1 + add_ln84_10_reg_1700);

assign sext_ln22_fu_429_p1 = $signed(trunc_ln22_1_reg_1560);

assign sext_ln97_fu_1334_p1 = $signed(trunc_ln97_1_reg_1566);

assign shl_ln30_fu_454_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out;

assign shl_ln30_fu_454_p2 = shl_ln30_fu_454_p0 << 32'd1;

assign shl_ln62_fu_574_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out << 32'd1;

assign shl_ln63_fu_601_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out << 32'd1;

assign shl_ln67_fu_590_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out << 32'd1;

assign shl_ln6_fu_865_p3 = {{mul_ln68_reg_1690}, {1'd0}};

assign shl_ln79_fu_660_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out << 32'd1;

assign shl_ln7_fu_872_p3 = {{mul_ln70_reg_1695}, {1'd0}};

assign shl_ln80_fu_670_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out << 32'd2;

assign shl_ln8_fu_636_p3 = {{mul_ln74_fu_313_p2}, {1'd0}};

assign shl_ln9_fu_652_p3 = {{mul_ln77_fu_317_p2}, {1'd0}};

assign tmp_fu_1400_p3 = add_ln86_fu_1394_p2[32'd25];

assign tmp_s_fu_1367_p4 = {{add_ln85_fu_1361_p2[43:26]}};

assign trunc_ln1_fu_715_p3 = {{trunc_ln76_fu_711_p1}, {1'd0}};

assign trunc_ln3_fu_882_p3 = {{trunc_ln71_reg_1716}, {1'd0}};

assign trunc_ln63_1_fu_829_p1 = add_ln62_fu_823_p2[24:0];

assign trunc_ln63_fu_981_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out[24:0];

assign trunc_ln67_1_fu_813_p1 = add_ln66_fu_803_p2[25:0];

assign trunc_ln67_fu_809_p1 = mul_ln68_fu_305_p2[24:0];

assign trunc_ln68_fu_936_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out[25:0];

assign trunc_ln6_fu_929_p3 = {{trunc_ln67_reg_1736}, {1'd0}};

assign trunc_ln71_1_fu_783_p1 = add_ln71_1_fu_773_p2[24:0];

assign trunc_ln71_fu_779_p1 = mul_ln70_fu_309_p2[23:0];

assign trunc_ln72_fu_894_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out[24:0];

assign trunc_ln75_1_fu_707_p1 = add_ln74_fu_689_p2[25:0];

assign trunc_ln75_fu_695_p1 = mul_ln74_fu_313_p2[24:0];

assign trunc_ln76_fu_711_p1 = mul_ln77_fu_317_p2[24:0];

assign trunc_ln77_fu_723_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out[25:0];

assign trunc_ln81_1_fu_849_p1 = add_ln81_2_fu_839_p2[25:0];

assign trunc_ln81_fu_845_p1 = add_ln81_1_fu_833_p2[25:0];

assign trunc_ln82_fu_1024_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out[25:0];

assign trunc_ln84_10_fu_1275_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_out[24:0];

assign trunc_ln84_11_fu_1279_p4 = {{add_ln84_7_fu_1255_p2[50:26]}};

assign trunc_ln84_13_fu_1348_p1 = mul_ln84_fu_393_p2[25:0];

assign trunc_ln84_1_fu_1167_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1569_out[25:0];

assign trunc_ln84_2_fu_940_p4 = {{add_ln84_fu_909_p2[50:25]}};

assign trunc_ln84_3_fu_985_p4 = {{add_ln84_1_fu_961_p2[50:26]}};

assign trunc_ln84_4_fu_1032_p4 = {{add_ln84_2_fu_1001_p2[50:25]}};

assign trunc_ln84_6_fu_1201_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add1368_out[24:0];

assign trunc_ln84_7_fu_1241_p4 = {{add_ln84_6_fu_1215_p2[50:25]}};

assign trunc_ln84_8_fu_1171_p4 = {{add_ln84_4_fu_1147_p2[50:25]}};

assign trunc_ln84_9_fu_1251_p1 = arr_fu_1235_p2[25:0];

assign trunc_ln84_fu_1143_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_265_add17310_out[24:0];

assign trunc_ln84_s_fu_1205_p4 = {{add_ln84_5_fu_1181_p2[50:26]}};

assign trunc_ln_fu_699_p3 = {{trunc_ln75_fu_695_p1}, {1'd0}};

assign zext_ln27_fu_535_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out;

assign zext_ln27_fu_535_p1 = $unsigned(zext_ln27_fu_535_p0);

assign zext_ln30_1_fu_465_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out;

assign zext_ln30_fu_460_p1 = shl_ln30_fu_454_p2;

assign zext_ln31_1_fu_474_p1 = reg_398;

assign zext_ln31_fu_470_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out;

assign zext_ln31_fu_470_p1 = $unsigned(zext_ln31_fu_470_p0);

assign zext_ln42_fu_531_p1 = mul_ln27_reg_1591;

assign zext_ln59_fu_554_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out;

assign zext_ln61_1_fu_568_p1 = mul_ln61_reg_1664;

assign zext_ln61_fu_558_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out;

assign zext_ln61_fu_558_p1 = $unsigned(zext_ln61_fu_558_p0);

assign zext_ln63_1_fu_606_p1 = shl_ln63_fu_601_p2;

assign zext_ln63_fu_584_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out;

assign zext_ln65_fu_563_p1 = reg_398;

assign zext_ln67_fu_595_p1 = shl_ln67_fu_590_p2;

assign zext_ln68_1_fu_616_p1 = mul_ln61_reg_1664;

assign zext_ln68_2_fu_621_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out;

assign zext_ln68_2_fu_621_p1 = $unsigned(zext_ln68_2_fu_621_p0);

assign zext_ln68_fu_612_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out;

assign zext_ln70_fu_626_p1 = reg_398;

assign zext_ln81_fu_680_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out;

assign zext_ln82_fu_685_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out;

assign zext_ln84_1_fu_879_p1 = lshr_ln_reg_1706;

assign zext_ln84_2_fu_925_p1 = lshr_ln84_1_fu_915_p4;

assign zext_ln84_3_fu_977_p1 = lshr_ln84_2_fu_967_p4;

assign zext_ln84_4_fu_1016_p1 = lshr_ln84_3_fu_1006_p4;

assign zext_ln84_5_fu_1140_p1 = lshr_ln84_4_reg_1776;

assign zext_ln84_6_fu_1163_p1 = lshr_ln84_5_fu_1153_p4;

assign zext_ln84_7_fu_1197_p1 = lshr_ln84_6_fu_1187_p4;

assign zext_ln84_8_fu_1231_p1 = lshr_ln84_7_fu_1221_p4;

assign zext_ln84_9_fu_1271_p1 = lshr_ln84_8_fu_1261_p4;

assign zext_ln85_1_fu_1377_p1 = tmp_s_fu_1367_p4;

assign zext_ln85_2_fu_1381_p1 = tmp_s_fu_1367_p4;

assign zext_ln85_fu_1358_p1 = add_ln84_10_reg_1700;

assign zext_ln86_1_fu_1408_p1 = tmp_fu_1400_p3;

assign zext_ln86_2_fu_1412_p1 = add_ln86_1_reg_1792;

assign zext_ln86_fu_1391_p1 = add_ln85_2_reg_1786;

always @ (posedge ap_clk) begin
    zext_ln30_1_reg_1598[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln59_reg_1684[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
