Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto af5d77d6a4ee4abda255d2eb4fb8086e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 32 for port 'b' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:15]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 32 for port 'a' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:17]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:15]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:17]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:25]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 32 for port 'a' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:25]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu_dp.v" Line 1. Module CU_DP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v" Line 1. Module CU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v" Line 1. Module DP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cnt.v" Line 1. Module CNT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cmp.v" Line 1. Module CMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mul.v" Line 1. Module MUL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mux.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/reg.v" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mux.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cmp.v" Line 1. Module CMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.CU_DP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
