<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Concurrent computing | Genetic Logic Lab</title><link>/tag/concurrent-computing/</link><atom:link href="/tag/concurrent-computing/index.xml" rel="self" type="application/rss+xml"/><description>Concurrent computing</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Fri, 01 Mar 2002 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Concurrent computing</title><link>/tag/concurrent-computing/</link></image><item><title>Direct Synthesis of Timed Circuits from Free-Choice STGs</title><link>/publication/direct-synthesis-timed-sung-taejung-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sung-taejung-2002/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999-a/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999-a/</guid><description/></item><item><title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/poset-timing-its-myers-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/poset-timing-its-myers-1999/</guid><description/></item></channel></rss>