
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Jun 21 20:32:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: link_design -top Top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1665.566 ; gain = 0.000 ; free physical = 1173 ; free virtual = 7776
INFO: [Netlist 29-17] Analyzing 286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.srcs/constrs_1/imports/code/GameBasys3.xdc]
Finished Parsing XDC File [/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.srcs/constrs_1/imports/code/GameBasys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1847.203 ; gain = 0.000 ; free physical = 864 ; free virtual = 7495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1938.250 ; gain = 85.074 ; free physical = 820 ; free virtual = 7441

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 132b837bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.109 ; gain = 442.859 ; free physical = 281 ; free virtual = 6889

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 132b837bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 235 ; free virtual = 6451

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 132b837bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 235 ; free virtual = 6451
Phase 1 Initialization | Checksum: 132b837bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 235 ; free virtual = 6451

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 132b837bc

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 234 ; free virtual = 6450

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 132b837bc

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 233 ; free virtual = 6450
Phase 2 Timer Update And Timing Data Collection | Checksum: 132b837bc

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 233 ; free virtual = 6450

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25e617382

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 230 ; free virtual = 6450
Retarget | Checksum: 25e617382
INFO: [Opt 31-389] Phase Retarget created 20 cells and removed 62 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23e61a857

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 229 ; free virtual = 6449
Constant propagation | Checksum: 23e61a857
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 227 ; free virtual = 6449
Phase 5 Sweep | Checksum: 18e3b47d6

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2745.000 ; gain = 0.000 ; free physical = 225 ; free virtual = 6449
Sweep | Checksum: 18e3b47d6
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 1 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 18e3b47d6

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2777.016 ; gain = 32.016 ; free physical = 223 ; free virtual = 6449
BUFG optimization | Checksum: 18e3b47d6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18e3b47d6

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2777.016 ; gain = 32.016 ; free physical = 223 ; free virtual = 6449
Shift Register Optimization | Checksum: 18e3b47d6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 185ea6625

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2777.016 ; gain = 32.016 ; free physical = 221 ; free virtual = 6447
Post Processing Netlist | Checksum: 185ea6625
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1de1b3d9d

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2777.016 ; gain = 32.016 ; free physical = 213 ; free virtual = 6441

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.016 ; gain = 0.000 ; free physical = 212 ; free virtual = 6440
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1de1b3d9d

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2777.016 ; gain = 32.016 ; free physical = 212 ; free virtual = 6440
Phase 9 Finalization | Checksum: 1de1b3d9d

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2777.016 ; gain = 32.016 ; free physical = 212 ; free virtual = 6440
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              20  |              62  |                                              0  |
|  Constant propagation         |               0  |              24  |                                              0  |
|  Sweep                        |               6  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1de1b3d9d

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2777.016 ; gain = 32.016 ; free physical = 212 ; free virtual = 6440

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 42
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 16b7d7a0b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 177 ; free virtual = 5945
Ending Power Optimization Task | Checksum: 16b7d7a0b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.000 ; gain = 255.984 ; free physical = 171 ; free virtual = 5946

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 224b83a3e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 260 ; free virtual = 5675
Ending Final Cleanup Task | Checksum: 224b83a3e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 259 ; free virtual = 5674

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 258 ; free virtual = 5673
Ending Netlist Obfuscation Task | Checksum: 224b83a3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 256 ; free virtual = 5671
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 1179.824 ; free physical = 256 ; free virtual = 5671
INFO: [Vivado 12-24828] Executing command : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 235 ; free virtual = 5434
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 235 ; free virtual = 5434
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 235 ; free virtual = 5434
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 227 ; free virtual = 5418
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 227 ; free virtual = 5418
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 222 ; free virtual = 5413
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 220 ; free virtual = 5411
INFO: [Common 17-1381] The checkpoint '/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 181 ; free virtual = 5233
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14f17f729

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 181 ; free virtual = 5233
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 181 ; free virtual = 5233

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 28016e081

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 228 ; free virtual = 5242

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a5c04387

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 329 ; free virtual = 5263

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a5c04387

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 326 ; free virtual = 5260
Phase 1 Placer Initialization | Checksum: 2a5c04387

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 323 ; free virtual = 5255

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b56a5004

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 314 ; free virtual = 5250

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 357fe93e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 335 ; free virtual = 5273

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 357fe93e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 335 ; free virtual = 5273

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 298f30e4e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 927 ; free virtual = 5934

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 298f30e4e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 941 ; free virtual = 5949

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 56 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 0 LUT, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 926 ; free virtual = 5935

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 252ba325d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 912 ; free virtual = 5920
Phase 2.5 Global Place Phase2 | Checksum: 219b6bc96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 904 ; free virtual = 5917
Phase 2 Global Placement | Checksum: 219b6bc96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 904 ; free virtual = 5917

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28ca31a68

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 882 ; free virtual = 5896

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24d5d34e7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 908 ; free virtual = 5923

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 252dc67d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 901 ; free virtual = 5916

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24892a511

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 899 ; free virtual = 5915

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 305a15fbb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 786 ; free virtual = 5787

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 324ae862a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 712 ; free virtual = 5713

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 366a58c2e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 755 ; free virtual = 5756
Phase 3 Detail Placement | Checksum: 366a58c2e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 749 ; free virtual = 5749

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26a674e3f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.929 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a8fb24f6

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 771 ; free virtual = 5774
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 298e9a0d8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 770 ; free virtual = 5773
Phase 4.1.1.1 BUFG Insertion | Checksum: 26a674e3f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 768 ; free virtual = 5770

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.929. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29327ab65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 757 ; free virtual = 5760

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 757 ; free virtual = 5760
Phase 4.1 Post Commit Optimization | Checksum: 29327ab65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 757 ; free virtual = 5760

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29327ab65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 753 ; free virtual = 5756

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29327ab65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 753 ; free virtual = 5755
Phase 4.3 Placer Reporting | Checksum: 29327ab65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 752 ; free virtual = 5755

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 752 ; free virtual = 5755

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 752 ; free virtual = 5755
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27df23a38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 750 ; free virtual = 5753
Ending Placer Task | Checksum: 1ae13ec96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 745 ; free virtual = 5748
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 740 ; free virtual = 5743
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 724 ; free virtual = 5737
INFO: [Vivado 12-24828] Executing command : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 712 ; free virtual = 5771
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 719 ; free virtual = 5781
Wrote PlaceDB: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 689 ; free virtual = 5757
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 689 ; free virtual = 5757
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 681 ; free virtual = 5757
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 681 ; free virtual = 5757
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 680 ; free virtual = 5757
Write Physdb Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 680 ; free virtual = 5757
INFO: [Common 17-1381] The checkpoint '/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 668 ; free virtual = 5733
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.929 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 661 ; free virtual = 5726
Wrote PlaceDB: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 650 ; free virtual = 5717
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 650 ; free virtual = 5717
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 650 ; free virtual = 5717
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 649 ; free virtual = 5716
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 649 ; free virtual = 5716
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 651 ; free virtual = 5718
INFO: [Common 17-1381] The checkpoint '/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f68b1007 ConstDB: 0 ShapeSum: 17078038 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 842f40bd | NumContArr: a41be516 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ad9d1b0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 228 ; free virtual = 5288

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ad9d1b0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 228 ; free virtual = 5288

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ad9d1b0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 228 ; free virtual = 5288
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16781de16

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 211 ; free virtual = 5272
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.933  | TNS=0.000  | WHS=-0.188 | THS=-21.852|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 20cd0b1c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 205 ; free virtual = 5265

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1628
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1628
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20cd0b1c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 206 ; free virtual = 5267

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 20cd0b1c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 206 ; free virtual = 5267

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 204094ecd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 196 ; free virtual = 5257
Phase 4 Initial Routing | Checksum: 204094ecd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 196 ; free virtual = 5257

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.792  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2cc49d49f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 187 ; free virtual = 5248

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.792  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 31c6fa99b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 182 ; free virtual = 5243
Phase 5 Rip-up And Reroute | Checksum: 31c6fa99b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5242

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2de35a77f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.872  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2de35a77f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5242

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2de35a77f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5242
Phase 6 Delay and Skew Optimization | Checksum: 2de35a77f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5242

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.872  | TNS=0.000  | WHS=0.080  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 31f27689b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5242
Phase 7 Post Hold Fix | Checksum: 31f27689b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5242

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.270669 %
  Global Horizontal Routing Utilization  = 0.345003 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 31f27689b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5242

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 31f27689b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 180 ; free virtual = 5241

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3600b5e0f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 179 ; free virtual = 5241

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 3600b5e0f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 197 ; free virtual = 5258

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.872  | TNS=0.000  | WHS=0.080  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 3600b5e0f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 197 ; free virtual = 5258
Total Elapsed time in route_design: 22.16 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: e4c3e5ee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 197 ; free virtual = 5258
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e4c3e5ee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 197 ; free virtual = 5258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3033.000 ; gain = 0.000 ; free physical = 201 ; free virtual = 5262
INFO: [Vivado 12-24828] Executing command : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 3113.645 ; gain = 80.645 ; free physical = 224 ; free virtual = 5175
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.645 ; gain = 0.000 ; free physical = 224 ; free virtual = 5175
Wrote PlaceDB: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3113.645 ; gain = 0.000 ; free physical = 191 ; free virtual = 5146
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.645 ; gain = 0.000 ; free physical = 191 ; free virtual = 5146
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3113.645 ; gain = 0.000 ; free physical = 188 ; free virtual = 5143
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.645 ; gain = 0.000 ; free physical = 188 ; free virtual = 5144
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.645 ; gain = 0.000 ; free physical = 187 ; free virtual = 5143
Write Physdb Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3113.645 ; gain = 0.000 ; free physical = 187 ; free virtual = 5143
INFO: [Common 17-1381] The checkpoint '/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_routed.dcp' has been generated.
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11268608 bits.
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3354.504 ; gain = 240.859 ; free physical = 283 ; free virtual = 5200
INFO: [Common 17-206] Exiting Vivado at Sat Jun 21 20:33:40 2025...
