
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Thu Jan 19 11:50:02 2023
Host:		aed (x86_64 w/Linux 3.10.0-1160.53.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz 8192KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	18.1	Denied
		invsb	Innovus Implementation System Basic	18.1	checkout succeeded
		4 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_tech.lef entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_multibitsDFF.lef entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_mmmc_file entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/uart_top.view
<CMD> set init_oa_search_lib {}
<CMD> set init_original_verilog_files entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/uart_top_2.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/uart_top_2.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 31
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
**ERROR: (IMPSYT-6284):	Failed to open file entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/uart_top.view for read.
**ERROR: (IMPSYT-16038):	The specified file 'entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_tech.lef' could not be found. Check your file system, correct the file name.
**ERROR: (IMPSYT-16038):	The specified file 'entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_multibitsDFF.lef' could not be found. Check your file system, correct the file name.
**ERROR: (IMPSYT-16038):	The specified file 'entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_macro.lef' could not be found. Check your file system, correct the file name.
**ERROR: **ERROR: (IMPIMEX-7327):	The file 'entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_tech.lef entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_multibitsDFF.lef entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/lef/gsclib045_macro.lef' from the init_lef_file variable does not exist or does not have read permissions, so it can't be loaded. If the missing file has LEF data needed by the netlist, a fatal error may occur later when reading the netlist. You should correct the filename to avoid this warning message. 
Note, the setImportMode -treatUndefinedCellAsBbox option controls if an undefined modules is treated as a black-boxes, and setCheckMode -tapeOut controls if an undefined module (not converted to a blackbox) is treated as a fatal error or empty module when reading the netlist.

<CMD> set init_lef_file {../input/libs/gsclib045/lef/gsclib045_tech.lef ../input/libs/gsclib045/lef/gsclib045_multibitsDFF.lef ../input/libs/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_verilog ../input/uart_top_2.v
<CMD> set init_mmmc_file ../input/uart_top.view
<CMD> init_design
#% Begin Load MMMC data ... (date=01/19 11:52:27, mem=493.3M)
#% End Load MMMC data ... (date=01/19 11:52:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=493.4M, current mem=493.4M)
rc_fast rc_slow

Loading LEF file ../input/libs/gsclib045/lef/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file ../input/libs/gsclib045/lef/gsclib045_multibitsDFF.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ../input/libs/gsclib045/lef/gsclib045_macro.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Jan 19 11:52:28 2023
viaInitial ends at Thu Jan 19 11:52:28 2023
Loading view definition file from ../input/uart_top.view
Reading lib_slow timing library '/home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading lib_slow timing library '/home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'slow_vdd1v0' 
Reading lib_fast timing library '/home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 489 cells in library 'fast_vdd1v0' 
Reading lib_fast timing library '/home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/fast_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/input/libs/gsclib045/timing/fast_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'fast_vdd1v0' 
Starting consistency checks on late and early library sets of delay corner 'dc_slow'
late library set: lib_slow
early library set: lib_fast
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'dc_fast'
late library set: lib_slow
early library set: lib_fast
Completed consistency checks. Status: Successful
*** End library_loading (cpu=0.01min, real=0.02min, mem=14.1M, fe_cpu=0.61min, fe_real=2.45min, fe_mem=620.5M) ***
#% Begin Load netlist data ... (date=01/19 11:52:29, mem=513.0M)
*** Begin netlist parsing (mem=620.5M) ***
Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Created 505 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../input/uart_top_2.v'

*** Memory Usage v#1 (Current mem = 620.508M, initial mem = 251.484M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=620.5M) ***
#% End Load netlist data ... (date=01/19 11:52:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=522.7M, current mem=522.7M)
Top level cell is uart_top.
Starting consistency checks on late and early library sets of delay corner 'dc_slow'
late library set: lib_slow
early library set: lib_fast
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'dc_fast'
late library set: lib_slow
early library set: lib_fast
Completed consistency checks. Status: Successful
Hooked 1010 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell uart_top ...
*** Netlist is unique.
** info: there are 1107 modules.
** info: there are 764 stdCell insts.

*** Memory Usage v#1 (Current mem = 658.930M, initial mem = 251.484M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
../input/libs/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:04.1 real: 0:00:05.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_slow
    RC-Corner Name        : rc_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../input/libs/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: view_fast
    RC-Corner Name        : rc_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../input/libs/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../input/uart_top_2.sdc' ...
Current (total cpu=0:00:41.0, real=0:02:32, peak res=733.4M, current mem=731.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../input/uart_top_2.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../input/uart_top_2.sdc, Line 10).

uart_top
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Reading of timing constraints file ../input/uart_top_2.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=770.6M, current mem=770.6M)
Current (total cpu=0:00:41.1, real=0:02:32, peak res=770.6M, current mem=770.6M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> defIn ../input/uart_top_2_scanDEF.scandef
Reading DEF file '../input/uart_top_2_scanDEF.scandef', current time is Thu Jan 19 11:55:00 2023 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '../input/uart_top_2_scanDEF.scandef' is parsed, current time is Thu Jan 19 11:55:00 2023.
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1.0 0.4 5 5 5 5
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1.0 bottom 1.0 left 1.0 right 1.0} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 0.8 bottom 0.8 left 0.8 right 0.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal7 -direction horizontal -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from bottom -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 60 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       12       |        0       |
|  Via3  |       12       |        0       |
|  Via4  |       12       |        0       |
|  Via5  |       12       |        0       |
|  Via6  |       12       |        0       |
| Metal7 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal7 -direction horizontal -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from bottom -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.20, 20.63) (88.40, 20.63) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.20, 43.56) (88.40, 43.56) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.20, 66.49) (88.40, 66.49) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.40, 22.43) (90.20, 22.43) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.40, 45.36) (90.20, 45.36) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.40, 68.29) (90.20, 68.29) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal8 -direction vertical -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 102 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       12       |        0       |
|  Via2  |       12       |        0       |
|  Via3  |       12       |        0       |
|  Via4  |       12       |        0       |
|  Via5  |       12       |        0       |
|  Via6  |       12       |        0       |
|  Via7  |       30       |        0       |
| Metal8 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal8 -direction vertical -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (20.50, 3.33) (20.50, 85.59) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (44.90, 3.33) (44.90, 85.59) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.30, 3.33) (69.30, 85.59) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (22.30, 1.53) (22.30, 87.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (46.70, 1.53) (46.70, 87.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (71.10, 1.53) (71.10, 87.39) because same wire already exists.
Stripe generation is complete.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top Metal8 bottom Metal8 left Metal7 right Metal7} -width {top 1.0 bottom 1.0 left 1.0 right 1.0} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 0.8 bottom 0.8 left 0.8 right 0.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (3.20, 69.04) (4.20, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (3.20, 46.11) (4.20, 67.54)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (3.20, 23.18) (4.20, 44.61)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (3.20, 3.33) (4.20, 21.68)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (87.40, 69.04) (88.40, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (87.40, 46.11) (88.40, 67.54)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (87.40, 23.18) (88.40, 44.61)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (87.40, 3.33) (88.40, 21.68)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (71.85, 3.33) (88.40, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (47.45, 3.33) (70.35, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (23.05, 3.33) (45.95, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (3.20, 3.33) (21.55, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (71.85, 84.59) (88.40, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (47.45, 84.59) (70.35, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (23.05, 84.59) (45.95, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (3.20, 84.59) (21.55, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (1.40, 1.53) (2.40, 87.39)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal2 at (89.20, 1.53) (90.20, 87.39)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (1.40, 1.53) (90.20, 2.53)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal1 at (1.40, 86.39) (90.20, 87.39)
addRing created 20 wires.
ViaGen created 48 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |        8       |        0       |
|  Via3  |        8       |        0       |
|  Via4  |        8       |        0       |
|  Via5  |        8       |        0       |
|  Via6  |        8       |        0       |
| Metal7 |       10       |       NA       |
|  Via7  |        8       |        0       |
| Metal8 |       10       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top Metal7 bottom Metal7 left Metal8 right Metal8} -width {top 1.0 bottom 1.0 left 1.0 right 1.0} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 0.8 bottom 0.8 left 0.8 right 0.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (3.20, 3.33) (4.20, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal7 at (3.20, 3.33) (4.20, 21.68)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal7 at (3.20, 23.18) (4.20, 44.61)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal7 at (3.20, 46.11) (4.20, 67.54)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal7 at (3.20, 69.04) (4.20, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (87.40, 3.33) (88.40, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal7 at (87.40, 3.33) (88.40, 21.68)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal7 at (87.40, 23.18) (88.40, 44.61)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal7 at (87.40, 46.11) (88.40, 67.54)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal7 at (87.40, 69.04) (88.40, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal1 at (3.20, 3.33) (88.40, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal8 at (3.20, 3.33) (21.55, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal8 at (23.05, 3.33) (45.95, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal8 at (47.45, 3.33) (70.35, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal8 at (71.85, 3.33) (88.40, 4.33)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal1 at (3.20, 84.59) (88.40, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal8 at (3.20, 84.59) (21.55, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal8 at (23.05, 84.59) (45.95, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal8 at (47.45, 84.59) (70.35, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal7 & Metal8 at (71.85, 84.59) (88.40, 85.59)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addRing created 8 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal7 |        4       |       NA       |
|  Via7  |       12       |        0       |
| Metal8 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> gui_select -rect {117.303 35.875 70.336 4.083}
<CMD> deselectAll
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top Metal7 bottom Metal7 left Metal8 right Metal8} -width {top 1.0 bottom 1.0 left 1.0 right 1.0} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 0.8 bottom 0.8 left 0.8 right 0.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
<CMD> setLayerPreference pwrdm -isVisible 0
<CMD> setLayerPreference pwrdm -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> zoomBox 19.293 42.351 -78.520 45.231
<CMD> pan 54.660 91.465
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> gui_select -rect {57.172 47.099 27.712 34.398}
<CMD> gui_select -rect {-2.061 89.364 96.314 -2.454}
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> deselectAll
<CMD> setEditMode -via_auto_snap 0
<CMD> setEditMode -via_auto_snap 1
<CMD> setEditMode -snap_objects_to_track patch
<CMD> setEditMode -snap_objects_to_track {patch regular}
<CMD> editChangeLayer
<CMD> setEditMode -layer_horizontal Metal1
<CMD> setEditMode -layer_vertical Metal1
<CMD> gui_select -rect {-1.436 89.780 107.662 4.001}
<CMD> deselectAll
<CMD> gui_select -rect {100.166 87.177 -6.537 -7.450}
<CMD> deleteSelectedFromFPlan
<CMD> gui_select -rect {104.401 97.058 -164.026 -41.344}
<CMD> deleteSelectedFromFPlan
<CMD> deselectAll
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top Metal7 bottom Metal7 left Metal8 right Metal8} -width {top 1.0 bottom 1.0 left 1.0 right 1.0} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 0.8 bottom 0.8 left 0.8 right 0.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (3.20, 3.33) (4.20, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (87.40, 3.33) (88.40, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (1.40, 1.53) (2.40, 87.39)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (89.20, 1.53) (90.20, 87.39)
addRing created 8 wires.
ViaGen created 48 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |        8       |        0       |
|  Via3  |        8       |        0       |
|  Via4  |        8       |        0       |
|  Via5  |        8       |        0       |
|  Via6  |        8       |        0       |
| Metal7 |        4       |       NA       |
|  Via7  |        8       |        0       |
| Metal8 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top Metal7 bottom Metal7 left Metal8 right Metal8} -width {top 1.0 bottom 1.0 left 1.0 right 1.0} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 0.8 bottom 0.8 left 0.8 right 0.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal7 -direction horizontal -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from bottom -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 72 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       12       |        0       |
|  Via3  |       12       |        0       |
|  Via4  |       12       |        0       |
|  Via5  |       12       |        0       |
|  Via6  |       12       |        0       |
| Metal7 |        6       |       NA       |
|  Via7  |       12       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal7 -direction horizontal -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from bottom -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.20, 20.63) (88.40, 20.63) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.20, 43.56) (88.40, 43.56) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.20, 66.49) (88.40, 66.49) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.40, 22.43) (90.20, 22.43) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.40, 45.36) (90.20, 45.36) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.40, 68.29) (90.20, 68.29) because same wire already exists.
Stripe generation is complete.
<CMD> zoomSelected
<CMD> gui_select -rect {-0.835 89.956 119.477 -25.601}
<CMD> deleteSelectedFromFPlan
<CMD> deselectAll
<CMD> zoomBox 25.245 56.672 73.225 46.154
<CMD> pan -13.861 14.793
<CMD> pan -120.305 96.155
<CMD> zoomBox -84.803 56.549 -138.025 63.108
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top Metal7 bottom Metal7 left Metal8 right Metal8} -width {top 1.0 bottom 1.0 left 1.0 right 1.0} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 0.8 bottom 0.8 left 0.8 right 0.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (3.20, 3.33) (4.20, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (87.40, 3.33) (88.40, 85.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (1.40, 1.53) (2.40, 87.39)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal8 & Metal2 at (89.20, 1.53) (90.20, 87.39)
addRing created 8 wires.
ViaGen created 48 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |        8       |        0       |
|  Via3  |        8       |        0       |
|  Via4  |        8       |        0       |
|  Via5  |        8       |        0       |
|  Via6  |        8       |        0       |
| Metal7 |        4       |       NA       |
|  Via7  |        8       |        0       |
| Metal8 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal7 -direction horizontal -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from bottom -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 72 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via2  |       12       |        0       |
|  Via3  |       12       |        0       |
|  Via4  |       12       |        0       |
|  Via5  |       12       |        0       |
|  Via6  |       12       |        0       |
| Metal7 |        6       |       NA       |
|  Via7  |       12       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal8 -direction vertical -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 30 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via7  |       30       |        0       |
| Metal8 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD GND} -layer Metal8 -direction vertical -width 1.0 -spacing 0.8 -number_of_sets 3 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (20.50, 3.33) (20.50, 85.59) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (44.90, 3.33) (44.90, 85.59) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.30, 3.33) (69.30, 85.59) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (22.30, 1.53) (22.30, 87.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (46.70, 1.53) (46.70, 87.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (71.10, 1.53) (71.10, 87.39) because same wire already exists.
Stripe generation is complete.
<CMD> zoomBox -31.030 74.884 -66.370 73.293
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 5.0 -pin {clk_a clk_b reset_a reset_b rx_data_rd_enable_in_a rx_data_rd_enable_in_b rx_full_a rx_full_b}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.4 real = 0:00:00.0, mem = 985.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use CLOCK -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -layer 1 -pin {clk_b clk_a}
Updated attributes of 2 pin(s) of partition uart_top
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 986.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 5 -pin {{rx_parallel_data_out_a[0]} {rx_parallel_data_out_a[1]} {rx_parallel_data_out_a[2]} {rx_parallel_data_out_a[3]} {rx_parallel_data_out_a[4]} {rx_parallel_data_out_a[5]} {rx_parallel_data_out_a[6]} {rx_parallel_data_out_a[7]} {rx_parallel_data_out_b[0]} {rx_parallel_data_out_b[1]} {rx_parallel_data_out_b[2]} {rx_parallel_data_out_b[3]} {rx_parallel_data_out_b[4]} {rx_parallel_data_out_b[5]} {rx_parallel_data_out_b[6]} {rx_parallel_data_out_b[7]}}
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 986.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 5 -pin {rx_parity_error_a rx_parity_error_b rx_stop_bit_error_a rx_stop_bit_error_b scan_in_a scan_in_b scan_out_a scan_out_b SE tx_busy_out_a tx_busy_out_b tx_data_wr_enable_in_a tx_data_wr_enable_in_b}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 986.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 5 -pin {{tx_parallel_data_in_a[0]} {tx_parallel_data_in_a[1]} {tx_parallel_data_in_a[2]} {tx_parallel_data_in_a[3]} {tx_parallel_data_in_a[4]} {tx_parallel_data_in_a[5]} {tx_parallel_data_in_a[6]} {tx_parallel_data_in_a[7]} {tx_parallel_data_in_b[0]} {tx_parallel_data_in_b[1]} {tx_parallel_data_in_b[2]} {tx_parallel_data_in_b[3]} {tx_parallel_data_in_b[4]} {tx_parallel_data_in_b[5]} {tx_parallel_data_in_b[6]} {tx_parallel_data_in_b[7]}}
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 986.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> fit
<CMD> saveDesign uart_top_prePlacement
#% Begin save design ... (date=01/19 12:24:25, mem=894.0M)
% Begin Save ccopt configuration ... (date=01/19 12:24:25, mem=894.0M)
% End Save ccopt configuration ... (date=01/19 12:24:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=894.8M, current mem=894.8M)
% Begin Save netlist data ... (date=01/19 12:24:25, mem=894.8M)
Writing Binary DB to uart_top_prePlacement.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:24:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.0M, current mem=897.0M)
Saving congestion map file uart_top_prePlacement.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:24:25, mem=897.0M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:24:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.0M, current mem=897.0M)
Saving preference file uart_top_prePlacement.dat/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:24:28, mem=898.8M)
% Begin Save ccopt configuration ... (date=01/19 12:24:28, mem=898.8M)
% End Save ccopt configuration ... (date=01/19 12:24:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.8M, current mem=898.8M)
% Begin Save netlist data ... (date=01/19 12:24:28, mem=898.8M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:24:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:24:28, mem=902.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:24:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:24:30, mem=902.8M)
% Begin Save ccopt configuration ... (date=01/19 12:24:30, mem=902.8M)
% End Save ccopt configuration ... (date=01/19 12:24:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
% Begin Save netlist data ... (date=01/19 12:24:30, mem=902.8M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:24:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:24:30, mem=902.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:24:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:24:31, mem=902.8M)
% Begin Save ccopt configuration ... (date=01/19 12:24:31, mem=902.8M)
% End Save ccopt configuration ... (date=01/19 12:24:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
% Begin Save netlist data ... (date=01/19 12:24:31, mem=902.8M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:24:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:24:31, mem=902.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:24:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Design::saveDesign:apply saveDesign' with error message: 'invalid command name "::ETS::save_globals"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:24:32, mem=902.8M)
% Begin Save ccopt configuration ... (date=01/19 12:24:32, mem=902.8M)
% End Save ccopt configuration ... (date=01/19 12:24:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
% Begin Save netlist data ... (date=01/19 12:24:32, mem=902.8M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:24:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:24:32, mem=902.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:24:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:25:24, mem=904.6M)
% Begin Save ccopt configuration ... (date=01/19 12:25:24, mem=904.6M)
% End Save ccopt configuration ... (date=01/19 12:25:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.6M, current mem=904.6M)
% Begin Save netlist data ... (date=01/19 12:25:24, mem=904.6M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:25:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.6M, current mem=904.6M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:25:24, mem=904.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:25:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.6M, current mem=904.6M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Design::saveDesign:apply saveDesign' with error message: 'invalid command name "::ETS::save_globals"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:25:25, mem=904.6M)
% Begin Save ccopt configuration ... (date=01/19 12:25:25, mem=904.6M)
% End Save ccopt configuration ... (date=01/19 12:25:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.6M, current mem=904.6M)
% Begin Save netlist data ... (date=01/19 12:25:25, mem=904.6M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:25:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.6M, current mem=904.6M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:25:25, mem=904.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:25:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.6M, current mem=904.6M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:25:28, mem=904.7M)
% Begin Save ccopt configuration ... (date=01/19 12:25:28, mem=904.7M)
% End Save ccopt configuration ... (date=01/19 12:25:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.7M, current mem=904.7M)
% Begin Save netlist data ... (date=01/19 12:25:28, mem=904.7M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:25:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.7M, current mem=904.7M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:25:28, mem=904.7M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:25:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=904.7M, current mem=904.7M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:19, mem=906.1M)
% Begin Save ccopt configuration ... (date=01/19 12:26:19, mem=906.1M)
% End Save ccopt configuration ... (date=01/19 12:26:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.1M, current mem=906.1M)
% Begin Save netlist data ... (date=01/19 12:26:19, mem=906.1M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.2M, current mem=906.2M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:19, mem=906.2M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.2M, current mem=906.2M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:20, mem=906.2M)
% Begin Save ccopt configuration ... (date=01/19 12:26:20, mem=906.2M)
% End Save ccopt configuration ... (date=01/19 12:26:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.2M, current mem=906.2M)
% Begin Save netlist data ... (date=01/19 12:26:20, mem=906.2M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:20, mem=906.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Design::saveDesign:apply saveDesign' with error message: 'invalid command name "::ETS::save_globals"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:21, mem=906.3M)
% Begin Save ccopt configuration ... (date=01/19 12:26:21, mem=906.3M)
% End Save ccopt configuration ... (date=01/19 12:26:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
% Begin Save netlist data ... (date=01/19 12:26:21, mem=906.3M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:21, mem=906.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:25, mem=906.3M)
% Begin Save ccopt configuration ... (date=01/19 12:26:25, mem=906.3M)
% End Save ccopt configuration ... (date=01/19 12:26:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
% Begin Save netlist data ... (date=01/19 12:26:25, mem=906.3M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:25, mem=906.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:26, mem=906.3M)
% Begin Save ccopt configuration ... (date=01/19 12:26:26, mem=906.3M)
% End Save ccopt configuration ... (date=01/19 12:26:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
% Begin Save netlist data ... (date=01/19 12:26:26, mem=906.3M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:26, mem=906.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:35, mem=906.3M)
% Begin Save ccopt configuration ... (date=01/19 12:26:35, mem=906.3M)
% End Save ccopt configuration ... (date=01/19 12:26:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
% Begin Save netlist data ... (date=01/19 12:26:35, mem=906.3M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:35, mem=906.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:51, mem=906.9M)
% Begin Save ccopt configuration ... (date=01/19 12:26:51, mem=906.9M)
% End Save ccopt configuration ... (date=01/19 12:26:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
% Begin Save netlist data ... (date=01/19 12:26:51, mem=906.9M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:51, mem=906.9M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:52, mem=906.9M)
% Begin Save ccopt configuration ... (date=01/19 12:26:52, mem=906.9M)
% End Save ccopt configuration ... (date=01/19 12:26:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
% Begin Save netlist data ... (date=01/19 12:26:52, mem=906.9M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:52, mem=906.9M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:26:52, mem=906.9M)
% Begin Save ccopt configuration ... (date=01/19 12:26:52, mem=906.9M)
% End Save ccopt configuration ... (date=01/19 12:26:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
% Begin Save netlist data ... (date=01/19 12:26:52, mem=906.9M)
Writing Binary DB to uart_top_prePlacement.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:26:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
Saving congestion map file uart_top_prePlacement.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:26:52, mem=906.9M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:26:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
Saving preference file uart_top_prePlacement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> saveDesign uart_top_prePlacement
% Begin save design ... (date=01/19 12:27:49, mem=909.1M)
% Begin Save ccopt configuration ... (date=01/19 12:27:49, mem=909.1M)
% End Save ccopt configuration ... (date=01/19 12:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.1M, current mem=909.1M)
% Begin Save netlist data ... (date=01/19 12:27:49, mem=909.1M)
Writing Binary DB to uart_top_prePlacement.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 12:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.1M, current mem=909.1M)
Saving congestion map file uart_top_prePlacement.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 12:27:49, mem=909.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 12:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.1M, current mem=909.1M)
Saving preference file uart_top_prePlacement.dat/gui.pref.tcl ...
Saving mode setting ...
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 164 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1202.14 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 26 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.5978 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1211.68)
Total number of fetched objects 797
End delay calculation. (MEM=1255.35 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1243.81 CPU=0:00:00.2 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=1229.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.0 mem=1229.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.1 mem=1229.7M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 164 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
#std cell=738 (0 fixed + 738 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=795 #term=2809 #term/net=3.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=51
stdCell: 738 single + 0 double + 0 multi
Total standard cell length = 1.3800 (mm), area = 0.0024 (mm^2)
Estimated cell power/ground rail width = 0.213 um
Average module density = 0.371.
Density for the design = 0.371.
       = stdcell_area 6900 sites (2360 um^2) / alloc_area 18610 sites (6365 um^2).
Pin Density = 0.1497.
            = total # of pins 2809 / total area 18768.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.949e+03 (2.67e+03 2.28e+03)
              Est.  stn bbox = 5.641e+03 (2.87e+03 2.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1134.6M
Iteration  2: Total net bbox = 4.949e+03 (2.67e+03 2.28e+03)
              Est.  stn bbox = 5.641e+03 (2.87e+03 2.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1135.6M
Iteration  3: Total net bbox = 3.937e+03 (2.05e+03 1.89e+03)
              Est.  stn bbox = 5.295e+03 (2.71e+03 2.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.6M
Active setup views:
    view_slow
Iteration  4: Total net bbox = 3.862e+03 (2.07e+03 1.79e+03)
              Est.  stn bbox = 5.258e+03 (2.76e+03 2.50e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1151.6M
Iteration  5: Total net bbox = 4.054e+03 (2.15e+03 1.91e+03)
              Est.  stn bbox = 5.510e+03 (2.88e+03 2.63e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1151.6M
Iteration  6: Total net bbox = 5.329e+03 (2.54e+03 2.79e+03)
              Est.  stn bbox = 6.932e+03 (3.28e+03 3.65e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1151.6M
Iteration  7: Total net bbox = 5.663e+03 (2.82e+03 2.85e+03)
              Est.  stn bbox = 7.267e+03 (3.56e+03 3.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.6M
Iteration  8: Total net bbox = 5.663e+03 (2.82e+03 2.85e+03)
              Est.  stn bbox = 7.267e+03 (3.56e+03 3.71e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1171.7M
Iteration  9: Total net bbox = 6.906e+03 (3.43e+03 3.47e+03)
              Est.  stn bbox = 8.614e+03 (4.24e+03 4.38e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1168.7M
Iteration 10: Total net bbox = 7.095e+03 (3.57e+03 3.52e+03)
              Est.  stn bbox = 8.803e+03 (4.38e+03 4.43e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1168.7M
Iteration 11: Total net bbox = 7.095e+03 (3.57e+03 3.52e+03)
              Est.  stn bbox = 8.803e+03 (4.38e+03 4.43e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1168.7M
*** cost = 7.095e+03 (3.57e+03 3.52e+03) (cpu for global=0:00:01.1) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
net ignore based on current view = 0
Solver runtime cpu: 0:00:00.8 real: 0:00:00.8
Core Placement runtime cpu: 0:00:00.9 real: 0:00:02.0
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 164 scan bits).
*** Scan Skip Mode Summary:
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 164 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
INFO: running scan reGrouping ...
Regrouping fail in 0 partitions (total 2 partitions).
ReGrouping: total 2 chains and success 2 chains
INFO: finish scan reGrouping 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 164 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
Successfully reordered 2 scan chains.
Initial total scan wire length:     2719.801 (floating:     2641.447)
Final   total scan wire length:     1500.075 (floating:     1421.721)
Improvement:     1219.726   percent 44.85 (floating improvement:     1219.726   percent 46.18)
*** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1360.7M) ***
Total net length = 7.805e+03 (3.848e+03 3.957e+03) (ext = 2.389e+03)
*** Starting refinePlace (0:05:00 mem=1360.7M) ***
Total net bbox length = 7.873e+03 (3.978e+03 3.895e+03) (ext = 9.259e+02)
Move report: Detail placement moves 738 insts, mean move: 0.64 um, max move: 6.47 um
	Max move on inst (ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g761__6877): (11.04, 69.11) --> (16.80, 68.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1360.7MB
Summary Report:
Instances move: 738 (out of 738 movable)
Instances flipped: 0
Mean displacement: 0.64 um
Max displacement: 6.47 um (Instance: ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g761__6877) (11.037, 69.106) -> (16.8, 68.4)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
Total net bbox length = 7.874e+03 (3.975e+03 3.899e+03) (ext = 9.233e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1360.7MB
*** Finished refinePlace (0:05:00 mem=1360.7M) ***
*** End of Placement (cpu=0:00:02.5, real=0:00:04.0, mem=1360.7M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
Density distribution unevenness ratio = 11.616%
*** Free Virtual Timing Model ...(mem=1360.7M)

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 324 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=324 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=797  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 797 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 797 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.000008e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1346.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 2975
[NR-eGR] Metal2  (2V) length: 5.427540e+03um, number of vias: 4637
[NR-eGR] Metal3  (3H) length: 5.138800e+03um, number of vias: 44
[NR-eGR] Metal4  (4V) length: 7.790000e+00um, number of vias: 0
[NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.057413e+04um, number of vias: 7656
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.637900e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1124.2M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 5, mem = 1124.2M **
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> reportGateCount -level 5 -limit 100 -outfile uart_top.gateCount
Gate area 1.0260 um^2
[0] uart_top Gates=2300 Cells=738 Area=2359.8 um^2
[1] ins_uart_transceiver_A Gates=1151 Cells=369 Area=1181.3 um^2
[2] ins_uart_transceiver_A/ins_rx_wrapper Gates=606 Cells=179 Area=621.8 um^2
[2] ins_uart_transceiver_A/ins_tx_wrapper Gates=545 Cells=190 Area=559.5 um^2
[1] ins_uart_transceiver_B Gates=1148 Cells=369 Area=1178.5 um^2
[2] ins_uart_transceiver_B/ins_rx_wrapper Gates=607 Cells=179 Area=623.5 um^2
[2] ins_uart_transceiver_B/ins_tx_wrapper Gates=541 Cells=190 Area=555.1 um^2
<CMD> getCTSMode -engine -quiet
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_preCTS -outDir ../report/pre_CTS
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1126.2M)
Extraction called for design 'uart_top' of instances=738 and nets=881 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1126.191M)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1141.02)
Total number of fetched objects 797
End delay calculation. (MEM=1220.85 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1220.85 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:32 mem=1220.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 view_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.052  |  8.028  |  3.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   324   |   352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     24 (68)      |   -1.057   |     24 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.765%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../report/pre_CTS
Total CPU time: 0.42 sec
Total Real time: 0.0 sec
Total Memory Usage: 1173.152344 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_preCTS -outDir ../report/pre_CTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1173.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 view_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.052  |  8.028  |  3.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   324   |   352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     24 (68)      |   -1.057   |     24 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.765%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../report/pre_CTS
Total CPU time: 0.17 sec
Total Real time: 1.0 sec
Total Memory Usage: 1173.152344 Mbytes
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD GND } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 19 12:37:21 2023 ***
SPECIAL ROUTE ran on directory: /home/lab/entc18_dicd/180441C_180534N_180631J/lab3_place_and_route/work
SPECIAL ROUTE ran on machine: aed (Linux 3.10.0-1160.53.1.el7.x86_64 x86_64 3.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD GND"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2013.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 52 used
Read in 738 components
  738 core components: 0 unplaced, 738 placed, 0 fixed
Read in 53 physical pins
  53 physical pins: 0 unplaced, 53 placed, 0 fixed
Read in 53 nets
Read in 2 special nets, 2 routed
Read in 53 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net GND.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GND. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net GND. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net GND.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net GND.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 94
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 47
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2023.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 53 io pins ...
 Updating DB with 0 via definition ...
sroute created 141 wires.
ViaGen created 94 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       141      |       NA       |
|  Via1  |       94       |        0       |
+--------+----------------+----------------+
<CMD> gui_select -rect {-45.188 90.249 -32.615 88.869}
<CMD> fit
<CMD> fit
<CMD> ccopt_design
% Begin ccopt_design (date=01/19 12:38:55, mem=1025.1M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): SDC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk_b...
  clock_tree clk_b contains 82 sinks and 0 clock gates.
  Extraction for clk_b complete.
Extracting original clock gating for clk_b done.
Extracting original clock gating for clk_a...
  clock_tree clk_a contains 82 sinks and 0 clock gates.
  Extraction for clk_a complete.
Extracting original clock gating for clk_a done.
The skew group clk_a/SDC was created. It contains 82 sinks and 1 sources.
The skew group clk_b/SDC was created. It contains 82 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1177.1M, init mem=1177.1M)
*info: Placed = 738           
*info: Unplaced = 0           
Placement Density:36.76%(2360/6419)
Placement Density (including fixed std cells):36.76%(2360/6419)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1177.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_trees clk_a clk_b:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 6418.656um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner dc_slow:setup, late and power domain auto-default:
  Slew time target (leaf):    0.087ns
  Slew time target (trunk):   0.087ns
  Slew time target (top):     0.088ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.096ns
  Buffer max distance: 90.986um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=90.986um, saturatedSlew=0.075ns, speed=699.893um per ns, cellArea=26.312um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=59.303um, saturatedSlew=0.073ns, speed=846.581um per ns, cellArea=23.068um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=346.667um, saturatedSlew=0.079ns, speed=1027.161um per ns, cellArea=43.408um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for dc_slow:setup.late...
Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk_a/SDC:
  Sources:                     pin clk_a
  Total number of sinks:       82
  Delay constrained sinks:     82
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dc_slow:setup.late:
  Skew target:                 0.096ns
Clock tree balancer configuration for skew_group clk_b/SDC:
  Sources:                     pin clk_b
  Total number of sinks:       82
  Delay constrained sinks:     82
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dc_slow:setup.late:
  Skew target:                 0.096ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_a: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_a: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_a: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_b: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_b: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_b: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk_a/SDC with 82 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      2
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk_b          82
clk_a          82
---------------------


Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.7)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.7)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 418 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=418 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=797  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 797 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 797 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.000008e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 2975
[NR-eGR] Metal2  (2V) length: 5.427540e+03um, number of vias: 4637
[NR-eGR] Metal3  (3H) length: 5.138800e+03um, number of vias: 44
[NR-eGR] Metal4  (4V) length: 7.790000e+00um, number of vias: 0
[NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.057413e+04um, number of vias: 7656
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.637900e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1166.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_trees clk_a clk_b:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 6418.656um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner dc_slow:setup, late and power domain auto-default:
  Slew time target (leaf):    0.087ns
  Slew time target (trunk):   0.087ns
  Slew time target (top):     0.088ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.096ns
  Buffer max distance: 90.986um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=90.986um, saturatedSlew=0.075ns, speed=699.893um per ns, cellArea=26.312um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=59.303um, saturatedSlew=0.073ns, speed=846.581um per ns, cellArea=23.068um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=346.667um, saturatedSlew=0.079ns, speed=1027.161um per ns, cellArea=43.408um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for dc_slow:setup.late...
Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk_a/SDC:
  Sources:                     pin clk_a
  Total number of sinks:       82
  Delay constrained sinks:     82
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dc_slow:setup.late:
  Skew target:                 0.096ns
Clock tree balancer configuration for skew_group clk_b/SDC:
  Sources:                     pin clk_b
  Total number of sinks:       82
  Delay constrained sinks:     82
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dc_slow:setup.late:
  Skew target:                 0.096ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_a: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_a: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_a: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_b: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_b: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_b: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk_a/SDC with 82 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      2
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk_b          82
clk_a          82
---------------------


Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk_b...
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree clk_b done.
    Clustering clock_tree clk_a...
    Clustering clock_tree clk_a done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:05:55 mem=1206.2M) ***
Total net bbox length = 7.874e+03 (3.975e+03 3.899e+03) (ext = 9.233e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1206.2MB
Summary Report:
Instances move: 0 (out of 738 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.874e+03 (3.975e+03 3.899e+03) (ext = 9.233e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1206.2MB
*** Finished refinePlace (0:05:55 mem=1206.2M) ***
    Moved 0, flipped 0 and cell swapped 0 of 164 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for dc_slow:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.060pF, total=0.060pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Clustering':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells

      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'uart_top' of instances=738 and nets=881 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1157.867M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
  Primary reporting skew group After congestion update:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
  Update congestion based capacitance done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 45 variables and 98 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 3 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
        Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
        Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 45 variables and 98 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'uart_top' of instances=738 and nets=881 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1159.875M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
  Primary reporting skew group After congestion update:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
  Merging balancing drivers for power...
    Tried: 3 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.034pF fall=0.030pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=900.687um, total=900.687um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.087ns count=2 avg=0.008ns sd=0.000ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.096pF fall=0.092pF), of which (rise=0.061pF fall=0.061pF) is wire, and (rise=0.034pF fall=0.030pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:05:56 mem=1205.8M) ***
Total net bbox length = 7.874e+03 (3.975e+03 3.899e+03) (ext = 9.233e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1205.8MB
Summary Report:
Instances move: 0 (out of 738 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.874e+03 (3.975e+03 3.899e+03) (ext = 9.233e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1205.8MB
*** Finished refinePlace (0:05:56 mem=1205.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 164 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   879 (unrouted=84, trialRouted=795, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=84, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 2 nets for routing of which 2 have one or more fixed wires.
(ccopt eGR): Start to route 2 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2042 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2042 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=797  numIgnoredNets=795
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.909100e+02um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.874900e+02um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.874900e+02um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.874900e+02um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [3, 11]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.874900e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.755200e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 2975
[NR-eGR] Metal2  (2V) length: 5.140005e+03um, number of vias: 4509
[NR-eGR] Metal3  (3H) length: 5.092600e+03um, number of vias: 149
[NR-eGR] Metal4  (4V) length: 3.503600e+02um, number of vias: 7
[NR-eGR] Metal5  (5H) length: 2.680000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.060976e+04um, number of vias: 7640
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.994250e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 166
[NR-eGR] Metal2  (2V) length: 1.517050e+02um, number of vias: 177
[NR-eGR] Metal3  (3H) length: 3.774000e+02um, number of vias: 113
[NR-eGR] Metal4  (4V) length: 3.435200e+02um, number of vias: 7
[NR-eGR] Metal5  (5H) length: 2.680000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.994250e+02um, number of vias: 463
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.994250e+02um, number of vias: 463
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1159.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
Set FIXED routing status on 2 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   879 (unrouted=84, trialRouted=795, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=84, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'uart_top' of instances=738 and nets=881 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1159.367M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for dc_slow:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=899.425um, total=899.425um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.001ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
        Primary reporting skew group eGRPC initial state:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
          skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=899.425um, total=899.425um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.001ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
          skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 35 long paths. The largest offset applied was 0.000ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk_a/SDC      82        16        19.512%      0.000ns       0.004ns         0.004ns
          clk_b/SDC      82        19        23.171%      0.000ns       0.004ns         0.004ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000       12
            0.000      and above     23
          -------------------------------
          
          Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=899.425um, total=899.425um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.001ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
          skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=899.425um, total=899.425um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.001ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
          skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=899.425um, total=899.425um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.087ns count=2 avg=0.008ns sd=0.001ns min=0.007ns max=0.008ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
        Primary reporting skew group before routing clock trees:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
          skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:05:56 mem=1202.5M) ***
Total net bbox length = 7.874e+03 (3.975e+03 3.899e+03) (ext = 9.233e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.5MB
Summary Report:
Instances move: 0 (out of 738 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.874e+03 (3.975e+03 3.899e+03) (ext = 9.233e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.5MB
*** Finished refinePlace (0:05:56 mem=1202.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 164 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   879 (unrouted=84, trialRouted=795, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=84, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 2 nets for routing of which 2 have one or more fixed wires.
(ccopt eGR): Start to route 2 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2042 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2042 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=797  numIgnoredNets=795
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.909100e+02um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.874900e+02um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.874900e+02um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.874900e+02um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [3, 11]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.874900e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.755200e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 2975
[NR-eGR] Metal2  (2V) length: 5.140005e+03um, number of vias: 4509
[NR-eGR] Metal3  (3H) length: 5.092600e+03um, number of vias: 149
[NR-eGR] Metal4  (4V) length: 3.503600e+02um, number of vias: 7
[NR-eGR] Metal5  (5H) length: 2.680000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.060976e+04um, number of vias: 7640
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.994250e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 166
[NR-eGR] Metal2  (2V) length: 1.517050e+02um, number of vias: 177
[NR-eGR] Metal3  (3H) length: 3.774000e+02um, number of vias: 113
[NR-eGR] Metal4  (4V) length: 3.435200e+02um, number of vias: 7
[NR-eGR] Metal5  (5H) length: 2.680000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.994250e+02um, number of vias: 463
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.994250e+02um, number of vias: 463
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1160.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_5978_aed_lab_E6Wqpk/.rgfE3JztA
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 2 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 2 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/19 12:38:57, mem=995.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Jan 19 12:38:57 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET GND has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Thu Jan 19 12:38:57 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.900] has 879 nets.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1006.94 (MB), peak = 1085.29 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Thu Jan 19 12:38:59 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.29 (MB)
#Total memory = 1007.30 (MB)
#Peak memory = 1085.29 (MB)
#
#
#Start global routing on Thu Jan 19 12:38:59 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jan 19 12:38:59 2023
#
#Start routing resource analysis on Thu Jan 19 12:38:59 2023
#
#Routing resource analysis is done on Thu Jan 19 12:38:59 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         468           0         992    27.02%
#  Metal2         V         430          28         992     0.00%
#  Metal3         H         468           0         992     0.00%
#  Metal4         V         458           0         992     0.00%
#  Metal5         H         468           0         992     0.00%
#  Metal6         V         458           0         992     0.00%
#  Metal7         H         387          81         992     0.00%
#  Metal8         V         389          69         992     0.00%
#  Metal9         H         468           0         992     0.00%
#  Metal10        V         182           0         992     0.00%
#  Metal11        H         187           0         992     0.00%
#  --------------------------------------------------------------
#  Total                   4363       3.50%       10912     2.46%
#
#  2 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jan 19 12:38:59 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1007.70 (MB), peak = 1085.29 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1007.71 (MB), peak = 1085.29 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.02467
#Reroute: 0.02532
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.48 (MB), peak = 1085.29 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.58 (MB), peak = 1085.29 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 84 (skipped).
#Total number of selected nets for routing = 2.
#Total number of unselected nets (but routable) for routing = 795 (skipped).
#Total number of nets in the design = 881.
#
#795 skipped nets do not have any wires.
#2 routable nets have only global wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2               0  
#------------------------------------------------
#        Total                  2               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             795  
#------------------------------------------------
#        Total                  2             795  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 864 um.
#Total half perimeter of net bounding box = 314 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 134 um.
#Total wire length on LAYER Metal3 = 365 um.
#Total wire length on LAYER Metal4 = 340 um.
#Total wire length on LAYER Metal5 = 26 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 404
#Up-Via Summary (total 404):
#           
#-----------------------
# Metal1            166
# Metal2            144
# Metal3             91
# Metal4              3
#-----------------------
#                   404 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 135.5
#Average of max src_to_sink distance for priority net 132.3
#Average of ave src_to_sink distance for priority net 84.8
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.46 (MB)
#Total memory = 1009.78 (MB)
#Peak memory = 1085.29 (MB)
#
#Finished global routing on Thu Jan 19 12:39:00 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.05 (MB), peak = 1085.29 (MB)
#Start Track Assignment.
#Done with 100 horizontal wires in 1 hboxes and 105 vertical wires in 1 hboxes.
#Done with 98 horizontal wires in 1 hboxes and 102 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 944 um.
#Total half perimeter of net bounding box = 314 um.
#Total wire length on LAYER Metal1 = 77 um.
#Total wire length on LAYER Metal2 = 130 um.
#Total wire length on LAYER Metal3 = 363 um.
#Total wire length on LAYER Metal4 = 347 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 404
#Up-Via Summary (total 404):
#           
#-----------------------
# Metal1            166
# Metal2            144
# Metal3             91
# Metal4              3
#-----------------------
#                   404 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1010.59 (MB), peak = 1085.29 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 14.84 (MB)
#Total memory = 1010.79 (MB)
#Peak memory = 1085.29 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1065.86 (MB), peak = 1085.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 921 um.
#Total half perimeter of net bounding box = 314 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 10 um.
#Total wire length on LAYER Metal3 = 402 um.
#Total wire length on LAYER Metal4 = 485 um.
#Total wire length on LAYER Metal5 = 24 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 526
#Up-Via Summary (total 526):
#           
#-----------------------
# Metal1            166
# Metal2            166
# Metal3            190
# Metal4              4
#-----------------------
#                   526 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.90 (MB)
#Total memory = 1017.69 (MB)
#Peak memory = 1085.29 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.90 (MB)
#Total memory = 1017.69 (MB)
#Peak memory = 1085.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 27.77 (MB)
#Total memory = 1022.84 (MB)
#Peak memory = 1085.29 (MB)
#Number of warnings = 3
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 19 12:39:01 2023
#
% End globalDetailRoute (date=01/19 12:39:01, total cpu=0:00:03.3, real=0:00:04.0, peak res=1022.4M, current mem=1022.4M)
        NanoRoute done. (took cpu=0:00:03.3 real=0:00:03.4)
      Clock detailed routing done.
Checking guided vs. routed lengths for 2 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       120.000     140.000           1
       140.000     160.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            2
       0.000      1.000            0
      -------------------------------------
      

    Top 2 notable deviations of routed length from guided length
    =============================================================

    Net clk_a (83 terminals)
    Guided length:  max path =   143.345um, total =   447.659um
    Routed length:  max path =   130.850um, total =   480.745um
    Deviation:      max path =    -8.717%,  total =     7.391%

    Net clk_b (83 terminals)
    Guided length:  max path =   131.494um, total =   453.029um
    Routed length:  max path =   129.420um, total =   476.845um
    Deviation:      max path =    -1.577%,  total =     5.257%

Set FIXED routing status on 2 net(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   879 (unrouted=879, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=84, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 418 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=418 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 580
[NR-eGR] Read numTotalNets=797  numIgnoredNets=2
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 795 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 795 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.150210e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1175.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 2975
[NR-eGR] Metal2  (2V) length: 4.981710e+03um, number of vias: 4463
[NR-eGR] Metal3  (3H) length: 5.113390e+03um, number of vias: 233
[NR-eGR] Metal4  (4V) length: 5.005000e+02um, number of vias: 4
[NR-eGR] Metal5  (5H) length: 2.420000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.061980e+04um, number of vias: 7675
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1175.6M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   879 (unrouted=84, trialRouted=795, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=84, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.4 real=0:00:03.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'uart_top' of instances=738 and nets=881 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1175.641M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=921.140um, total=921.140um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.087ns count=2 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
  Primary reporting skew group after routing clock trees:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
  CCOpt::Phase::Routing done. (took cpu=0:00:03.5 real=0:00:03.6)
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=921.140um, total=921.140um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Leaf : target=0.087ns count=2 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 45 variables and 98 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=921.140um, total=921.140um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Leaf : target=0.087ns count=2 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=921.140um, total=921.140um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.087ns count=2 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=921.140um, total=921.140um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Leaf : target=0.087ns count=2 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
      skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   879 (unrouted=84, trialRouted=795, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=84, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=921.140um, total=921.140um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.087ns count=2 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
  Primary reporting skew group after post-conditioning:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
    skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf       921.140
  Total      921.140
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.034    0.061    0.095
  Total    0.034    0.061    0.095
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   164     0.034     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.087       2       0.007       0.000      0.007    0.007    {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_slow:setup.late    clk_a/SDC     0.002     0.004     0.002       0.096         0.002           0.002           0.003        0.001     100% {0.002, 0.004}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_slow:setup.late    clk_a/SDC     0.002     0.004     0.002       0.096         0.002           0.002           0.003        0.001     100% {0.002, 0.004}
  dc_slow:setup.late    clk_b/SDC     0.001     0.004     0.002       0.096         0.002           0.002           0.003        0.001     100% {0.001, 0.004}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1251.22)
Total number of fetched objects 797
Total number of fetched objects 797
End delay calculation. (MEM=1305.53 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1305.53 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk_b, View: view_slow, Ideal Latency: 0, Propagated Latency: 0.00257683
	 Executing: set_clock_latency -source -early -max -rise -0.00257683 [get_pins clk_b]
	Clock: clk_b, View: view_slow, Ideal Latency: 0, Propagated Latency: 0.00257683
	 Executing: set_clock_latency -source -late -max -rise -0.00257683 [get_pins clk_b]
	Clock: clk_b, View: view_slow, Ideal Latency: 0, Propagated Latency: 0.00257683
	 Executing: set_clock_latency -source -early -max -fall -0.00257683 [get_pins clk_b]
	Clock: clk_b, View: view_slow, Ideal Latency: 0, Propagated Latency: 0.00257683
	 Executing: set_clock_latency -source -late -max -fall -0.00257683 [get_pins clk_b]
	Clock: clk_a, View: view_fast, Ideal Latency: 0, Propagated Latency: 0.00338902
	 Executing: set_clock_latency -source -early -min -rise -0.00338902 [get_pins clk_a]
	Clock: clk_a, View: view_fast, Ideal Latency: 0, Propagated Latency: 0.00338902
	 Executing: set_clock_latency -source -late -min -rise -0.00338902 [get_pins clk_a]
	Clock: clk_a, View: view_fast, Ideal Latency: 0, Propagated Latency: 0.00338906
	 Executing: set_clock_latency -source -early -min -fall -0.00338906 [get_pins clk_a]
	Clock: clk_a, View: view_fast, Ideal Latency: 0, Propagated Latency: 0.00338906
	 Executing: set_clock_latency -source -late -min -fall -0.00338906 [get_pins clk_a]
	Clock: clk_a, View: view_slow, Ideal Latency: 0, Propagated Latency: 0.0031561
	 Executing: set_clock_latency -source -early -max -rise -0.0031561 [get_pins clk_a]
	Clock: clk_a, View: view_slow, Ideal Latency: 0, Propagated Latency: 0.0031561
	 Executing: set_clock_latency -source -late -max -rise -0.0031561 [get_pins clk_a]
	Clock: clk_a, View: view_slow, Ideal Latency: 0, Propagated Latency: 0.00315606
	 Executing: set_clock_latency -source -early -max -fall -0.00315606 [get_pins clk_a]
	Clock: clk_a, View: view_slow, Ideal Latency: 0, Propagated Latency: 0.00315606
	 Executing: set_clock_latency -source -late -max -fall -0.00315606 [get_pins clk_a]
	Clock: clk_b, View: view_fast, Ideal Latency: 0, Propagated Latency: 0.00276829
	 Executing: set_clock_latency -source -early -min -rise -0.00276829 [get_pins clk_b]
	Clock: clk_b, View: view_fast, Ideal Latency: 0, Propagated Latency: 0.00276829
	 Executing: set_clock_latency -source -late -min -rise -0.00276829 [get_pins clk_b]
	Clock: clk_b, View: view_fast, Ideal Latency: 0, Propagated Latency: 0.00276822
	 Executing: set_clock_latency -source -early -min -fall -0.00276822 [get_pins clk_b]
	Clock: clk_b, View: view_fast, Ideal Latency: 0, Propagated Latency: 0.00276822
	 Executing: set_clock_latency -source -late -min -fall -0.00276822 [get_pins clk_b]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=164, total=0.034pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.061pF, total=0.061pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=921.140um, total=921.140um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.087ns count=2 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {2 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.078ns, 0 <= 0.083ns, 0 <= 0.087ns}
Primary reporting skew group after update timingGraph:
  skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk_a/SDC: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.002, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
  skew_group clk_b/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.002 vs 0.096], 100% {0.001, 0.004} (wid=0.004 ws=0.002) (gid=0.000 gs=0.000)
Clock network insertion delays are now [0.001ns, 0.004ns] average 0.003ns std.dev 0.001ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:06.1 real=0:00:06.7)
Runtime Summary
===============
Clock Runtime:  (36%) Core CTS           2.34 (Init 1.16, Construction 0.77, Implementation 0.15, eGRPC 0.11, PostConditioning 0.09, Other 0.06)
Clock Runtime:  (58%) CTS services       3.76 (RefinePlace 0.21, EarlyGlobalClock 0.11, NanoRoute 3.40, ExtractRC 0.04)
Clock Runtime:   (5%) Other CTS          0.35 (Init 0.06, CongRepair 0.07, TimingUpdate 0.22, Other 0.00)
Clock Runtime: (100%) Total              6.45

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1279.84)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 797
End delay calculation. (MEM=1295.97 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1295.97 CPU=0:00:00.2 REAL=0:00:00.0)
DBG: scgNrActiveHoldView = 1
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 164 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
INFO: Auto effort scan reorder.
Timing report in all chain: 
                          before  WNS 0.000000 	TNS 0.000000
                          after   WNS 0.000000 	TNS 0.000000
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
Successfully reordered 2 scan chains.
Initial total scan wire length:     1509.365 (floating:     1433.765)
Final   total scan wire length:     1509.365 (floating:     1433.765)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Restore timing analysis mode.
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1471.84)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 797
End delay calculation. (MEM=1242.49 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1242.49 CPU=0:00:00.2 REAL=0:00:00.0)
*** End of ScanReorder (cpu=0:00:00.4, real=0:00:01.0, mem=1242.5M) ***
Total net length = 8.159e+03 (4.128e+03 4.031e+03) (ext = 2.205e+03)
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1063.6M, totSessionCpu=0:06:01 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Info: Destroy the CCOpt slew target map.
**ERROR: (::LS_PLACEOPT::run_low_effort_post_cts): Failure in 'optDesign -postCts' 0
opt_design fail 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1750           1  scanReorder is running on autoFlow mode,...
WARNING   IMPCCOPT-2314        2  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
*** Message Summary: 15 warning(s), 0 error(s)

% End ccopt_design (date=01/19 12:39:02, total cpu=0:00:06.8, real=0:00:07.0, peak res=1085.3M, current mem=1063.9M)

<CMD> fit
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> fit
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_net -isVisible 1
<CMD> scanReorder -skipMode skipNone -allowSwapping false -keepPDPorts true -clkAware true
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 164 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
Successfully reordered 2 scan chains.
Initial total scan wire length:     1509.365 (floating:     1433.765)
Final   total scan wire length:     1583.545 (floating:     1507.945)
Improvement:      -74.180   percent -4.91 (floating improvement:      -74.180   percent -5.17)
*** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1402.3M) ***
Total net length = 8.201e+03 (4.135e+03 4.067e+03) (ext = 2.205e+03)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_postCTS -outDir ../report/post_CTS
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1208.3M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1208.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 418 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=418 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 580
[NR-eGR] Read numTotalNets=797  numIgnoredNets=2
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 795 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 795 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.235710e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 2975
[NR-eGR] Metal2  (2V) length: 4.956575e+03um, number of vias: 4469
[NR-eGR] Metal3  (3H) length: 5.179390e+03um, number of vias: 238
[NR-eGR] Metal4  (4V) length: 5.479300e+02um, number of vias: 4
[NR-eGR] Metal5  (5H) length: 2.420000e+01um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.070810e+04um, number of vias: 7686
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1186.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'uart_top' of instances=738 and nets=883 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1186.164M)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1189.94)
Total number of fetched objects 797
End delay calculation. (MEM=1253.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1253.77 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:29 mem=1253.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 view_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.051  |  8.029  |  3.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   324   |   352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     24 (68)      |   -1.058   |     24 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.765%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../report/post_CTS
Total CPU time: 0.43 sec
Total Real time: 1.0 sec
Total Memory Usage: 1206.070312 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_postCTS -outDir ../report/post_CTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1206.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 view_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.051  |  8.029  |  3.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   324   |   352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     24 (68)      |   -1.058   |     24 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.765%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../report/post_CTS
Total CPU time: 0.18 sec
Total Real time: 0.0 sec
Total Memory Usage: 1206.070312 Mbytes
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> optDesign -postCST -hold

Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>] [-selectedNets <fileName>]
                 [-selectedTerms <fileName>] [-setup] [-targeted] [-useSDF] [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]

**ERROR: (IMPTCM-48):	"-postCST" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1063.1M, totSessionCpu=0:06:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Info: Destroy the CCOpt slew target map.

<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.55 (MB), peak = 1085.29 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1208.1M, init mem=1208.1M)
*info: Placed = 738           
*info: Unplaced = 0           
Placement Density:36.76%(2360/6419)
Placement Density (including fixed std cells):36.76%(2360/6419)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1208.1M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (2) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1208.1M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Jan 19 12:47:35 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET GND has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Thu Jan 19 12:47:35 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.900] has 881 nets.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.68 (MB), peak = 1085.29 (MB)
#Merging special wires...
#
#Finished routing data preparation on Thu Jan 19 12:47:35 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.78 (MB)
#Total memory = 1067.93 (MB)
#Peak memory = 1085.29 (MB)
#
#
#Start global routing on Thu Jan 19 12:47:35 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jan 19 12:47:35 2023
#
#Start routing resource analysis on Thu Jan 19 12:47:35 2023
#
#Routing resource analysis is done on Thu Jan 19 12:47:35 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         468           0         992    27.02%
#  Metal2         V         430          28         992     0.00%
#  Metal3         H         468           0         992     0.00%
#  Metal4         V         458           0         992     0.00%
#  Metal5         H         468           0         992     0.00%
#  Metal6         V         458           0         992     0.00%
#  Metal7         H         387          81         992     0.00%
#  Metal8         V         389          69         992     0.00%
#  Metal9         H         468           0         992     0.00%
#  Metal10        V         182           0         992     0.00%
#  Metal11        H         187           0         992     0.00%
#  --------------------------------------------------------------
#  Total                   4363       3.50%       10912     2.46%
#
#  2 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jan 19 12:47:35 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.19 (MB), peak = 1085.29 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.19 (MB), peak = 1085.29 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1070.29 (MB), peak = 1085.29 (MB)
#
#start global routing iteration 2...
#Initial_route: 0.02602
#Reroute: 0.00011
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1072.55 (MB), peak = 1085.29 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1072.83 (MB), peak = 1085.29 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 86 (skipped).
#Total number of routable nets = 797.
#Total number of nets in the design = 883.
#
#795 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             795  
#-----------------------------
#        Total             795  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             795  
#------------------------------------------------
#        Total                  2             795  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |          2.00 |          7.00 |
[hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[hotspot] |   Metal9(H)   |          0.00 |          0.00 |
[hotspot] |   Metal10(V)   |          0.00 |          0.00 |
[hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(Metal1     2.00 |(Metal1     7.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 9673 um.
#Total half perimeter of net bounding box = 8594 um.
#Total wire length on LAYER Metal1 = 117 um.
#Total wire length on LAYER Metal2 = 4606 um.
#Total wire length on LAYER Metal3 = 4403 um.
#Total wire length on LAYER Metal4 = 522 um.
#Total wire length on LAYER Metal5 = 24 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 4975
#Up-Via Summary (total 4975):
#           
#-----------------------
# Metal1           2954
# Metal2           1825
# Metal3            192
# Metal4              4
#-----------------------
#                  4975 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.53 (MB)
#Total memory = 1073.46 (MB)
#Peak memory = 1085.29 (MB)
#
#Finished global routing on Thu Jan 19 12:47:35 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1072.68 (MB), peak = 1085.29 (MB)
#Start Track Assignment.
#Done with 1150 horizontal wires in 1 hboxes and 1272 vertical wires in 1 hboxes.
#Done with 288 horizontal wires in 1 hboxes and 336 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       115.20 	  0.00%  	  0.00% 	  0.00%
# Metal2      4564.97 	  0.04%  	  0.00% 	  0.00%
# Metal3      3962.26 	  0.09%  	  0.00% 	  0.00%
# Metal4        38.08 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        8680.51  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 10390 um.
#Total half perimeter of net bounding box = 8594 um.
#Total wire length on LAYER Metal1 = 625 um.
#Total wire length on LAYER Metal2 = 4550 um.
#Total wire length on LAYER Metal3 = 4667 um.
#Total wire length on LAYER Metal4 = 523 um.
#Total wire length on LAYER Metal5 = 24 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 4975
#Up-Via Summary (total 4975):
#           
#-----------------------
# Metal1           2954
# Metal2           1825
# Metal3            192
# Metal4              4
#-----------------------
#                  4975 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.53 (MB), peak = 1085.29 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.43 (MB)
#Total memory = 1074.57 (MB)
#Peak memory = 1085.29 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1116.70 (MB), peak = 1116.90 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.04 (MB), peak = 1117.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 10665 um.
#Total half perimeter of net bounding box = 8594 um.
#Total wire length on LAYER Metal1 = 1057 um.
#Total wire length on LAYER Metal2 = 4905 um.
#Total wire length on LAYER Metal3 = 4002 um.
#Total wire length on LAYER Metal4 = 678 um.
#Total wire length on LAYER Metal5 = 24 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5163
#Up-Via Summary (total 5163):
#           
#-----------------------
# Metal1           3063
# Metal2           1865
# Metal3            231
# Metal4              4
#-----------------------
#                  5163 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 1.71 (MB)
#Total memory = 1076.30 (MB)
#Peak memory = 1117.06 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.37 (MB), peak = 1117.06 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 10665 um.
#Total half perimeter of net bounding box = 8594 um.
#Total wire length on LAYER Metal1 = 1057 um.
#Total wire length on LAYER Metal2 = 4905 um.
#Total wire length on LAYER Metal3 = 4002 um.
#Total wire length on LAYER Metal4 = 678 um.
#Total wire length on LAYER Metal5 = 24 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5163
#Up-Via Summary (total 5163):
#           
#-----------------------
# Metal1           3063
# Metal2           1865
# Metal3            231
# Metal4              4
#-----------------------
#                  5163 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 10665 um.
#Total half perimeter of net bounding box = 8594 um.
#Total wire length on LAYER Metal1 = 1057 um.
#Total wire length on LAYER Metal2 = 4905 um.
#Total wire length on LAYER Metal3 = 4002 um.
#Total wire length on LAYER Metal4 = 678 um.
#Total wire length on LAYER Metal5 = 24 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5163
#Up-Via Summary (total 5163):
#           
#-----------------------
# Metal1           3063
# Metal2           1865
# Metal3            231
# Metal4              4
#-----------------------
#                  5163 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.22 (MB), peak = 1117.06 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jan 19 12:47:40 2023
#
#
#Start Post Route Wire Spread.
#Done with 263 horizontal wires in 1 hboxes and 171 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 10838 um.
#Total half perimeter of net bounding box = 8594 um.
#Total wire length on LAYER Metal1 = 1066 um.
#Total wire length on LAYER Metal2 = 4970 um.
#Total wire length on LAYER Metal3 = 4099 um.
#Total wire length on LAYER Metal4 = 678 um.
#Total wire length on LAYER Metal5 = 24 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5163
#Up-Via Summary (total 5163):
#           
#-----------------------
# Metal1           3063
# Metal2           1865
# Metal3            231
# Metal4              4
#-----------------------
#                  5163 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.02 (MB), peak = 1117.06 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.27 (MB), peak = 1117.06 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 10838 um.
#Total half perimeter of net bounding box = 8594 um.
#Total wire length on LAYER Metal1 = 1066 um.
#Total wire length on LAYER Metal2 = 4970 um.
#Total wire length on LAYER Metal3 = 4099 um.
#Total wire length on LAYER Metal4 = 678 um.
#Total wire length on LAYER Metal5 = 24 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5163
#Up-Via Summary (total 5163):
#           
#-----------------------
# Metal1           3063
# Metal2           1865
# Metal3            231
# Metal4              4
#-----------------------
#                  5163 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.38 (MB)
#Total memory = 1076.96 (MB)
#Peak memory = 1117.06 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -4.68 (MB)
#Total memory = 1059.93 (MB)
#Peak memory = 1117.06 (MB)
#Number of warnings = 3
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 19 12:47:40 2023
#
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1041.84 (MB), peak = 1117.06 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> fit
<CMD> fit
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_preCTS_q16 -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1200.1M)
Extraction called for design 'uart_top' of instances=738 and nets=883 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1200.062M)
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1202.08)
Total number of fetched objects 797
Total number of fetched objects 797
End delay calculation. (MEM=1273.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1273.98 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:07:36 mem=1274.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 view_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.055  |  8.032  |  3.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   324   |   352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     24 (68)      |   -1.056   |     24 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.765%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.42 sec
Total Real time: 1.0 sec
Total Memory Usage: 1226.28125 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_preCTS_q16 -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1226.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 view_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.055  |  8.032  |  3.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   324   |   352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     24 (68)      |   -1.056   |     24 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.765%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.18 sec
Total Real time: 0.0 sec
Total Memory Usage: 1226.28125 Mbytes
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER -doDRC -fitGap
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. 
It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 53 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 41 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 106 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 310 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 427 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 447 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 386 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 1770 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 1770 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> fit
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference substrateNoise -isVisible 1
<CMD> setLayerPreference powerNet -isVisible 0
<CMD> setLayerPreference substrateNoise -isVisible 0
<CMD> setLayerPreference netRect -isVisible 0
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> fit
<CMD> group
<CMD> fit
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -report ../report/uart_top.geom.rpt
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1266.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 1920
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.4  MEM: 204.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -report ../report/uart_top.geom.rpt
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1470.4) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 1920
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.4  MEM: -2.8M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -report ../report/uart_top.conn.rpt -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 19 13:00:19 2023

Design Name: uart_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (91.6000, 88.9200)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 19 13:00:19 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity -type all -report ../report/uart_top.conn.rpt -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 19 13:00:24 2023

Design Name: uart_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (91.6000, 88.9200)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 19 13:00:24 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> fit
<CMD> streamOut ../output/uart_top.gds -mapFile ../input/streamOut.map -libName uart_lib -units 2000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    7                             Metal1
    8                               Via1
    9                             Metal2
    10                              Via2
    11                            Metal3
    30                              Via3
    31                            Metal4
    32                              Via4
    33                            Metal5
    34                              Via5
    35                            Metal6
    37                              Via6
    38                            Metal7
    39                              Via7
    40                            Metal8
    41                              Via8
    42                            Metal9
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4
    33                            Metal5
    35                            Metal6
    38                            Metal7
    40                            Metal8
    42                            Metal9


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           2508

Ports/Pins                            53
    metal layer Metal1                53

Nets                                8311
    metal layer Metal1              1004
    metal layer Metal2              4744
    metal layer Metal3              2397
    metal layer Metal4               164
    metal layer Metal5                 2

    Via Instances                   5163

Special Nets                         165
    metal layer Metal1               141
    metal layer Metal2                 4
    metal layer Metal7                10
    metal layer Metal8                10

    Via Instances                    244

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  53
    metal layer Metal1                53


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut ../output/uart_top.gds -mapFile ../input/streamOut.map -libName uart_lib -units 2000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    7                             Metal1
    8                               Via1
    9                             Metal2
    10                              Via2
    11                            Metal3
    30                              Via3
    31                            Metal4
    32                              Via4
    33                            Metal5
    34                              Via5
    35                            Metal6
    37                              Via6
    38                            Metal7
    39                              Via7
    40                            Metal8
    41                              Via8
    42                            Metal9
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4
    33                            Metal5
    35                            Metal6
    38                            Metal7
    40                            Metal8
    42                            Metal9


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           2508

Ports/Pins                            53
    metal layer Metal1                53

Nets                                8311
    metal layer Metal1              1004
    metal layer Metal2              4744
    metal layer Metal3              2397
    metal layer Metal4               164
    metal layer Metal5                 2

    Via Instances                   5163

Special Nets                         165
    metal layer Metal1               141
    metal layer Metal2                 4
    metal layer Metal7                10
    metal layer Metal8                10

    Via Instances                    244

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  53
    metal layer Metal1                53


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> saveDesign uart_top_final
% Begin save design ... (date=01/19 13:03:06, mem=1324.2M)
% Begin Save ccopt configuration ... (date=01/19 13:03:06, mem=1324.2M)
% End Save ccopt configuration ... (date=01/19 13:03:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.4M, current mem=1324.4M)
% Begin Save netlist data ... (date=01/19 13:03:06, mem=1324.4M)
Writing Binary DB to uart_top_final.dat/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 13:03:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.4M, current mem=1324.4M)
Saving congestion map file uart_top_final.dat/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 13:03:06, mem=1324.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 13:03:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.4M, current mem=1324.4M)
Saving preference file uart_top_final.dat/gui.pref.tcl ...
Saving mode setting ...
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Design::saveDesign:apply saveDesign' with error message: 'invalid command name "::ETS::save_globals"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> saveDesign uart_top_final
% Begin save design ... (date=01/19 13:03:06, mem=1324.7M)
% Begin Save ccopt configuration ... (date=01/19 13:03:06, mem=1324.7M)
% End Save ccopt configuration ... (date=01/19 13:03:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.7M, current mem=1324.7M)
% Begin Save netlist data ... (date=01/19 13:03:06, mem=1324.7M)
Writing Binary DB to uart_top_final.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 13:03:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.7M, current mem=1324.7M)
Saving congestion map file uart_top_final.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 13:03:06, mem=1324.7M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 13:03:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.7M, current mem=1324.7M)
Saving preference file uart_top_final.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: invalid command name "ffffff?ffffff?"
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: invalid command name "ffffff?ffffff?"
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: invalid command name "ffffff?ffffff?"
<CMD> fit
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: invalid command name "Gate"
<CMD> reportGateCount -level 5 -limit 100 -outfile uart_top_final.gateCount
Gate area 1.0260 um^2
[0] uart_top Gates=2300 Cells=738 Area=2359.8 um^2
[1] ins_uart_transceiver_A Gates=1151 Cells=369 Area=1181.3 um^2
[2] ins_uart_transceiver_A/ins_rx_wrapper Gates=606 Cells=179 Area=621.8 um^2
[2] ins_uart_transceiver_A/ins_tx_wrapper Gates=545 Cells=190 Area=559.5 um^2
[1] ins_uart_transceiver_B Gates=1148 Cells=369 Area=1178.5 um^2
[2] ins_uart_transceiver_B/ins_rx_wrapper Gates=607 Cells=179 Area=623.5 um^2
[2] ins_uart_transceiver_B/ins_tx_wrapper Gates=541 Cells=190 Area=555.1 um^2
<CMD> selectInst FILLER_impl0_1187
<CMD> deselectAll
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: invalid command name "PaxHeader/uart_top_prePlacement.dat000775"
<CMD> fit
<CMD> saveDesign uart_top_final
% Begin save design ... (date=01/19 13:10:33, mem=1326.6M)
% Begin Save ccopt configuration ... (date=01/19 13:10:33, mem=1326.6M)
% End Save ccopt configuration ... (date=01/19 13:10:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.6M, current mem=1326.6M)
% Begin Save netlist data ... (date=01/19 13:10:33, mem=1326.6M)
Writing Binary DB to uart_top_final.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 13:10:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.6M, current mem=1326.6M)
Saving congestion map file uart_top_final.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 13:10:33, mem=1326.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 13:10:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.6M, current mem=1326.6M)
Saving preference file uart_top_final.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Design::saveDesign:apply saveDesign' with error message: 'invalid command name "::ETS::save_globals"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> saveDesign uart_top_final
% Begin save design ... (date=01/19 13:10:34, mem=1326.6M)
% Begin Save ccopt configuration ... (date=01/19 13:10:34, mem=1326.6M)
% End Save ccopt configuration ... (date=01/19 13:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.6M, current mem=1326.6M)
% Begin Save netlist data ... (date=01/19 13:10:34, mem=1326.6M)
Writing Binary DB to uart_top_final.dat.tmp/uart_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/19 13:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.6M, current mem=1326.6M)
Saving congestion map file uart_top_final.dat.tmp/uart_top.route.congmap.gz ...
% Begin Save AAE data ... (date=01/19 13:10:34, mem=1326.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/19 13:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.6M, current mem=1326.6M)
Saving preference file uart_top_final.dat.tmp/gui.pref.tcl ...
Saving mode setting ...

--------------------------------------------------------------------------------
Exiting Innovus on Thu Jan 19 13:10:40 2023
  Total CPU time:     0:10:18
  Total real time:    1:20:40
  Peak memory (main): 1327.60MB


*** Memory Usage v#1 (Current mem = 1483.668M, initial mem = 251.484M) ***
*** Message Summary: 189 warning(s), 38 error(s)

--- Ending "Innovus" (totcpu=0:10:15, real=1:20:38, mem=1483.7M) ---
