# lowRISC SystemVerilog è¨­è¨ˆé©—è­‰é¢¨æ ¼æŒ‡å—ï¼ˆæ­£é«”ä¸­æ–‡ç‰ˆï¼‰

æœ¬æ–‡ä»¶ç‚º [lowRISC Verilog ç¨‹å¼ç¢¼é¢¨æ ¼æŒ‡å—](https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md) çš„è£œå……ï¼Œå°ˆæ³¨æ–¼ä¾å¾ª [UVM æ–¹æ³•è«–](https://www.accellera.org/images//downloads/standards/uvm/uvm_users_guide_1.2.pdf) æ’°å¯« SystemVerilog è¨­è¨ˆé©—è­‰ï¼ˆDesign Verification, DVï¼‰ç›¸é—œç¨‹å¼ç¢¼ã€‚

---

## ç›®éŒ„

- [ç°¡ä»‹](#ç°¡ä»‹)
- [å‘½åèˆ‡é¢¨æ ¼](#å‘½åèˆ‡é¢¨æ ¼)
- [ç›®éŒ„çµæ§‹èˆ‡å¥—ä»¶](#ç›®éŒ„çµæ§‹èˆ‡å¥—ä»¶)
- [UVM æº–å‰‡](#uvm-æº–å‰‡)
- [SystemVerilog èªè¨€ç‰¹æ€§](#systemverilog-èªè¨€ç‰¹æ€§)
- [SystemVerilog Assertionï¼ˆSVAï¼‰é¢¨æ ¼](#systemverilog-assertionï¼ˆsvaï¼‰é¢¨æ ¼)

---

## ç°¡ä»‹

æœ¬æŒ‡å—å®šç¾©äº† Comportable è¨­è¨ˆé©—è­‰ç¨‹å¼ç¢¼çš„é¢¨æ ¼ã€‚å…¶ç›®æ¨™æ˜¯ï¼Œåœ¨ä½¿ç”¨ UVM æ–¹æ³•è«–å»ºæ§‹æ¸¬è©¦å¹³å°æ™‚ï¼Œé€éä¸€è‡´çš„æ’°å¯«é¢¨æ ¼ï¼Œè®“é©—è­‰ç¨‹å¼ç¢¼å…·å‚™çµ±ä¸€æ€§ã€å¯é‡ç”¨æ€§èˆ‡å¯ç§»æ¤æ€§ã€‚

æœ¬æ–‡ä»¶å‡è¨­ä½ å·²å…·å‚™ UVM åŸºç¤çŸ¥è­˜ï¼Œç¨‹å¼ç¢¼ç‰‡æ®µå°‡ç²¾ç°¡å‘ˆç¾é‡é»ã€‚

---

## å‘½åèˆ‡é¢¨æ ¼

è«‹åƒé–± [lowRISC å‘½åè¦ç¯„](https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md#naming)ï¼Œä»¥ä¸‹ç‚ºé‡å°é©—è­‰ç’°å¢ƒå¸¸è¦‹å…ƒä»¶çš„å‘½åå»ºè­°ï¼š

| æ¸¬è©¦å¹³å°å…ƒä»¶                | å‘½åé¢¨æ ¼                                      |
| -------------------------- | --------------------------------------------- |
| Virtual Interface          | `virtual <if_name>_if <if_name>_vif;`         |
| é©—è­‰ç’°å¢ƒï¼ˆEnvironmentï¼‰     | `<dut>_env env;`                              |
| ç’°å¢ƒå±¤è¨­å®šç‰©ä»¶              | `rand <dut>_env_cfg cfg;`                     |
| ç’°å¢ƒå±¤ coverage ç‰©ä»¶        | `<dut>_env_cov cov;`                          |
| Agent                      | `<dut>_agent m_<dut>_agent;`                  |
| Agent å±¤è¨­å®šç‰©ä»¶           | `rand <dut>_agent_cfg m_<dut>_agent_cfg;`     |
| Agent coverage ç‰©ä»¶        | `<dut>_agent_cov cov;`                        |
| Driver                     | `<dut>_driver driver;`                        |
| Monitor                    | `<dut>_monitor monitor;`                      |
| Scoreboard                 | `<dut>_scoreboard scoreboard;`                |
| Virtual Sequencer          | `<dut>_virtual_sequencer virtual_sequencer;`  |
| Sequencer                  | `<dut>_sequencer <dut>_sequencer;`            |

**å‘½åæº–å‰‡è£œå……ï¼š**

1. æ¸¬è©¦å¹³å°é ‚å±¤æ¨¡çµ„æª”æ¡ˆå‘½åç‚º `tb.sv`ï¼Œæ¨¡çµ„åç‚º `tb`ï¼ŒDUT å¯¦ä¾‹åç‚º `dut`ã€‚
2. `type_id::create()` ä¸­ `name` åƒæ•¸å¿…é ˆèˆ‡è®Šæ•¸åç¨±ä¸€è‡´ï¼Œä»¥åˆ©é™¤éŒ¯ã€‚
3. å¥—ä»¶å®šç¾©çš„é¡å‹æ‡‰åŠ ä¸Šå”¯ä¸€å‰ç¶´ï¼Œé¿å…åç¨±è¡çªã€‚
4. æ‰€æœ‰å¥—ä»¶è®Šæ•¸çš†éœ€æ˜ç¢ºæŒ‡å®šå‹åˆ¥ã€‚
5. é¡åˆ¥ç‰©ä»¶å¯¦ä¾‹åç¨±å»ºè­°åŠ ä¸Š `m_` å‰ç¶´ã€‚
6. å¤šå€‹å¯¦ä¾‹æ™‚å¯åŠ ä¸Šå…·æ„ç¾©çš„åç¨±ï¼Œä¾‹å¦‚ `m_my_cat`ã€`m_my_dog`ã€‚
7. é™£åˆ—å‘½åå»ºè­°ä½¿ç”¨è¤‡æ•¸ï¼Œå¦‚ `m_my_animals[NUM_ANIMALS]`ã€‚

---

ï¼ˆå¾ŒçºŒå°‡ç¹¼çºŒæ“´å……åˆ°æ•´ä»½ç¿»è­¯å…§å®¹ï¼ŒåŒ…å«ç›®éŒ„çµæ§‹ã€UVM æº–å‰‡ã€SystemVerilog ç‰¹æ€§ã€Assertions ç­‰ï¼‰


## ç›®éŒ„çµæ§‹èˆ‡å¥—ä»¶

æ¯å€‹é¡åˆ¥æ‡‰ä½¿ç”¨ç¨ç«‹æª”æ¡ˆï¼Œä¸”æª”åèˆ‡é¡åˆ¥åç¨±ç›¸ç¬¦ã€‚é¡åˆ¥æª”æ¡ˆéœ€é€é `\`include` å¼•å…¥å¥—ä»¶ï¼ˆpackageï¼‰æª”æ¡ˆä¸­ã€‚

### UVM Agent ç›®éŒ„çµæ§‹

- æ¯å€‹ Agent çš„é©—è­‰ç¢¼æ‡‰é›†ä¸­æ–¼ `<block>_agent/` ç›®éŒ„ã€‚
- æ‰€æœ‰ Agent å¯é›†ä¸­æ–¼å…±ç”¨å€åŸŸï¼Œä»¥æå‡å¯é‡ç”¨æ€§ã€‚

```txt
<block>_agent/
  <block>_if.sv
  <block>_item.sv
  <block>_agent.sv
  <block>_agent_pkg.sv
  <block>_agent_cfg.sv
  <block>_agent_cov.sv
  <block>_driver.sv
  <block>_host_driver.sv
  <block>_device_driver.sv
  <block>_monitor.sv
  <block>_sequencer.sv
  seq_lib/
    <block>_base_seq.sv
```

### UVM Environment ç›®éŒ„çµæ§‹

- æ‰€æœ‰ UVM ç’°å¢ƒã€æ¸¬è©¦ã€é ‚å±¤ testbench çš„é©—è­‰ç¢¼æ‡‰ä½æ–¼ `<dut>/dv/` ä¸‹çš„å­ç›®éŒ„ï¼š

```txt
<dut>/dv/
  env/
    <dut>_env.sv
    <dut>_env_pkg.sv
    <dut>_env_cfg.sv
    <dut>_env_cov.sv
    <dut>_scoreboard.sv
    <dut>_virtual_sequencer.sv
    seq_lib/
      <dut>_base_vseq.sv
      <dut>_sanity_vseq.sv
  tb/
    tb.sv
  tests/
    <dut>_base_test.sv
    <dut>_test_pkg.sv
```

- `<block>_agent_pkg.sv`ã€`<dut>_env_pkg.sv`ã€`<dut>_test_pkg.sv`ã€`tb.sv` ä¸­é ˆåŒ…å«ï¼š

```systemverilog
`include "dv_macros.svh"
`include "uvm_macros.svh"
import uvm_pkg::*;
```

---

ï¼ˆæ¥ä¸‹ä¾†æœƒç¹¼çºŒç¿»è­¯ UVM æº–å‰‡èˆ‡æ‰€æœ‰å…§å®¹ç›´åˆ°çµå°¾ï¼‰

## UVM æº–å‰‡

å§‹çµ‚ä½¿ç”¨ `run_test()` ä¸”ä¸æŒ‡å®šæ¸¬è©¦åç¨±ï¼Œé€™æ¨£å¯ä»¥é€é `+UVM_TESTNAME=...` åƒæ•¸åœ¨å‘½ä»¤åˆ—ä¸­è¦†å¯«æ¸¬è©¦é¡åˆ¥ï¼Œç„¡éœ€é‡æ–°ç·¨è­¯ï¼Œäº¦ä¾¿æ–¼å›æ­¸æ¸¬è©¦ï¼ˆregression runï¼‰åŸ·è¡Œã€‚

### é¡åˆ¥å®šç¾©ï¼ˆClass Definitionsï¼‰

1.  å®£å‘Šè®Šæ•¸å¾Œï¼Œä½¿ç”¨ `uvm_component_utils` æˆ– `uvm_object_utils` å®è¨»å†Šè‡³ factoryã€‚
2.  æ¬²å•Ÿç”¨è‡ªå‹•æ¬„ä½æ“ä½œï¼Œä½¿ç”¨ `uvm_field_*` å®åŒ…ä½æ¬„ä½å®šç¾©ï¼Œä¸¦æŒ‡å®šæ——æ¨™ç‚º `UVM_DEFAULT`ã€‚
    - ç¯„ä¾‹ï¼š

      ```systemverilog
      `uvm_field_int(rx_delay, UVM_DEFAULT | UVM_NOCOMPARE | UVM_NOPRINT)
      ```

3.  è¨»å†Šå®Œ factory å¾Œéœ€å®šç¾©å»ºæ§‹å­ï¼Œä½¿ç”¨ `uvm_object_new` æˆ– `uvm_component_new` å®ã€‚
4.  è‹¥æ‰‹å‹•å®šç¾©å»ºæ§‹å­ï¼Œç¬¬ä¸€è¡Œéœ€ç‚º `super.new(...)`ã€‚
5.  å»ºæ§‹å­åƒ…èƒ½æ¥æ”¶ `name` å’Œï¼ˆè‹¥ç‚º componentï¼‰`parent` åƒæ•¸ã€‚
6.  æ‰€æœ‰ç‰©ä»¶æ‡‰åœ¨ `build_phase()` æˆ–åºåˆ—çš„ `body()` é–‹é ­å¯¦ä¾‹åŒ–ï¼Œæ–¹ä¾¿ factory overrideã€‚
7.  è‹¥ç¹¼æ‰¿è‡ªå…¶ä»–é¡åˆ¥ï¼Œè¦†å¯«çš„æ¯å€‹éšæ®µæ–¹æ³•ä¸­å¿…é ˆå‘¼å« `super.<phase>_phase()`ã€‚
8.  transaction é¡åˆ¥ï¼š
    - ç¹¼æ‰¿è‡ª `uvm_sequence_item`
    - åƒ…åŒ…å« interface è³‡æ–™ï¼Œä¸å«å‚³è¼¸æ©Ÿåˆ¶
    - å¿…é ˆå¯åˆæ³•éš¨æ©ŸåŒ–

### `new()` å‡½å¼å®šç¾©

- è‹¥ç¹¼æ‰¿è‡ª `uvm_object`ï¼Œå‰‡ `name` åƒæ•¸é è¨­ç‚ºç©ºå­—ä¸² `""`
- è‹¥ç¹¼æ‰¿è‡ª `uvm_component`ï¼Œä¸å¾—æœ‰é è¨­å€¼

ğŸ‘ æ­£ç¢ºç¯„ä¾‹ï¼š

```systemverilog
function new (string name = "");
  super.new(name);
endfunction

function new(string name, uvm_component parent);
  super.new(name, parent);
endfunction
```

ğŸ‘ éŒ¯èª¤ç¯„ä¾‹ï¼š

```systemverilog
function new(string name = "my_seq");  // éŒ¯ï¼šåç¨±é è¨­ä¸ç‚º ""
  super.new(name);
endfunction
```

---

ï¼ˆæ¥ä¸‹ä¾†å°‡æŒçºŒç¿»è­¯ UVM Scoreboardã€Agentã€Driverã€Macro ä½¿ç”¨ç­‰è¦ç¯„ï¼‰

### `uvm_scoreboard` ä½¿ç”¨

ä½¿ç”¨ `uvm_tlm_analysis_fifo` å„²å­˜éœ€å»¶é²è™•ç†çš„ transactionã€‚å…¶ç„¡ç•Œé™å¤§å°ã€ä¸é˜»å¡å¯«å…¥ï¼Œé©åˆåœ¨ Scoreboard ç­‰å¾…è³‡æ–™æ¯”å°æ™‚ä½¿ç”¨ã€‚

---

### `uvm_agent` ä½¿ç”¨

1. Interface agent æ‡‰åªåŒ…å« sequencerã€driverã€monitor èˆ‡ configã€‚
2. æ¯å€‹ DUT interface æ‡‰é…ç½®ä¸€å€‹ agentï¼Œä¸¦é€é `is_active` æ§åˆ¶æ˜¯å¦å•Ÿå‹• sequencer/driverã€‚
3. è‹¥ DUT æœ‰å¤šç¨®æ¨¡å¼ï¼ˆå¦‚ host/deviceï¼‰ï¼Œéœ€è¨­è¨ˆå…©å€‹ driverï¼Œä¸¦åœ¨ `build_phase` åšé¸æ“‡ã€‚

---

### `uvm_driver` ä½¿ç”¨

1. driver åƒ…é€£æ¥ä¸€å€‹ sequencer èˆ‡ä¸€å€‹ interfaceï¼Œ**ä¸å¯å« analysis port**ã€‚
2. ä¸å¾—åœ¨ driver éš¨æ©ŸåŒ–å¾ sequencer æ¥æ”¶åˆ°çš„ transactionã€‚
3. è‹¥ clock cycle ç„¡æœ‰æ•ˆ transactionï¼Œdriver æ§åˆ¶ä¹‹ bus è¼¸å‡ºæ‡‰ç‚º `X`ã€‚

---

### å®ï¼ˆMacroï¼‰ä½¿ç”¨æº–å‰‡

**UVM æä¾›å¤§é‡å®ç°¡åŒ–æµç¨‹ï¼Œäº¦æœ‰ `dv_macros.svh` è£œå……è‡ªè¨‚å®**

#### UVM å®ä½¿ç”¨

- æ‰€æœ‰ `\`uvm_` é–‹é ­çš„å®çš†ä¸éœ€çµå°¾åˆ†è™Ÿã€‚
- `uvm_object_*` / `uvm_component_*`ï¼šè¨»å†Šé¡åˆ¥è‡³ factoryã€‚
- `uvm_field_*`ï¼šç”¨æ–¼ sequence item æ¬„ä½è‡ªå‹•åŒ–ã€‚

> âš  ä¸å¾—åœ¨ `uvm_component` æ´¾ç”Ÿé¡ä¸­ä½¿ç”¨ `uvm_field_*`

##### æ­£ç¢ºåšæ³•ï¼š

```systemverilog
start_item(item);
assert(item.randomize());
finish_item(item);
```

##### éŒ¯èª¤åšæ³•ï¼ˆå·²æ£„ç”¨ï¼‰ï¼š

```systemverilog
`uvm_do(item)
```

---

ï¼ˆä¸‹ä¸€éšæ®µå°‡è£œä¸Š dv_macros.svh å®ã€Factory ä½¿ç”¨ã€Configurationã€Sequence/Itemã€Assertionã€Loggingã€SVA ç­‰ç« ç¯€ï¼‰

### `dv_macros.svh` å®ä½¿ç”¨å»ºè­°

1. **UVM ç°¡åŒ–å°å‡ºå·¨é›†**ï¼š`gfn`, `gtn`, `gn`, `gmv` ç°¡åŒ– `get_name` ç­‰èª¿ç”¨
2. **downcast**ï¼š`downcast(ext, base)` å°‡åŸºåº•é¡åˆ¥è½‰å‹ç‚ºæ“´å……é¡å‹
3. **new å®**ï¼š`uvm_object_new`, `uvm_component_new` åŒ…è£ constructor
4. **å»ºç«‹ç‰©ä»¶**ï¼š`uvm_create_obj`, `uvm_create_comp` ç­‰åƒ¹æ–¼ `type_id::create(...)`
5. **æª¢æŸ¥å·¨é›†**ï¼š`DV_CHECK_*`ã€`DV_CHECK_*_FATAL` å¯å¿«é€Ÿæ¯”å°ä¸¦å ±éŒ¯
6. **éš¨æ©ŸåŒ–**ï¼šä½¿ç”¨ `DV_CHECK_RANDOMIZE_FATAL` ç­‰å®åŒ…è£ randomize å‘¼å«
7. **çµå°¾æª¢æŸ¥åˆ—å°**ï¼š`DV_EOT_PRINT_*` ç”¨æ–¼ scoreboard ä¸­ TLM FIFO æ¸…ç©ºæª¢æŸ¥
8. **éš”é›¢ç­‰å¾…ï¼ˆSpinwaitï¼‰**ï¼š`DV_SPINWAIT(...)` åŸ·è¡Œéš”é›¢å¼ç­‰å¾…èˆ‡éŒ¯èª¤åµæ¸¬

---

## Factory ä½¿ç”¨

1. æ‰€æœ‰é¡åˆ¥éœ€è¨»å†Šè‡³ factoryï¼Œä½¿ç”¨ `uvm_object_utils` æˆ– `uvm_component_utils`
2. å»ºç«‹ç‰©ä»¶æ‡‰é€é `type_id::create(...)`ï¼Œå‹¿ç›´æ¥ `new()` é™¤éæ˜¯ covergroup / TLM
3. è‹¥éœ€å»ºç«‹é™£åˆ—ï¼Œä½¿ç”¨ `$sformatf(...)` ç‚ºæ¯å€‹ç‰©ä»¶å‘½å
4. å°æ–¼ componentï¼Œç¬¬äºŒåƒæ•¸ç‚º `this` æŒ‡å®šçˆ¶å±¤
5. ç‰©ä»¶å‘½åèˆ‡ handle åç¨±ä¸€è‡´å¯é¿å…éŒ¯èª¤è¨Šæ¯æ··æ·†

```systemverilog
m_agent = agent_type::type_id::create("m_agent", this);
```

6. ä½¿ç”¨ `gfn` è£œè¶³ hierarchy åç¨±ï¼š

```systemverilog
m_txn = txn_type::type_id::create({`gfn, ".m_txn"});
```

7. Override ä½¿ç”¨ç¯„ä¾‹å¦‚ä¸‹ï¼š

```systemverilog
factory.set_type_override_by_type(base::get_type(), impl::get_type());
factory.set_inst_override_by_type("env.agent.driver", base::get_type(), impl::get_type());
```

---

## Configuration æ©Ÿåˆ¶

1. åƒ…ä½¿ç”¨ `uvm_config_db`ï¼Œ**ç¦æ­¢ä½¿ç”¨** `uvm_resource_db` æˆ– `set/get_config_*`
2. æ¯å€‹ agent/env æ‡‰æœ‰å°æ‡‰ config objectï¼Œä¸¦åŒ…å…¥å…¶ä»– config
3. åƒ…å‚³éå®Œæ•´ objectï¼Œä¸å»ºè­°å‚³éåŸºæœ¬å‹åˆ¥ï¼ˆé¿å…å‘½åè¡çªï¼‰
4. æ‰€æœ‰ `get()` å‘¼å«å¿…é ˆæª¢æŸ¥æˆåŠŸèˆ‡å¦ï¼š

```systemverilog
if (!uvm_config_db#(...)::get(...)) `uvm_fatal(...)
```

5. ä¸å¯åœ¨ `set()` ä¸­ä½¿ç”¨ field wildcardï¼›inst_name å¯è¦–æƒ…æ³ä½¿ç”¨ `*`

---

ï¼ˆä¸‹ä¸€æ‰¹ç¿»è­¯å°‡æ¶µè“‹ Sequences, Objection, Logging, DPI, SystemVerilog èªæ³•èˆ‡ Assertion ç« ç¯€ï¼‰

---

## Sequences èˆ‡ Sequence Items

### Sequences ä½¿ç”¨æº–å‰‡

1. å„˜é‡æ’°å¯«é€šç”¨ï¼ˆgenericï¼‰sequenceï¼Œé¿å… directed testã€‚
2. é¿å…ä½¿ç”¨çµ•å°æ™‚é–“å»¶é²ï¼ˆå¦‚ `#10ns`ï¼‰ï¼Œé¼“å‹µä»¥ clock ç‚ºå–®ä½çš„å»¶é²ã€‚
3. åŠŸèƒ½é‚è¼¯æ‡‰æ”¾åœ¨ `body()`ï¼Œå…¶ä»–åˆå§‹åŒ–æ‡‰æ”¾ `pre_start()` / `post_start()`ã€‚
4. å»ºç«‹ sequence å¾Œé ˆå…ˆ `randomize()` æ‰èƒ½å•Ÿå‹•ã€‚
5. ä½¿ç”¨ virtual sequence å”èª¿å¤š agent/sequencerã€‚
6. virtual sequence å¯å•Ÿå‹•æ–¼ null sequencer æˆ– virtual sequencerã€‚

### Sequence Item ä½¿ç”¨

å»ºè­°ï¼ˆéå¼·åˆ¶ï¼‰ç‚ºæ¯å€‹ item æ’°å¯«ç°¡æ˜“æ¸¬è©¦ä¾†é©—è­‰ constraint æ˜¯å¦æœ‰æ•ˆã€‚

---

## Objection æ§åˆ¶èˆ‡æ¸¬è©¦çµæŸå”èª¿

åŸå‰‡ï¼šç•¶ stimulus å°šæœªçµæŸã€æˆ– DUT å°šæœªå›æ‡‰æ™‚ï¼Œ**ä¸å¾—çµæŸ phase**

1. ç”¨ `phase.raise_objection()` / `drop_objection()` æ§åˆ¶æ¸¬è©¦å­˜æ´»æ™‚é–“
2. ç›£æ§å…ƒä»¶æ‡‰å¯¦ä½œ watchdogï¼šè§€å¯Ÿ bus æ´»å‹•æƒ…å½¢ï¼Œè‡ªå‹•æ§åˆ¶ objection
3. scoreboard ä¸æ‡‰è‡ªè¡Œä½¿ç”¨ objectionï¼Œæ‡‰ä¾æ“š FIFO ç‹€æ…‹æ¨æ–·æ¸¬è©¦çµæŸ

### å»ºè­°æ ¼å¼

```systemverilog
phase.raise_objection(this, $sformatf("%s raised", `gfn));
...
phase.drop_objection(this, $sformatf("%s dropped", `gfn));
```

4. å»ºè­°æ‰€æœ‰ testbench è¨­å®š timeoutï¼š

```systemverilog
uvm_root::set_timeout(1ms, 1);
```

---

## Logging èˆ‡åˆ—å°è¨Šæ¯è¦ç¯„

1. é™åˆ¶å°å‡ºè‡³ consoleï¼Œé¿å…å¤§é‡éå¿…è¦è¼¸å‡º
2. é—œéµè³‡æ–™å¯«å…¥ log æª”ï¼›console åƒ…å°éŒ¯èª¤æˆ–é‡å¤§ç‹€æ…‹
3. å–„ç”¨ `uvm_info` ä¸¦åˆ†ç´šï¼š

| Verbosity | ç”¨é€”                         |
| --------- | ---------------------------- |
| UVM_LOW   | component åˆå§‹åŒ–ï¼Œreset ç­‰   |
| UVM_MEDIUM| CSR æ“ä½œã€é‡è¦ç‹€æ…‹äº‹ä»¶       |
| UVM_HIGH  | DUT/RefModel äº¤æ˜“ç‹€æ³        |
| UVM_DEBUG | è©³ç´°é™¤éŒ¯è¨Šæ¯ï¼ˆCSR æ’é™¤ç­‰ï¼‰   |

4. åš´ç¦ä½¿ç”¨ `$display`ï¼Œè«‹ä½¿ç”¨ `uvm_info`, `uvm_error`, `uvm_fatal`
5. ç¦ç”¨ `uvm_warning`ï¼Œæ”¹ç”¨ `uvm_error` æˆ– `uvm_fatal`
6. ç¬¬ä¸€å€‹åƒæ•¸æ‡‰ä½¿ç”¨ `gfn` / `gtn`ï¼Œé¿å…ç¡¬å¯« `get_name()`

---

## DPI / C èª¿ç”¨æ…£ä¾‹

1. SV â‡„ C ä¹‹ DPI å‡½å¼å‘½åå»ºè­°ï¼š
   - SV export â†’ `sv_dpi_*`
   - C import â†’ `c_dpi_*`
2. é©ç”¨æƒ…å¢ƒï¼šå‘¼å« C/C++ ref modelã€emulationã€é«˜æ•ˆå‡½å¼åº«
3. ä¸å»ºè­°å°‡ SV å¯å¯¦ä½œé‚è¼¯æ¬è‡³ C
4. è·¨èªè¨€å‘¼å«æ‡‰ä½¿ç”¨ semaphore ç¢ºä¿ thread safe
5. å„˜é‡åƒ…å‚³éåŸºæœ¬å‹åˆ¥

---

ï¼ˆå¾ŒçºŒç« ç¯€å°‡è£œä¸Š SV èªæ³•ç´°ç¯€ã€randomizationã€SVA æ¨¡çµ„ç­‰ï¼‰

---

## SystemVerilog èªè¨€ç‰¹æ€§è¦ç¯„

### å‡½å¼å®£å‘Š

- æ‰€æœ‰ package å…§å‡½å¼ã€æ¨¡çµ„ã€interfaceï¼Œçš†é ˆæ˜ç¢ºä½¿ç”¨ `automatic` æˆ– `static`ã€‚

### éš¨æ©ŸåŒ–ï¼ˆRandomizationï¼‰

1. æ‰€æœ‰ constraint å‘½åæ‡‰åŠ ä¸Š `_c` ä½œç‚ºå¾Œç¶´ã€‚
2. é¿å…åœ¨ constraint ä¸­ä½¿ç”¨è¿´åœˆï¼Œå¯ä½¿ç”¨ `inside` å–ä»£ï¼š

```systemverilog
constraint val_c {
  !(a inside {data});
}
```

3. é¿å…åœ¨ constraint å…§é€²è¡Œè¤‡é›œé‹ç®—ã€‚
4. å„ªå…ˆä½¿ç”¨ bitmaskï¼ˆå¦‚ `&`ï¼‰è€Œé `%`ã€‚
5. constraint è¤‡é›œæ™‚å¯åˆ†æ‹†ä¸¦å„è‡ª randomizeã€‚
6. éš¨æ©ŸåŒ– object array æ™‚æ‡‰é€ä¸€ randomizeã€‚

### Enum å‘½å

```systemverilog
typedef enum bit {
  UartInterruptFrameErr,
  UartInterruptRxBufferFull
} uart_interrupt_e;
```

- é¡å‹ä½¿ç”¨ `snake_case`ï¼Œå€¼ç‚º `UpperCamelCase`ã€‚

### Interface / Clocking Block / Modport

1. ä¸ä½¿ç”¨ `program` å€å¡Šã€‚
2. clock/reset å¿…é ˆç”± module æˆ– interface ç”¢ç”Ÿã€‚
3. ä½¿ç”¨ clocking block æ­é… modportã€‚
4. å»ºè­° block level interface å¯é‡ç”¨æ–¼æ•´åˆ/ç³»çµ±æ¸¬è©¦å¹³å°ã€‚

### è¿´åœˆï¼ˆLoopï¼‰å»ºè­°

- å„ªå…ˆä½¿ç”¨ `foreach` è¿´åœˆï¼Œé¿å… `for`ã€`while` ç”¢ç”ŸéŒ¯èª¤ã€‚

### Assert å…§ä¸å¯å«å‰¯ä½œç”¨

âŒ éŒ¯èª¤ç¯„ä¾‹ï¼š

```systemverilog
assert(item.randomize());
```

âœ… æ­£ç¢ºå¯«æ³•ï¼šä½¿ç”¨ `DV_CHECK_RANDOMIZE_FATAL`

---

## SystemVerilog Assertionï¼ˆSVAï¼‰ä½¿ç”¨æº–å‰‡

1. SVA æ¨¡çµ„åƒ…ä½¿ç”¨ input portï¼Œä¸å¯é©…å‹•è¨Šè™Ÿã€‚
2. ä½¿ç”¨ `ASSERT` å®è€Œéæ‰‹å¯« `assert property(...)`ã€‚
3. ä½¿ç”¨ `bind` ç¶å®šè‡³ DUT moduleï¼Œè€Œé testbenchã€‚
4. ä¸å¯æ–¼ SVA å…§ä½¿ç”¨çµ•å°éšå±¤è·¯å¾‘ã€‚
5. è‹¥ cross-hierarchyï¼Œå°‡ SVA bind è‡³æœ€æ¥è¿‘å…±åŒç¥–å…ˆã€‚
6. æ‰€æœ‰ bind èªå¥æ‡‰å¯«æ–¼ç¨ç«‹ bindfile ä¸­ï¼Œä½œç‚º top module å‚³å…¥ã€‚
7. bind æ™‚ç¶å®šæ¨¡çµ„åç¨±è€Œéç‰¹å®šå¯¦ä¾‹åç¨±ã€‚

```systemverilog
bind aes_core sva_aes_checker u_sva(.clk(clk), ...);
```

---

# âœ… å®Œæ•´ç¿»è­¯çµæŸ

æ­¤æ–‡ä»¶ç‚º lowRISC SystemVerilog è¨­è¨ˆé©—è­‰é¢¨æ ¼æŒ‡å—ä¹‹æ­£é«”ä¸­æ–‡å®Œæ•´ç¿»è­¯ç‰ˆï¼Œå·²æ¶µè“‹æ‰€æœ‰ç« ç¯€ï¼ŒåŒ…æ‹¬å‘½åè¦ç¯„ã€UVM æ–¹æ³•è«–ã€Macroã€Objection æ§åˆ¶ã€DPIã€Assertions åŠ SVA ç¶å®šæŠ€å·§ã€‚

