#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 17 18:12:04 2019
# Process ID: 14512
# Current directory: C:/vivado_proj/first_zynq_design/first_zynq_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20748 C:\vivado_proj\first_zynq_design\first_zynq_design\first_zynq_design.xpr
# Log file: C:/vivado_proj/first_zynq_design/first_zynq_design/vivado.log
# Journal file: C:/vivado_proj/first_zynq_design/first_zynq_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.xpr
INFO: [Project 1-313] Project file moved from 'C:/Zynq_Book_Tutorial_Projects/first_zynq_design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'first_zynq_system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
first_zynq_system_axi_gpio_0_0
first_zynq_system_ps7_0_axi_periph_0
first_zynq_system_rst_ps7_0_100M_0
first_zynq_system_auto_pc_0

INFO: [Project 1-230] Project 'first_zynq_design.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 767.008 ; gain = 137.957
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {first_zynq_system_axi_gpio_0_0 first_zynq_system_rst_ps7_0_100M_0 first_zynq_system_ps7_0_axi_periph_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <first_zynq_system> from BD file <C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/first_zynq_system.bd>
Upgrading 'C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/first_zynq_system.bd'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-3422] Upgraded first_zynq_system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 19 to revision 20
INFO: [IP_Flow 19-3422] Upgraded first_zynq_system_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 18 to revision 19
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded first_zynq_system_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
Wrote  : <C:\vivado_proj\first_zynq_design\first_zynq_design\first_zynq_design.srcs\sources_1\bd\first_zynq_system\first_zynq_system.bd> 
INFO: [BD 41-2124] The block design file <C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/first_zynq_system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ui/bd_9198563d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/vivado_proj/first_zynq_design/first_zynq_design/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1038.617 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {first_zynq_system_axi_gpio_0_0 first_zynq_system_rst_ps7_0_100M_0 first_zynq_system_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/first_zynq_system.bd]
Wrote  : <C:\vivado_proj\first_zynq_design\first_zynq_design\first_zynq_design.srcs\sources_1\bd\first_zynq_system\first_zynq_system.bd> 
VHDL Output written to : C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.v
VHDL Output written to : C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/sim/first_zynq_system.v
VHDL Output written to : C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/hdl/first_zynq_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/hw_handoff/first_zynq_system.hwh
Generated Block Design Tcl file C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/hw_handoff/first_zynq_system_bd.tcl
Generated Hardware Definition File C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.hwdef
generate_target: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1195.203 ; gain = 156.586
catch { config_ip_cache -export [get_ips -all first_zynq_system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all first_zynq_system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all first_zynq_system_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all first_zynq_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/first_zynq_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/first_zynq_system.bd]
launch_runs -jobs 4 {first_zynq_system_processing_system7_0_0_synth_1 first_zynq_system_axi_gpio_0_0_synth_1 first_zynq_system_rst_ps7_0_100M_0_synth_1 first_zynq_system_auto_pc_0_synth_1}
[Thu Jan 17 18:56:33 2019] Launched first_zynq_system_processing_system7_0_0_synth_1, first_zynq_system_axi_gpio_0_0_synth_1, first_zynq_system_rst_ps7_0_100M_0_synth_1, first_zynq_system_auto_pc_0_synth_1...
Run output will be captured here:
first_zynq_system_processing_system7_0_0_synth_1: C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.runs/first_zynq_system_processing_system7_0_0_synth_1/runme.log
first_zynq_system_axi_gpio_0_0_synth_1: C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.runs/first_zynq_system_axi_gpio_0_0_synth_1/runme.log
first_zynq_system_rst_ps7_0_100M_0_synth_1: C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.runs/first_zynq_system_rst_ps7_0_100M_0_synth_1/runme.log
first_zynq_system_auto_pc_0_synth_1: C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.runs/first_zynq_system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/first_zynq_system.bd] -directory C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.ip_user_files/sim_scripts -ip_user_files_dir C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.ip_user_files -ipstatic_source_dir C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.cache/compile_simlib/modelsim} {questa=C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.cache/compile_simlib/questa} {riviera=C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.cache/compile_simlib/riviera} {activehdl=C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run first_zynq_system_auto_pc_0_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 18:58:27 2019...
