---
published: true
---
#### Day 1: Verilog Self-Checking testbench of a 2:1 mux. (*Sorry for the audio)
<div style="position:relative;padding-bottom:56.25%;height:0;overflow:hidden;"> <iframe style="width:100%;height:100%;position:absolute;left:0px;top:0px;overflow:hidden" frameborder="0" type="text/html" src="https://www.dailymotion.com/embed/video/k7d0UMBCDHLxx4xjzNV" width="100%" height="100%" allowfullscreen > </iframe> </div>

#### Day 1: Day 1.2: Verilog Self-Checking testbench of a 2:1 mux. (Continue) 
<div style="position:relative;padding-bottom:56.25%;height:0;overflow:hidden;"> <iframe style="width:100%;height:100%;position:absolute;left:0px;top:0px;overflow:hidden" frameborder="0" type="text/html" src="https://www.dailymotion.com/embed/video/k3HBIIJ9jxDIZBxjzON" width="100%" height="100%" allowfullscreen > </iframe> </div>
