Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug  5 07:12:32 2025
| Host         : DESKTOP-KGRGKNK running 64-bit major release  (build 9200)
| Command      : report_drc -file SPI_Wrapper_drc_opted.rpt -pb SPI_Wrapper_drc_opted.pb -rpx SPI_Wrapper_drc_opted.rpx
| Design       : SPI_Wrapper
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_SPI_Wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+-----------------------+------------+
| Rule   | Severity | Description           | Violations |
+--------+----------+-----------------------+------------+
| IOSR-1 | Warning  | IOB set reset sharing | 1          |
+--------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
IOSR-1#1 Warning
IOB set reset sharing  
IO MOSI connects to flops which have these SPI/STP/SR[0], SPI/STP/shift_reg[8]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>


