// Seed: 299053597
module module_0 #(
    parameter id_2 = 32'd90
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic [id_2 : 1] id_4 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd53
) (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor _id_8
);
  logic [7:0] id_10;
  assign id_5 = 1;
  assign id_10[id_8 : 1] = 1;
  wire id_11;
  localparam id_12 = 1'b0 && 1, id_13 = (1), id_14 = 1'b0;
  module_0 modCall_1 (
      id_11,
      id_14,
      id_12
  );
  wire [1 : 1] id_15;
endmodule
