// Seed: 1440612801
module module_0;
  tri   id_1;
  uwire id_2;
  assign id_1 = 1;
  wire id_3;
  assign id_2 = 1;
endmodule : id_4
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    output uwire id_6,
    input uwire id_7,
    input logic id_8,
    input wand id_9,
    output wire id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    output wand id_14,
    input supply1 id_15,
    output supply0 id_16,
    output supply0 id_17,
    input tri id_18,
    input tri id_19,
    input supply1 id_20,
    output wire id_21,
    input wire id_22,
    input tri1 id_23,
    input supply1 id_24,
    output logic id_25,
    output logic id_26,
    output tri1 id_27,
    input tri id_28,
    output wand id_29,
    output supply0 id_30,
    input wand id_31,
    input wor id_32,
    output wire id_33,
    input wire id_34,
    input tri0 id_35,
    input supply1 id_36,
    output supply0 id_37,
    output supply1 id_38,
    input tri0 id_39,
    output supply1 id_40,
    input tri id_41
);
  assign id_6 = id_22;
  initial if (id_19) id_26 <= 1;
  assign id_26 = id_8;
  module_0();
  wire id_43, id_44;
  nand (
      id_1,
      id_12,
      id_13,
      id_15,
      id_18,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_28,
      id_3,
      id_31,
      id_32,
      id_34,
      id_35,
      id_36,
      id_39,
      id_4,
      id_41,
      id_5,
      id_7,
      id_8,
      id_9
  );
  always id_25 <= 1;
  wire id_45;
endmodule
