#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 28 18:14:59 2025
# Process ID: 17804
# Current directory: C:/work/verilog/250328_total
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17272 C:\work\verilog\250328_total\250328_total.xpr
# Log file: C:/work/verilog/250328_total/vivado.log
# Journal file: C:/work/verilog/250328_total\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/verilog/250328_total/250328_total.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/work/verilog/250328_total/250328_total.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_total
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.680 ; gain = 245.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_total' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_STOPWATCH' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'uart2stopwatch' (1#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'top_uart2stopwatch' (2#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (3#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (4#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz' (5#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (7#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter SEC bound to: 2'b01 
	Parameter MIN bound to: 2'b10 
	Parameter HOUR bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:28]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:43]
INFO: [Synth 8-6155] done synthesizing module 'watch_cu' (8#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch1_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz_w' (9#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w__parameterized0' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_hour' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_hour' (11#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'watch1_dp' (12#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_t' (13#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-6157] synthesizing module 'three2eight_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'three2eight_t' (14#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized0' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized1' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:215]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_t' (16#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_t' (17#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6157] synthesizing module 'counter_8_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_8_t' (18#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
	Parameter COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_t' (19#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'comparator_msec_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'comparator_msec_t' (20#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_time' (21#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (22#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_STOPWATCH' (23#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_distance' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
	Parameter PULSE_10US bound to: 1000 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter TRIGGER bound to: 2 - type: integer 
	Parameter WAIT_ECHO_H bound to: 3 - type: integer 
	Parameter MEASURE_ECHO bound to: 4 - type: integer 
	Parameter WAIT_BETWEEN bound to: 5 - type: integer 
	Parameter DONE bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (24#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
	Parameter COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (25#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
INFO: [Synth 8-6155] done synthesizing module 'top_distance' (26#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (27#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:114]
INFO: [Synth 8-6155] done synthesizing module 'two2four' (28#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (29#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (30#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (31#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (32#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_dist' (33#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dist' (34#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_humid_temp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_ht' (35#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:118]
INFO: [Synth 8-6155] done synthesizing module 'two2four_ht' (36#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_ht' (37#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_ht' (38#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6155] done synthesizing module 'counter_4_ht' (39#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_ht' (40#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_humid_temp' (41#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'sensor_con' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNC_LOW bound to: 3 - type: integer 
	Parameter SYNC_HIGH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_BIT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter START_18MS bound to: 1800 - type: integer 
	Parameter TIME_OUT bound to: 2000 - type: integer 
	Parameter WAIT_CNT bound to: 3 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0OR1 bound to: 4 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sensor_con' (42#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
	Parameter COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (43#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
INFO: [Synth 8-6155] done synthesizing module 'main' (44#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_humid' (45#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_FIFO' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (46#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (47#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (48#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
INFO: [Synth 8-6155] done synthesizing module 'uart' (49#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (50#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (51#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:118]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (52#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (53#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
ERROR: [Synth 8-439] module 'print_gen' not found [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:108]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP_UART_FIFO' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_total' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.574 ; gain = 307.887
---------------------------------------------------------------------------------
RTL Elaboration failed
135 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_total
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1545.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_total' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_STOPWATCH' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'uart2stopwatch' (1#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'top_uart2stopwatch' (2#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (3#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (4#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz' (5#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (7#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter SEC bound to: 2'b01 
	Parameter MIN bound to: 2'b10 
	Parameter HOUR bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:28]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:43]
INFO: [Synth 8-6155] done synthesizing module 'watch_cu' (8#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch1_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz_w' (9#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w__parameterized0' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_hour' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_hour' (11#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'watch1_dp' (12#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_t' (13#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-6157] synthesizing module 'three2eight_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'three2eight_t' (14#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized0' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized1' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:215]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_t' (16#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_t' (17#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6157] synthesizing module 'counter_8_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_8_t' (18#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
	Parameter COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_t' (19#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'comparator_msec_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'comparator_msec_t' (20#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_time' (21#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (22#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_STOPWATCH' (23#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_distance' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
	Parameter PULSE_10US bound to: 1000 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter TRIGGER bound to: 2 - type: integer 
	Parameter WAIT_ECHO_H bound to: 3 - type: integer 
	Parameter MEASURE_ECHO bound to: 4 - type: integer 
	Parameter WAIT_BETWEEN bound to: 5 - type: integer 
	Parameter DONE bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (24#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
	Parameter COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (25#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
INFO: [Synth 8-6155] done synthesizing module 'top_distance' (26#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (27#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:114]
INFO: [Synth 8-6155] done synthesizing module 'two2four' (28#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (29#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (30#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (31#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (32#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_dist' (33#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dist' (34#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_humid_temp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_ht' (35#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:118]
INFO: [Synth 8-6155] done synthesizing module 'two2four_ht' (36#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_ht' (37#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_ht' (38#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6155] done synthesizing module 'counter_4_ht' (39#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_ht' (40#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_humid_temp' (41#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'sensor_con' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNC_LOW bound to: 3 - type: integer 
	Parameter SYNC_HIGH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_BIT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter START_18MS bound to: 1800 - type: integer 
	Parameter TIME_OUT bound to: 2000 - type: integer 
	Parameter WAIT_CNT bound to: 3 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0OR1 bound to: 4 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sensor_con' (42#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
	Parameter COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (43#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
INFO: [Synth 8-6155] done synthesizing module 'main' (44#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_humid' (45#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_FIFO' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (46#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (47#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (48#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
INFO: [Synth 8-6155] done synthesizing module 'uart' (49#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (50#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (51#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:118]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (52#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (53#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_print_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'print_gen_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:83]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:178]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_dist' (54#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:83]
INFO: [Synth 8-6157] synthesizing module 'print_gen_temp_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:241]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:389]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:348]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_temp_humid' (55#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:241]
INFO: [Synth 8-6157] synthesizing module 'print_gen_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:414]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:530]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_time' (56#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:414]
INFO: [Synth 8-6155] done synthesizing module 'top_print_gen' (57#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_FIFO' (58#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'mode_controller' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mode_controller' (59#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'top_total' (60#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1574.285 ; gain = 28.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.285 ; gain = 28.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.285 ; gain = 28.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1574.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1845.617 ; gain = 300.043
152 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1845.617 ; gain = 300.043
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_total
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_total' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_STOPWATCH' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'uart2stopwatch' (1#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'top_uart2stopwatch' (2#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (3#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (4#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz' (5#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (7#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter SEC bound to: 2'b01 
	Parameter MIN bound to: 2'b10 
	Parameter HOUR bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:28]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:43]
INFO: [Synth 8-6155] done synthesizing module 'watch_cu' (8#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch1_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz_w' (9#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w__parameterized0' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_hour' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_hour' (11#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'watch1_dp' (12#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_t' (13#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-6157] synthesizing module 'three2eight_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'three2eight_t' (14#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized0' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized1' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:215]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_t' (16#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_t' (17#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6157] synthesizing module 'counter_8_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_8_t' (18#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
	Parameter COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_t' (19#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'comparator_msec_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'comparator_msec_t' (20#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_time' (21#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (22#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_STOPWATCH' (23#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_distance' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
	Parameter PULSE_10US bound to: 1000 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter TRIGGER bound to: 2 - type: integer 
	Parameter WAIT_ECHO_H bound to: 3 - type: integer 
	Parameter MEASURE_ECHO bound to: 4 - type: integer 
	Parameter WAIT_BETWEEN bound to: 5 - type: integer 
	Parameter DONE bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (24#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
	Parameter COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (25#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
INFO: [Synth 8-6155] done synthesizing module 'top_distance' (26#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (27#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:114]
INFO: [Synth 8-6155] done synthesizing module 'two2four' (28#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (29#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (30#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (31#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (32#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_dist' (33#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dist' (34#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_humid_temp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_ht' (35#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:118]
INFO: [Synth 8-6155] done synthesizing module 'two2four_ht' (36#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_ht' (37#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_ht' (38#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6155] done synthesizing module 'counter_4_ht' (39#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_ht' (40#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_humid_temp' (41#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'sensor_con' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNC_LOW bound to: 3 - type: integer 
	Parameter SYNC_HIGH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_BIT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter START_18MS bound to: 1800 - type: integer 
	Parameter TIME_OUT bound to: 2000 - type: integer 
	Parameter WAIT_CNT bound to: 3 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0OR1 bound to: 4 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sensor_con' (42#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
	Parameter COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (43#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
INFO: [Synth 8-6155] done synthesizing module 'main' (44#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_humid' (45#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_FIFO' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (46#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (47#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (48#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
INFO: [Synth 8-6155] done synthesizing module 'uart' (49#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (50#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (51#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:118]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (52#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (53#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_print_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'print_gen_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:83]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:178]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_dist' (54#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:83]
INFO: [Synth 8-6157] synthesizing module 'print_gen_temp_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:241]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:389]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:348]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_temp_humid' (55#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:241]
INFO: [Synth 8-6157] synthesizing module 'print_gen_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:414]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:530]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_time' (56#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:414]
INFO: [Synth 8-6155] done synthesizing module 'top_print_gen' (57#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_FIFO' (58#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'mode_controller' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mode_controller' (59#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'top_total' (60#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.895 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1848.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.895 ; gain = 0.000
152 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.895 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/verilog/250328_total/250328_total.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 28 19:17:37 2025] Launched synth_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/synth_1/runme.log
[Fri Mar 28 19:17:37 2025] Launched impl_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/verilog/250328_total/250328_total.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 28 19:20:57 2025] Launched synth_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/synth_1/runme.log
[Fri Mar 28 19:20:57 2025] Launched impl_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1893.324 ; gain = 44.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_total' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_STOPWATCH' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'uart2stopwatch' (1#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'top_uart2stopwatch' (2#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (3#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (4#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz' (5#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (7#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter SEC bound to: 2'b01 
	Parameter MIN bound to: 2'b10 
	Parameter HOUR bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:28]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:43]
INFO: [Synth 8-6155] done synthesizing module 'watch_cu' (8#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch1_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz_w' (9#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w__parameterized0' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_hour' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_hour' (11#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'watch1_dp' (12#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_t' (13#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-6157] synthesizing module 'three2eight_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'three2eight_t' (14#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized0' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized1' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:215]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_t' (16#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_t' (17#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6157] synthesizing module 'counter_8_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_8_t' (18#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
	Parameter COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_t' (19#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'comparator_msec_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'comparator_msec_t' (20#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_time' (21#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (22#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_STOPWATCH' (23#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_distance' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
	Parameter PULSE_10US bound to: 1000 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter TRIGGER bound to: 2 - type: integer 
	Parameter WAIT_ECHO_H bound to: 3 - type: integer 
	Parameter MEASURE_ECHO bound to: 4 - type: integer 
	Parameter WAIT_BETWEEN bound to: 5 - type: integer 
	Parameter DONE bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (24#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
	Parameter COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (25#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
INFO: [Synth 8-6155] done synthesizing module 'top_distance' (26#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (27#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:114]
INFO: [Synth 8-6155] done synthesizing module 'two2four' (28#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (29#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (30#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (31#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (32#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_dist' (33#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dist' (34#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_humid_temp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_ht' (35#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:118]
INFO: [Synth 8-6155] done synthesizing module 'two2four_ht' (36#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_ht' (37#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_ht' (38#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6155] done synthesizing module 'counter_4_ht' (39#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_ht' (40#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_humid_temp' (41#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'sensor_con' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNC_LOW bound to: 3 - type: integer 
	Parameter SYNC_HIGH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_BIT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter START_18MS bound to: 1800 - type: integer 
	Parameter TIME_OUT bound to: 2000 - type: integer 
	Parameter WAIT_CNT bound to: 3 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0OR1 bound to: 4 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sensor_con' (42#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
	Parameter COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (43#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
INFO: [Synth 8-6155] done synthesizing module 'main' (44#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_humid' (45#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_FIFO' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (46#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (47#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (48#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
INFO: [Synth 8-6155] done synthesizing module 'uart' (49#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (50#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (51#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:118]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (52#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (53#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_print_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'print_gen_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:83]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:178]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_dist' (54#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:83]
INFO: [Synth 8-6157] synthesizing module 'print_gen_temp_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:241]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:389]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:348]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_temp_humid' (55#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:241]
INFO: [Synth 8-6157] synthesizing module 'print_gen_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:414]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:530]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_time' (56#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:414]
INFO: [Synth 8-6155] done synthesizing module 'top_print_gen' (57#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_FIFO' (58#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'mode_controller' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mode_controller' (59#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'top_total' (60#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.340 ; gain = 80.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.254 ; gain = 98.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.254 ; gain = 98.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1961.813 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1961.813 ; gain = 112.918
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/verilog/250328_total/250328_total.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 28 19:23:48 2025] Launched synth_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/synth_1/runme.log
[Fri Mar 28 19:23:49 2025] Launched impl_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/impl_1/runme.log
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_total
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1961.813 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_total' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_STOPWATCH' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'uart2stopwatch' (1#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'top_uart2stopwatch' (2#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (3#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (4#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz' (5#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (7#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter SEC bound to: 2'b01 
	Parameter MIN bound to: 2'b10 
	Parameter HOUR bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:28]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:43]
INFO: [Synth 8-6155] done synthesizing module 'watch_cu' (8#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch1_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz_w' (9#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w__parameterized0' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_hour' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_hour' (11#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'watch1_dp' (12#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_t' (13#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-6157] synthesizing module 'three2eight_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'three2eight_t' (14#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized0' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized1' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:215]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_t' (16#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_t' (17#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6157] synthesizing module 'counter_8_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_8_t' (18#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
	Parameter COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_t' (19#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'comparator_msec_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'comparator_msec_t' (20#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_time' (21#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (22#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_STOPWATCH' (23#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_distance' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
	Parameter PULSE_10US bound to: 1000 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter TRIGGER bound to: 2 - type: integer 
	Parameter WAIT_ECHO_H bound to: 3 - type: integer 
	Parameter MEASURE_ECHO bound to: 4 - type: integer 
	Parameter WAIT_BETWEEN bound to: 5 - type: integer 
	Parameter DONE bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (24#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
	Parameter COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (25#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
INFO: [Synth 8-6155] done synthesizing module 'top_distance' (26#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (27#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:114]
INFO: [Synth 8-6155] done synthesizing module 'two2four' (28#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (29#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (30#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (31#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (32#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_dist' (33#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dist' (34#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_humid_temp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_ht' (35#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:118]
INFO: [Synth 8-6155] done synthesizing module 'two2four_ht' (36#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_ht' (37#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_ht' (38#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6155] done synthesizing module 'counter_4_ht' (39#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_ht' (40#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_humid_temp' (41#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'sensor_con' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNC_LOW bound to: 3 - type: integer 
	Parameter SYNC_HIGH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_BIT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter START_18MS bound to: 1800 - type: integer 
	Parameter TIME_OUT bound to: 2000 - type: integer 
	Parameter WAIT_CNT bound to: 3 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0OR1 bound to: 4 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sensor_con' (42#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
	Parameter COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (43#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
INFO: [Synth 8-6155] done synthesizing module 'main' (44#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_humid' (45#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_FIFO' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (46#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (47#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (48#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
INFO: [Synth 8-6155] done synthesizing module 'uart' (49#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (50#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (51#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:118]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (52#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (53#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_print_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'print_gen_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:87]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:182]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_dist' (54#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:87]
INFO: [Synth 8-6157] synthesizing module 'print_gen_temp_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:245]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:393]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:352]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_temp_humid' (55#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:245]
INFO: [Synth 8-6157] synthesizing module 'print_gen_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:418]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:534]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_time' (56#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:418]
INFO: [Synth 8-6155] done synthesizing module 'top_print_gen' (57#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_FIFO' (58#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'mode_controller' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mode_controller' (59#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'top_total' (60#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1961.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1961.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1961.813 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1961.813 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1961.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.813 ; gain = 0.000
152 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.813 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1961.813 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1961.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.559 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA
set_property PROGRAM.FILE {C:/work/verilog/250328_total/250328_total.runs/impl_1/top_total.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/verilog/250328_total/250328_total.runs/impl_1/top_total.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_total
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3932.063 ; gain = 113.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_total' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_STOPWATCH' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'uart2stopwatch' (1#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'top_uart2stopwatch' (2#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (3#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (4#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz' (5#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (7#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter SEC bound to: 2'b01 
	Parameter MIN bound to: 2'b10 
	Parameter HOUR bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:28]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:43]
INFO: [Synth 8-6155] done synthesizing module 'watch_cu' (8#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch1_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz_w' (9#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w__parameterized0' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_hour' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_hour' (11#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'watch1_dp' (12#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_t' (13#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-6157] synthesizing module 'three2eight_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'three2eight_t' (14#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized0' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized1' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:215]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_t' (16#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_t' (17#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6157] synthesizing module 'counter_8_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_8_t' (18#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
	Parameter COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_t' (19#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'comparator_msec_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'comparator_msec_t' (20#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_time' (21#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (22#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_STOPWATCH' (23#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_distance' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
	Parameter PULSE_10US bound to: 1000 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter TRIGGER bound to: 2 - type: integer 
	Parameter WAIT_ECHO_H bound to: 3 - type: integer 
	Parameter MEASURE_ECHO bound to: 4 - type: integer 
	Parameter WAIT_BETWEEN bound to: 5 - type: integer 
	Parameter DONE bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (24#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
	Parameter COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (25#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
INFO: [Synth 8-6155] done synthesizing module 'top_distance' (26#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (27#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:114]
INFO: [Synth 8-6155] done synthesizing module 'two2four' (28#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (29#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (30#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (31#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (32#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_dist' (33#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dist' (34#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_humid_temp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_ht' (35#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:118]
INFO: [Synth 8-6155] done synthesizing module 'two2four_ht' (36#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_ht' (37#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_ht' (38#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6155] done synthesizing module 'counter_4_ht' (39#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_ht' (40#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_humid_temp' (41#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'sensor_con' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNC_LOW bound to: 3 - type: integer 
	Parameter SYNC_HIGH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_BIT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter START_18MS bound to: 1800 - type: integer 
	Parameter TIME_OUT bound to: 2000 - type: integer 
	Parameter WAIT_CNT bound to: 3 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0OR1 bound to: 4 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sensor_con' (42#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
	Parameter COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (43#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
INFO: [Synth 8-6155] done synthesizing module 'main' (44#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_humid' (45#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_FIFO' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (46#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (47#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (48#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
INFO: [Synth 8-6155] done synthesizing module 'uart' (49#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (50#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (51#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:118]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (52#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (53#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_print_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'print_gen_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:87]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:182]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_dist' (54#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:87]
INFO: [Synth 8-6157] synthesizing module 'print_gen_temp_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:245]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:393]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:352]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_temp_humid' (55#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:245]
INFO: [Synth 8-6157] synthesizing module 'print_gen_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:418]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:534]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_time' (56#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:418]
INFO: [Synth 8-6155] done synthesizing module 'top_print_gen' (57#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_FIFO' (58#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'mode_controller' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mode_controller' (59#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'top_total' (60#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3973.699 ; gain = 154.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3995.590 ; gain = 176.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3995.590 ; gain = 176.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3995.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4109.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4149.449 ; gain = 330.559
152 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4149.449 ; gain = 330.559
write_schematic -format pdf -orientation portrait C:/work/verilog/250328_total/stopwatch.pdf
C:/work/verilog/250328_total/stopwatch.pdf
write_schematic -format pdf -orientation portrait C:/work/verilog/250328_total/temp_humid.pdf
C:/work/verilog/250328_total/temp_humid.pdf
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/verilog/250328_total/250328_total.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 28 19:36:04 2025] Launched synth_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/synth_1/runme.log
[Fri Mar 28 19:36:04 2025] Launched impl_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/verilog/250328_total/250328_total.runs/impl_1/top_total.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/verilog/250328_total/250328_total.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 28 19:42:50 2025] Launched synth_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/synth_1/runme.log
[Fri Mar 28 19:42:50 2025] Launched impl_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/verilog/250328_total/250328_total.runs/impl_1/top_total.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/verilog/250328_total/250328_total.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 28 19:48:01 2025] Launched synth_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/synth_1/runme.log
[Fri Mar 28 19:48:02 2025] Launched impl_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/verilog/250328_total/250328_total.runs/impl_1/top_total.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/work/verilog/250328_total/250328_total.srcs/sim_1/new/tb_uart_fifo.v w ]
add_files -fileset sim_1 C:/work/verilog/250328_total/250328_total.srcs/sim_1/new/tb_uart_fifo.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART_STOPWATCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module fifo_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller_time
INFO: [VRFC 10-311] analyzing module comparator_msec_t
INFO: [VRFC 10-311] analyzing module clk_divider_t
INFO: [VRFC 10-311] analyzing module counter_8_t
INFO: [VRFC 10-311] analyzing module three2eight_t
INFO: [VRFC 10-311] analyzing module digit_splitter_t
INFO: [VRFC 10-311] analyzing module mux_8x1_t
INFO: [VRFC 10-311] analyzing module mux_2x1_t
INFO: [VRFC 10-311] analyzing module bcd2seg_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller_humid_temp
INFO: [VRFC 10-311] analyzing module clk_divider_ht
INFO: [VRFC 10-311] analyzing module counter_4_ht
INFO: [VRFC 10-311] analyzing module two2four_ht
INFO: [VRFC 10-311] analyzing module digit_splitter_ht
INFO: [VRFC 10-311] analyzing module mux_4x1_ht
INFO: [VRFC 10-311] analyzing module bcd2seg_ht
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller_dist
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-311] analyzing module counter_4
INFO: [VRFC 10-311] analyzing module two2four
INFO: [VRFC 10-311] analyzing module digit_splitter
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module bcd2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_distance
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module tick_1us
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module tick_gen
INFO: [VRFC 10-311] analyzing module sensor_con
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_print_gen
INFO: [VRFC 10-311] analyzing module print_gen_dist
INFO: [VRFC 10-311] analyzing module print_gen_temp_humid
INFO: [VRFC 10-311] analyzing module print_gen_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_dp
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-311] analyzing module clk_div_100Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_humid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_total
INFO: [VRFC 10-311] analyzing module mode_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart2stopwatch
INFO: [VRFC 10-311] analyzing module uart2stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watch1_dp
INFO: [VRFC 10-311] analyzing module time_counter_w
INFO: [VRFC 10-311] analyzing module time_counter_hour
INFO: [VRFC 10-311] analyzing module clk_div_100Hz_w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watch_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xelab -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 14 for port 'bcd' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart2stopwatch
Compiling module xil_defaultlib.top_uart2stopwatch
Compiling module xil_defaultlib.btn_debounce
Compiling module xil_defaultlib.stopwatch_cu
Compiling module xil_defaultlib.clk_div_100Hz
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.time_counter(TICK_COUNT=60,BIT_W...
Compiling module xil_defaultlib.time_counter(TICK_COUNT=24,BIT_W...
Compiling module xil_defaultlib.stopwatch_dp
Compiling module xil_defaultlib.watch_cu
Compiling module xil_defaultlib.clk_div_100Hz_w
Compiling module xil_defaultlib.time_counter_w
Compiling module xil_defaultlib.time_counter_w(TICK_COUNT=60,BIT...
Compiling module xil_defaultlib.time_counter_hour
Compiling module xil_defaultlib.watch1_dp
Compiling module xil_defaultlib.bcd2seg_t
Compiling module xil_defaultlib.three2eight_t
Compiling module xil_defaultlib.digit_splitter_t
Compiling module xil_defaultlib.digit_splitter_t(BIT_WIDTH=6)
Compiling module xil_defaultlib.digit_splitter_t(BIT_WIDTH=5)
Compiling module xil_defaultlib.mux_8x1_t
Compiling module xil_defaultlib.mux_2x1_t
Compiling module xil_defaultlib.counter_8_t
Compiling module xil_defaultlib.clk_divider_t
Compiling module xil_defaultlib.comparator_msec_t
Compiling module xil_defaultlib.fnd_controller_time
Compiling module xil_defaultlib.top_stopwatch
Compiling module xil_defaultlib.TOP_UART_STOPWATCH
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.tick_1us
Compiling module xil_defaultlib.top_distance
Compiling module xil_defaultlib.bcd2seg
Compiling module xil_defaultlib.two2four
Compiling module xil_defaultlib.digit_splitter
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.counter_4
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.fnd_controller_dist
Compiling module xil_defaultlib.top_dist
Compiling module xil_defaultlib.bcd2seg_ht
Compiling module xil_defaultlib.two2four_ht
Compiling module xil_defaultlib.digit_splitter_ht(BIT_WIDTH=8)
Compiling module xil_defaultlib.mux_4x1_ht
Compiling module xil_defaultlib.counter_4_ht
Compiling module xil_defaultlib.clk_divider_ht
Compiling module xil_defaultlib.fnd_controller_humid_temp
Compiling module xil_defaultlib.sensor_con
Compiling module xil_defaultlib.tick_gen
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.top_humid
Compiling module xil_defaultlib.baud_tick_gen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.TOP_UART
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fifo_control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.print_gen_dist
Compiling module xil_defaultlib.print_gen_temp_humid
Compiling module xil_defaultlib.print_gen_time
Compiling module xil_defaultlib.top_print_gen
Compiling module xil_defaultlib.TOP_UART_FIFO
Compiling module xil_defaultlib.mode_controller
Compiling module xil_defaultlib.top_total
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sending data: 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4262.066 ; gain = 51.316
restart
INFO: [Simtcl 6-17] Simulation restarted
set_property top tb_uart_fifo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove:           : "C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module fifo_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_print_gen
INFO: [VRFC 10-311] analyzing module print_gen_dist
INFO: [VRFC 10-311] analyzing module print_gen_temp_humid
INFO: [VRFC 10-311] analyzing module print_gen_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sim_1/new/tb_uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xelab -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_fifo_behav xil_defaultlib.tb_uart_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_fifo_behav xil_defaultlib.tb_uart_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_tick_gen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.TOP_UART
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fifo_control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.print_gen_dist
Compiling module xil_defaultlib.print_gen_temp_humid
Compiling module xil_defaultlib.print_gen_time
Compiling module xil_defaultlib.top_print_gen
Compiling module xil_defaultlib.TOP_UART_FIFO
Compiling module xil_defaultlib.tb_uart_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_fifo_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim/xsim.dir/tb_uart_fifo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 28 19:58:34 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_uart_fifo_behav -key {Behavioral:sim_1:Functional:tb_uart_fifo} -tclbatch {tb_uart_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_uart_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sending data: 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_uart_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4275.602 ; gain = 13.535
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
Sending data: 53
Data sent: 53
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sim_1/new/tb_uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xelab -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_fifo_behav xil_defaultlib.tb_uart_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_fifo_behav xil_defaultlib.tb_uart_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_tick_gen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.TOP_UART
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fifo_control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.print_gen_dist
Compiling module xil_defaultlib.print_gen_temp_humid
Compiling module xil_defaultlib.print_gen_time
Compiling module xil_defaultlib.top_print_gen
Compiling module xil_defaultlib.TOP_UART_FIFO
Compiling module xil_defaultlib.tb_uart_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Sending data: 53
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4336.902 ; gain = 0.430
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
Sending data: 53
Data sent: 53
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module fifo_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_print_gen
INFO: [VRFC 10-311] analyzing module print_gen_dist
INFO: [VRFC 10-311] analyzing module print_gen_temp_humid
INFO: [VRFC 10-311] analyzing module print_gen_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sim_1/new/tb_uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xelab -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_fifo_behav xil_defaultlib.tb_uart_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_fifo_behav xil_defaultlib.tb_uart_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_tick_gen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.TOP_UART
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fifo_control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.print_gen_dist
Compiling module xil_defaultlib.print_gen_temp_humid
Compiling module xil_defaultlib.print_gen_time
Compiling module xil_defaultlib.top_print_gen
Compiling module xil_defaultlib.TOP_UART_FIFO
Compiling module xil_defaultlib.tb_uart_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Sending data: 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4405.898 ; gain = 0.301
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
Sending data: 53
Data sent: 53
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4405.941 ; gain = 0.043
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4733.988 ; gain = 0.000
run 50 ms
Sending data: 53
Data sent: 53
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4733.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module fifo_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_print_gen
INFO: [VRFC 10-311] analyzing module print_gen_dist
INFO: [VRFC 10-311] analyzing module print_gen_temp_humid
INFO: [VRFC 10-311] analyzing module print_gen_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/verilog/250328_total/250328_total.srcs/sim_1/new/tb_uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/verilog/250328_total/250328_total.sim/sim_1/behav/xsim'
"xelab -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_fifo_behav xil_defaultlib.tb_uart_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b48088de7320457e9b5a4dd6c7961749 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_fifo_behav xil_defaultlib.tb_uart_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_tick_gen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.TOP_UART
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fifo_control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.print_gen_dist
Compiling module xil_defaultlib.print_gen_temp_humid
Compiling module xil_defaultlib.print_gen_time
Compiling module xil_defaultlib.top_print_gen
Compiling module xil_defaultlib.TOP_UART_FIFO
Compiling module xil_defaultlib.tb_uart_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Sending data: 53
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5674.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
Sending data: 53
Data sent: 53
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/work/verilog/250328_total/250328_total.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 28 20:23:54 2025] Launched synth_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/synth_1/runme.log
[Fri Mar 28 20:23:54 2025] Launched impl_1...
Run output will be captured here: C:/work/verilog/250328_total/250328_total.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/verilog/250328_total/250328_total.runs/impl_1/top_total.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 20:26:47 2025...
