#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1166-g668f9850)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55e4b1ab7f30 .scope module, "ram_testbench" "ram_testbench" 2 1;
 .timescale 0 0;
v0x55e4b1b2b150_0 .var "clk", 0 0;
v0x55e4b1b2b240_0 .net "data", 7 0, L_0x55e4b1b2ba30;  1 drivers
v0x55e4b1b2b2e0_0 .net "externalRamAddr", 18 0, v0x55e4b1b2a020_0;  1 drivers
v0x55e4b1b2b3d0_0 .net "externalRamCEB", 0 0, v0x55e4b1b2a0e0_0;  1 drivers
v0x55e4b1b2b4c0_0 .net "externalRamOEB", 0 0, v0x55e4b1b2a180_0;  1 drivers
v0x55e4b1b2b600_0 .net "externalRamWEB", 0 0, v0x55e4b1b2a340_0;  1 drivers
v0x55e4b1b2b6f0_0 .var "resetB", 0 0;
S_0x55e4b1b02ee0 .scope module, "externalRam" "cy62148E" 2 47, 3 4 0, S_0x55e4b1ab7f30;
 .timescale 0 0;
    .port_info 0 /INOUT 8 "data";
    .port_info 1 /INPUT 1 "ce_b";
    .port_info 2 /INPUT 1 "we_b";
    .port_info 3 /INPUT 1 "oe_b";
    .port_info 4 /INPUT 19 "addr";
L_0x55e4b1ae1140 .functor AND 1, L_0x55e4b1b2b790, L_0x55e4b1b2b830, C4<1>, C4<1>;
L_0x55e4b1b2b970 .functor AND 1, L_0x55e4b1ae1140, v0x55e4b1b2a340_0, C4<1>, C4<1>;
v0x55e4b1af1840_0 .net *"_ivl_1", 0 0, L_0x55e4b1b2b790;  1 drivers
v0x55e4b1af16e0_0 .net *"_ivl_3", 0 0, L_0x55e4b1b2b830;  1 drivers
v0x55e4b1af1580_0 .net *"_ivl_4", 0 0, L_0x55e4b1ae1140;  1 drivers
v0x55e4b1af1420_0 .net *"_ivl_6", 0 0, L_0x55e4b1b2b970;  1 drivers
o0x7f608a64e0d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55e4b1af1160_0 name=_ivl_8
v0x55e4b1ae1260_0 .net "addr", 18 0, v0x55e4b1b2a020_0;  alias, 1 drivers
v0x55e4b1ab80c0_0 .net "ce_b", 0 0, v0x55e4b1b2a0e0_0;  alias, 1 drivers
v0x55e4b1b28f00_0 .var "clk", 0 0;
v0x55e4b1b28fc0_0 .net "data", 7 0, L_0x55e4b1b2ba30;  alias, 1 drivers
v0x55e4b1b290a0 .array "mem", 514288 0, 7 0;
v0x55e4b1b29160_0 .net "oe_b", 0 0, v0x55e4b1b2a180_0;  alias, 1 drivers
v0x55e4b1b29220_0 .var "tmp_data", 7 0;
v0x55e4b1b29300_0 .net "we_b", 0 0, v0x55e4b1b2a340_0;  alias, 1 drivers
E_0x55e4b1b09880 .event posedge, v0x55e4b1b28f00_0;
L_0x55e4b1b2b790 .reduce/nor v0x55e4b1b2a0e0_0;
L_0x55e4b1b2b830 .reduce/nor v0x55e4b1b2a180_0;
L_0x55e4b1b2ba30 .functor MUXZ 8, o0x7f608a64e0d8, v0x55e4b1b29220_0, L_0x55e4b1b2b970, C4<>;
S_0x55e4b1b29460 .scope module, "ram_loader" "ram_loader" 2 58, 4 1 0, S_0x55e4b1ab7f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "internalRamAddress";
    .port_info 1 /OUTPUT 64 "internalRamWdata";
    .port_info 2 /OUTPUT 1 "internalRamCEB";
    .port_info 3 /OUTPUT 1 "internalRamWEB";
    .port_info 4 /OUTPUT 1 "externalRamCEB";
    .port_info 5 /OUTPUT 1 "externalRamWEB";
    .port_info 6 /OUTPUT 1 "externalRamOEB";
    .port_info 7 /OUTPUT 19 "externalRamAddress";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "resetB";
    .port_info 10 /INPUT 8 "externalRamReadData";
P_0x55e4b1b29610 .param/l "FSM_SIZE" 0 4 51, +C4<00000000000000000000000000000100>;
P_0x55e4b1b29650 .param/l "IDLE" 0 4 52, C4<0000>;
P_0x55e4b1b29690 .param/l "RD0" 0 4 54, C4<0010>;
P_0x55e4b1b296d0 .param/l "RD1" 0 4 55, C4<0011>;
P_0x55e4b1b29710 .param/l "RD2" 0 4 56, C4<0100>;
P_0x55e4b1b29750 .param/l "RD3" 0 4 57, C4<0101>;
P_0x55e4b1b29790 .param/l "RD4" 0 4 58, C4<0110>;
P_0x55e4b1b297d0 .param/l "RD5" 0 4 59, C4<0111>;
P_0x55e4b1b29810 .param/l "RD6" 0 4 60, C4<1000>;
P_0x55e4b1b29850 .param/l "RD7" 0 4 61, C4<1001>;
P_0x55e4b1b29890 .param/l "SEND_RD" 0 4 53, C4<0001>;
P_0x55e4b1b298d0 .param/l "WR" 0 4 62, C4<1010>;
P_0x55e4b1b29910 .param/l "WR2RD" 0 4 63, C4<1011>;
v0x55e4b1b29f40_0 .net "clk", 0 0, v0x55e4b1b2b150_0;  1 drivers
v0x55e4b1b2a020_0 .var "externalRamAddress", 18 0;
v0x55e4b1b2a0e0_0 .var "externalRamCEB", 0 0;
v0x55e4b1b2a180_0 .var "externalRamOEB", 0 0;
v0x55e4b1b2a250_0 .net "externalRamReadData", 7 0, L_0x55e4b1b2ba30;  alias, 1 drivers
v0x55e4b1b2a340_0 .var "externalRamWEB", 0 0;
v0x55e4b1b2a410_0 .var "internalRamAddress", 9 0;
v0x55e4b1b2a4b0_0 .var "internalRamCEB", 0 0;
v0x55e4b1b2a550_0 .var "internalRamWEB", 0 0;
v0x55e4b1b2a5f0_0 .var "internalRamWdata", 63 0;
v0x55e4b1b2a6b0_0 .var "nextExternalRamAddress", 18 0;
v0x55e4b1b2a790_0 .var "nextExternalRamCEB", 0 0;
v0x55e4b1b2a850_0 .var "nextExternalRamOEB", 0 0;
v0x55e4b1b2a910_0 .var "nextExternalRamWEB", 0 0;
v0x55e4b1b2a9d0_0 .var "nextInternalRamAddress", 9 0;
v0x55e4b1b2aab0_0 .var "nextInternalRamCEB", 0 0;
v0x55e4b1b2ab70_0 .var "nextInternalRamWEB", 0 0;
v0x55e4b1b2ac30_0 .var "nextInternalRamWdata", 63 0;
v0x55e4b1b2ad10_0 .var "next_state", 3 0;
v0x55e4b1b2adf0_0 .net "resetB", 0 0, v0x55e4b1b2b6f0_0;  1 drivers
v0x55e4b1b2aeb0_0 .var "state", 3 0;
E_0x55e4b1b08d70/0 .event negedge, v0x55e4b1b2adf0_0;
E_0x55e4b1b08d70/1 .event posedge, v0x55e4b1b29f40_0;
E_0x55e4b1b08d70 .event/or E_0x55e4b1b08d70/0, E_0x55e4b1b08d70/1;
E_0x55e4b1ad8ee0/0 .event anyedge, v0x55e4b1ae1260_0, v0x55e4b1b2a5f0_0, v0x55e4b1b28fc0_0, v0x55e4b1b2a410_0;
E_0x55e4b1ad8ee0/1 .event anyedge, v0x55e4b1b2aeb0_0;
E_0x55e4b1ad8ee0 .event/or E_0x55e4b1ad8ee0/0, E_0x55e4b1ad8ee0/1;
    .scope S_0x55e4b1b02ee0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4b1b28f00_0, 0;
    %end;
    .thread T_0;
    .scope S_0x55e4b1b02ee0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x55e4b1b28f00_0;
    %nor/r;
    %store/vec4 v0x55e4b1b28f00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e4b1b02ee0;
T_2 ;
    %wait E_0x55e4b1b09880;
    %load/vec4 v0x55e4b1ab80c0_0;
    %nor/r;
    %load/vec4 v0x55e4b1b29300_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55e4b1b28fc0_0;
    %load/vec4 v0x55e4b1ae1260_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e4b1b290a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e4b1b02ee0;
T_3 ;
    %wait E_0x55e4b1b09880;
    %load/vec4 v0x55e4b1ab80c0_0;
    %nor/r;
    %load/vec4 v0x55e4b1b29160_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55e4b1ae1260_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x55e4b1b290a0, 4;
    %assign/vec4 v0x55e4b1b29220_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e4b1b29460;
T_4 ;
    %wait E_0x55e4b1ad8ee0;
    %load/vec4 v0x55e4b1b2a410_0;
    %store/vec4 v0x55e4b1b2a9d0_0, 0, 10;
    %load/vec4 v0x55e4b1b2a5f0_0;
    %store/vec4 v0x55e4b1b2ac30_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2aab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2ab70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %load/vec4 v0x55e4b1b2aeb0_0;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %load/vec4 v0x55e4b1b2aeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %load/vec4 v0x55e4b1b2a250_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e4b1b2ac30_0, 4, 8;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %load/vec4 v0x55e4b1b2a250_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e4b1b2ac30_0, 4, 8;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %load/vec4 v0x55e4b1b2a250_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e4b1b2ac30_0, 4, 8;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %load/vec4 v0x55e4b1b2a250_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e4b1b2ac30_0, 4, 8;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %load/vec4 v0x55e4b1b2a250_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e4b1b2ac30_0, 4, 8;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %load/vec4 v0x55e4b1b2a250_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e4b1b2ac30_0, 4, 8;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %load/vec4 v0x55e4b1b2a250_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e4b1b2ac30_0, 4, 8;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %load/vec4 v0x55e4b1b2a250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e4b1b2ac30_0, 4, 8;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2aab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2ab70_0, 0, 1;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e4b1b2ad10_0, 0, 4;
    %load/vec4 v0x55e4b1b2a410_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55e4b1b2a9d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2a910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2a850_0, 0, 1;
    %load/vec4 v0x55e4b1b2a020_0;
    %addi 1, 0, 19;
    %store/vec4 v0x55e4b1b2a6b0_0, 0, 19;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e4b1b29460;
T_5 ;
    %wait E_0x55e4b1b08d70;
    %load/vec4 v0x55e4b1b2adf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4b1b2a410_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55e4b1b2a5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4b1b2a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4b1b2a550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4b1b2a0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4b1b2a340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4b1b2a180_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55e4b1b2a020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e4b1b2aeb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e4b1b2a9d0_0;
    %assign/vec4 v0x55e4b1b2a410_0, 0;
    %load/vec4 v0x55e4b1b2ac30_0;
    %assign/vec4 v0x55e4b1b2a5f0_0, 0;
    %load/vec4 v0x55e4b1b2aab0_0;
    %assign/vec4 v0x55e4b1b2a4b0_0, 0;
    %load/vec4 v0x55e4b1b2ab70_0;
    %assign/vec4 v0x55e4b1b2a550_0, 0;
    %load/vec4 v0x55e4b1b2a790_0;
    %assign/vec4 v0x55e4b1b2a0e0_0, 0;
    %load/vec4 v0x55e4b1b2a910_0;
    %assign/vec4 v0x55e4b1b2a340_0, 0;
    %load/vec4 v0x55e4b1b2a850_0;
    %assign/vec4 v0x55e4b1b2a180_0, 0;
    %load/vec4 v0x55e4b1b2a6b0_0;
    %assign/vec4 v0x55e4b1b2a020_0, 0;
    %load/vec4 v0x55e4b1b2ad10_0;
    %assign/vec4 v0x55e4b1b2aeb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e4b1ab7f30;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "ram.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e4b1ab7f30 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55e4b1ab7f30;
T_7 ;
    %vpi_call 2 20 "$readmemh", "testbench/memory.mem", v0x55e4b1b290a0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55e4b1ab7f30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2b6f0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55e4b1ab7f30;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x55e4b1b2b150_0;
    %inv;
    %store/vec4 v0x55e4b1b2b150_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e4b1ab7f30;
T_10 ;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b1b2b6f0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b1b2b6f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55e4b1ab7f30;
T_11 ;
    %delay 500, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench/ram_testbench.v";
    "testbench/cy62148E.v";
    "verilog/ram_loader.v";
