verilog work "/home/silver/xilinx_projects/spartan6_mastering/step_002/step_002.srcs/sources_1/new/example_top.v"
