Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec 23 01:57:56 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             111 |           51 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1336 |          477 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                              Enable Signal                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CPU_Core_inst/CU/sourceRegisterNumberReg[3]_i_1_n_0                    | resetBtn_IBUF    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | memoryMapping_inst/serialInterface_inst/countBitsTransmitted           | resetBtn_IBUF    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/CPSR_Reg                                              | resetBtn_IBUF    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/operand2SelReg                                        | resetBtn_IBUF    |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/destinationRegisterNumberReg                          | resetBtn_IBUF    |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/memOperationReg                                       | resetBtn_IBUF    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/bitManipulationValSelReg                              | resetBtn_IBUF    |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG | memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1_n_0           | resetBtn_IBUF    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | memoryMapping_inst/serialInterface_inst/countTransmitCycles            | resetBtn_IBUF    |                3 |             20 |         6.67 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/destinationRegisterNumberReg_reg[0]_0[0]              | resetBtn_IBUF    |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/instructionReg[31]_i_1_n_0                            | resetBtn_IBUF    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]_0[0]              | resetBtn_IBUF    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/enable[0]                                             | resetBtn_IBUF    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/E[0]                                            | resetBtn_IBUF    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_3                              |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[7]_0                              |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[1]_2[0]                           | resetBtn_IBUF    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_0[0]                           | resetBtn_IBUF    |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_3[0]                           | resetBtn_IBUF    |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_1[0]                           | resetBtn_IBUF    |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_rep_1[0]                       | resetBtn_IBUF    |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_2[0]                           | resetBtn_IBUF    |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_0[0]                           | resetBtn_IBUF    |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_8[0]                  | resetBtn_IBUF    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_1[0]                           | resetBtn_IBUF    |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_2[0]                           | resetBtn_IBUF    |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_3[0]                           | resetBtn_IBUF    |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_4[0]                           | resetBtn_IBUF    |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_4                              |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/E[0]                                                  | resetBtn_IBUF    |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]_0[0]                  | resetBtn_IBUF    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]_1[0]                  | resetBtn_IBUF    |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]_2[0]                  | resetBtn_IBUF    |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_0[0]                  | resetBtn_IBUF    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_1[0]                  | resetBtn_IBUF    |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_2[0]                  | resetBtn_IBUF    |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_3[0]                  | resetBtn_IBUF    |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_4[0]                  | resetBtn_IBUF    |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_5[0]                  | resetBtn_IBUF    |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_6[0]                  | resetBtn_IBUF    |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_7[0]                  | resetBtn_IBUF    |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_5[0]                           | resetBtn_IBUF    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/operand1SelReg[4]_i_1_n_0                             | resetBtn_IBUF    |               12 |             37 |         3.08 |
|  clk_IBUF_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_0                              | resetBtn_IBUF    |               20 |             37 |         1.85 |
|  clk_IBUF_BUFG | CPU_Core_inst/CU/currentlyHaltingReg_reg_0                             | resetBtn_IBUF    |               29 |             39 |         1.34 |
|  clk_IBUF_BUFG | memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count[31]_i_1_n_0 | resetBtn_IBUF    |               22 |             58 |         2.64 |
|  clk_IBUF_BUFG |                                                                        | resetBtn_IBUF    |               51 |            111 |         2.18 |
|  clk_IBUF_BUFG | enable_IBUF                                                            | resetBtn_IBUF    |               41 |            132 |         3.22 |
+----------------+------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


