```vhdl
LIBRARY IEEE ;

USE IEEE.std_logic_1164.all ;
USE IEEE.std_logic_unsigned.all ;

	ENTITY key_read IS 
		PORT (clk : IN std_logic ;
			sw1 ,sw2 ,sw3, sw4 :IN std_logic ;
			signal low_sw_an :OUT std_logic_vector (3 downto 0 ) ) ;
	END ENTITY ;
	
ARCHITECTURE ked_dec OF key_read IS
	signal key_rst : std_logic_vector (3 downto 0) ;
	signal key_rst_an : std_logic_vector (3 downto 0 ) ;
	signal key_rst_r :std_logic_vector (3 downto 0 ) ;
	signal low_sw : std_logic_vector (3 downto 0) ;
	signal low_sw_r :std_logic_vector (3 downto 0 ) ;  
	signal cnt : std_logic_vector (19 downto 0) ;
	
	BEGIN
	
	PROCESS (clk)
		BEGIN 
		IF clk'event and clk = '1' THEN 
			key_rst <= sw4&sw3&sw2&sw1 ;
		END IF ;
	END PROCESS ;
	
	PROCESS(clk)
		BEGIN
		IF clk'event and clk = '1' THEN 
			key_rst_r <= key_rst ;
		END IF ;
	END PROCESS ;
	
	key_rst_an<= key_rst_r AND NOT key_rst ;
	
	PROCESS (clk )
	BEGIN
	IF clk'event and clk = '1' THEN 
		IF  key_rst_an = "0000"  THEN 
			cnt <= cnt +  '1' ;
		ELSE cnt <= (OTHERS => '0') ;
		END IF ;
	END IF ;
	END PROCESS ;
	
	PROCESS (clk)
		BEGIN
		IF clk'event and clk = '1'  THEN 
			IF cnt = "11111111111111111111" THEN 
				low_sw <= sw4&sw3&sw2&sw1 ;
			ELSE NULL ;
			END IF ;
		END IF ;
	END PROCESS ;
	
	low_sw_an <= low_sw_r AND NOT low_sw ;
	
END ked_dec ;
```