#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 17 15:44:52 2024
# Process ID: 4488
# Current directory: G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1
# Command line: vivado.exe -log design_finger_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_finger_wrapper.tcl
# Log file: G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/design_finger_wrapper.vds
# Journal file: G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_finger_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_finger_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 521.648 ; gain = 104.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_finger_wrapper' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/hdl/design_finger_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_finger' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_finger_axi_gpio_0_0' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_axi_gpio_0_0' (1#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_finger_axi_gpio_1_0' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_axi_gpio_1_0' (2#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_finger_axi_gpio_2_0' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_axi_gpio_2_0' (3#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_finger_axi_timer_0_0' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_axi_timer_0_0' (4#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_finger_axi_timer_0_0' requires 26 connections, but only 23 given [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:345]
INFO: [Synth 8-6157] synthesizing module 'design_finger_axi_uartlite_0_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_axi_uartlite_0_1' (5#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_uartlite_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_finger_axi_uartlite_0_1' requires 22 connections, but only 21 given [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:369]
INFO: [Synth 8-6157] synthesizing module 'design_finger_axi_uartlite_1_0' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_axi_uartlite_1_0' (6#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_finger_clk_wiz_1_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_clk_wiz_1_1' (7#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_finger_mdm_1_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_mdm_1_1' (8#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_mdm_1_1_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'design_finger_mdm_1_1' requires 60 connections, but only 52 given [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:419]
INFO: [Synth 8-6157] synthesizing module 'design_finger_microblaze_0_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_microblaze_0_1' (9#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_finger_microblaze_0_axi_intc_0' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_microblaze_0_axi_intc_0' (10#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_finger_microblaze_0_axi_periph_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:784]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_J32KUG' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2086]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_J32KUG' (11#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2086]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1Q2S7OC' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2218]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1Q2S7OC' (12#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2218]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1AZRPWH' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2350]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1AZRPWH' (13#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2350]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_DX846T' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2482]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_DX846T' (14#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2482]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_J10NMJ' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2614]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_J10NMJ' (15#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2614]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1Q4IVYN' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2746]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1Q4IVYN' (16#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2746]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1AW70QA' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2878]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1AW70QA' (17#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2878]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_P9KGHJ' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3244]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_P9KGHJ' (18#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3244]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1HEPEHV' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3390]
INFO: [Synth 8-6157] synthesizing module 'design_finger_auto_pc_0' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_auto_pc_0' (19#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1HEPEHV' (20#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3390]
INFO: [Synth 8-6157] synthesizing module 'design_finger_xbar_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_xbar_1' (21#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_finger_xbar_1' requires 40 connections, but only 38 given [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:2045]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_microblaze_0_axi_periph_1' (22#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:784]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_16IBVER' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3010]
INFO: [Synth 8-6157] synthesizing module 'design_finger_dlmb_bram_if_cntlr_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_dlmb_bram_if_cntlr_1' (23#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_finger_dlmb_v10_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_dlmb_v10_1' (24#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_finger_dlmb_v10_1' requires 25 connections, but only 24 given [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3156]
INFO: [Synth 8-6157] synthesizing module 'design_finger_ilmb_bram_if_cntlr_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_ilmb_bram_if_cntlr_1' (25#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_finger_ilmb_v10_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_ilmb_v10_1' (26#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_finger_ilmb_v10_1' requires 25 connections, but only 24 given [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3202]
INFO: [Synth 8-6157] synthesizing module 'design_finger_lmb_bram_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_lmb_bram_1' (27#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_finger_lmb_bram_1' requires 16 connections, but only 14 given [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3227]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_16IBVER' (28#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:3010]
INFO: [Synth 8-6157] synthesizing module 'design_finger_microblaze_0_xlconcat_0' [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_microblaze_0_xlconcat_0/synth/design_finger_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (29#1) [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_microblaze_0_xlconcat_0' (30#1) [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_microblaze_0_xlconcat_0/synth/design_finger_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_finger_rst_clk_wiz_1_100M_1' [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_rst_clk_wiz_1_100M_1' (31#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/.Xil/Vivado-4488-LEGION-R7000P-lhk/realtime/design_finger_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_finger_rst_clk_wiz_1_100M_1' requires 10 connections, but only 8 given [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:773]
INFO: [Synth 8-6155] done synthesizing module 'design_finger' (32#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/synth/design_finger.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_finger_wrapper' (33#1) [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/hdl/design_finger_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s01_couplers_imp_1HEPEHV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1HEPEHV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_P9KGHJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_P9KGHJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_P9KGHJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_P9KGHJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1AW70QA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1AW70QA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1AW70QA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1AW70QA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1Q4IVYN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1Q4IVYN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1Q4IVYN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1Q4IVYN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_J10NMJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_J10NMJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_J10NMJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_J10NMJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_DX846T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_DX846T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_DX846T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_DX846T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1AZRPWH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1AZRPWH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1AZRPWH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1AZRPWH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1Q2S7OC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1Q2S7OC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1Q2S7OC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1Q2S7OC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_J32KUG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_J32KUG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_J32KUG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_J32KUG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 577.879 ; gain = 161.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 577.879 ; gain = 161.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 577.879 ; gain = 161.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_microblaze_0_1/design_finger_microblaze_0_1/design_finger_microblaze_0_1_in_context.xdc] for cell 'design_finger_i/microblaze_0'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_microblaze_0_1/design_finger_microblaze_0_1/design_finger_microblaze_0_1_in_context.xdc] for cell 'design_finger_i/microblaze_0'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_dlmb_v10_1/design_finger_dlmb_v10_1/design_finger_ilmb_v10_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_dlmb_v10_1/design_finger_dlmb_v10_1/design_finger_ilmb_v10_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_ilmb_v10_1/design_finger_ilmb_v10_1/design_finger_ilmb_v10_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_ilmb_v10_1/design_finger_ilmb_v10_1/design_finger_ilmb_v10_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_dlmb_bram_if_cntlr_1/design_finger_dlmb_bram_if_cntlr_1/design_finger_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_dlmb_bram_if_cntlr_1/design_finger_dlmb_bram_if_cntlr_1/design_finger_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_ilmb_bram_if_cntlr_1/design_finger_ilmb_bram_if_cntlr_1/design_finger_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_ilmb_bram_if_cntlr_1/design_finger_ilmb_bram_if_cntlr_1/design_finger_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_lmb_bram_1/design_finger_lmb_bram_1/design_finger_lmb_bram_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_lmb_bram_1/design_finger_lmb_bram_1/design_finger_lmb_bram_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_xbar_1/design_finger_xbar_1/design_finger_xbar_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_xbar_1/design_finger_xbar_1/design_finger_xbar_1_in_context.xdc] for cell 'design_finger_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_microblaze_0_axi_intc_0/design_finger_microblaze_0_axi_intc_0/design_finger_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_finger_i/microblaze_0_axi_intc'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_microblaze_0_axi_intc_0/design_finger_microblaze_0_axi_intc_0/design_finger_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_finger_i/microblaze_0_axi_intc'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_mdm_1_1/design_finger_mdm_1_1/design_finger_mdm_1_1_in_context.xdc] for cell 'design_finger_i/mdm_1'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_mdm_1_1/design_finger_mdm_1_1/design_finger_mdm_1_1_in_context.xdc] for cell 'design_finger_i/mdm_1'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_clk_wiz_1_1/design_finger_clk_wiz_1_1/design_finger_clk_wiz_1_1_in_context.xdc] for cell 'design_finger_i/clk_wiz_1'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_clk_wiz_1_1/design_finger_clk_wiz_1_1/design_finger_clk_wiz_1_1_in_context.xdc] for cell 'design_finger_i/clk_wiz_1'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_rst_clk_wiz_1_100M_1/design_finger_rst_clk_wiz_1_100M_1/design_finger_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_finger_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_rst_clk_wiz_1_100M_1/design_finger_rst_clk_wiz_1_100M_1/design_finger_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_finger_i/rst_clk_wiz_1_100M'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_uartlite_0_1/design_finger_axi_uartlite_0_1/design_finger_axi_uartlite_0_1_in_context.xdc] for cell 'design_finger_i/axi_uartlite_0'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_uartlite_0_1/design_finger_axi_uartlite_0_1/design_finger_axi_uartlite_0_1_in_context.xdc] for cell 'design_finger_i/axi_uartlite_0'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_gpio_0_0/design_finger_axi_gpio_0_0/design_finger_axi_gpio_0_0_in_context.xdc] for cell 'design_finger_i/axi_gpio_0'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_gpio_0_0/design_finger_axi_gpio_0_0/design_finger_axi_gpio_0_0_in_context.xdc] for cell 'design_finger_i/axi_gpio_0'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_gpio_1_0/design_finger_axi_gpio_1_0/design_finger_axi_gpio_1_0_in_context.xdc] for cell 'design_finger_i/axi_gpio_1'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_gpio_1_0/design_finger_axi_gpio_1_0/design_finger_axi_gpio_1_0_in_context.xdc] for cell 'design_finger_i/axi_gpio_1'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_gpio_2_0/design_finger_axi_gpio_2_0/design_finger_axi_gpio_2_0_in_context.xdc] for cell 'design_finger_i/axi_gpio_2'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_gpio_2_0/design_finger_axi_gpio_2_0/design_finger_axi_gpio_2_0_in_context.xdc] for cell 'design_finger_i/axi_gpio_2'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_timer_0_0/design_finger_axi_timer_0_0/design_finger_axi_timer_0_0_in_context.xdc] for cell 'design_finger_i/axi_timer_0'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_timer_0_0/design_finger_axi_timer_0_0/design_finger_axi_timer_0_0_in_context.xdc] for cell 'design_finger_i/axi_timer_0'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_uartlite_1_0/design_finger_axi_uartlite_1_0/design_finger_axi_uartlite_1_0_in_context.xdc] for cell 'design_finger_i/axi_uartlite_1'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_axi_uartlite_1_0/design_finger_axi_uartlite_1_0/design_finger_axi_uartlite_1_0_in_context.xdc] for cell 'design_finger_i/axi_uartlite_1'
Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_auto_pc_0/design_finger_auto_pc_0/design_finger_auto_pc_0_in_context.xdc] for cell 'design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_auto_pc_0/design_finger_auto_pc_0/design_finger_auto_pc_0_in_context.xdc] for cell 'design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/constrs_1/new/finger_Nexys4DDR.xdc]
Finished Parsing XDC File [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/constrs_1/new/finger_Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/constrs_1/new/finger_Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_finger_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_finger_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.680 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.680 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 901.680 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_finger_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 901.680 ; gain = 484.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 901.680 ; gain = 484.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_clk_wiz_1_1/design_finger_clk_wiz_1_1/design_finger_clk_wiz_1_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  g:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.srcs/sources_1/bd/design_finger/ip/design_finger_clk_wiz_1_1/design_finger_clk_wiz_1_1/design_finger_clk_wiz_1_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_finger_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 901.680 ; gain = 484.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 901.680 ; gain = 484.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_finger_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 901.680 ; gain = 484.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_finger_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_finger_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_finger_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_finger_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_finger_i/mdm_1/Dbg_Clk_0' to pin 'design_finger_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_finger_i/mdm_1/Dbg_Update_0' to pin 'design_finger_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_finger_i/clk_wiz_1/clk_out1' to pin 'design_finger_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 907.836 ; gain = 490.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 908.133 ; gain = 491.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |design_finger_xbar_1                  |         1|
|2     |design_finger_auto_pc_0               |         1|
|3     |design_finger_axi_gpio_0_0            |         1|
|4     |design_finger_axi_gpio_1_0            |         1|
|5     |design_finger_axi_gpio_2_0            |         1|
|6     |design_finger_axi_timer_0_0           |         1|
|7     |design_finger_axi_uartlite_0_1        |         1|
|8     |design_finger_axi_uartlite_1_0        |         1|
|9     |design_finger_clk_wiz_1_1             |         1|
|10    |design_finger_mdm_1_1                 |         1|
|11    |design_finger_microblaze_0_1          |         1|
|12    |design_finger_microblaze_0_axi_intc_0 |         1|
|13    |design_finger_rst_clk_wiz_1_100M_1    |         1|
|14    |design_finger_dlmb_bram_if_cntlr_1    |         1|
|15    |design_finger_dlmb_v10_1              |         1|
|16    |design_finger_ilmb_bram_if_cntlr_1    |         1|
|17    |design_finger_ilmb_v10_1              |         1|
|18    |design_finger_lmb_bram_1              |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_finger_auto_pc_0               |     1|
|2     |design_finger_axi_gpio_0_0            |     1|
|3     |design_finger_axi_gpio_1_0            |     1|
|4     |design_finger_axi_gpio_2_0            |     1|
|5     |design_finger_axi_timer_0_0           |     1|
|6     |design_finger_axi_uartlite_0_1        |     1|
|7     |design_finger_axi_uartlite_1_0        |     1|
|8     |design_finger_clk_wiz_1_1             |     1|
|9     |design_finger_dlmb_bram_if_cntlr_1    |     1|
|10    |design_finger_dlmb_v10_1              |     1|
|11    |design_finger_ilmb_bram_if_cntlr_1    |     1|
|12    |design_finger_ilmb_v10_1              |     1|
|13    |design_finger_lmb_bram_1              |     1|
|14    |design_finger_mdm_1_1                 |     1|
|15    |design_finger_microblaze_0_1          |     1|
|16    |design_finger_microblaze_0_axi_intc_0 |     1|
|17    |design_finger_rst_clk_wiz_1_100M_1    |     1|
|18    |design_finger_xbar_1                  |     1|
|19    |IBUF                                  |    24|
|20    |OBUF                                  |    40|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+----------------------------------------+------+
|      |Instance                      |Module                                  |Cells |
+------+------------------------------+----------------------------------------+------+
|1     |top                           |                                        |  2411|
|2     |  design_finger_i             |design_finger                           |  2347|
|3     |    microblaze_0_axi_periph   |design_finger_microblaze_0_axi_periph_1 |  1012|
|4     |      s01_couplers            |s01_couplers_imp_1HEPEHV                |   153|
|5     |    microblaze_0_xlconcat     |design_finger_microblaze_0_xlconcat_0   |     0|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_16IBVER   |   496|
+------+------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 919.148 ; gain = 178.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 919.148 ; gain = 502.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 930.844 ; gain = 520.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/XilinxPrograms/2024_finger_lhk/2024_finger_lhk.runs/synth_1/design_finger_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_finger_wrapper_utilization_synth.rpt -pb design_finger_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 15:45:17 2024...
