var searchData=
[
  ['datadim',['dataDim',['../structSensorNativeData.html#a1fff8f5dcb49e143d93765d31f1e9613',1,'SensorNativeData']]],
  ['dcb_5fapp',['dcb_app',['../structdcb__app.html',1,'']]],
  ['dcb_5fpeer_5fapp_5finfo',['dcb_peer_app_info',['../structdcb__peer__app__info.html',1,'']]],
  ['dcbmsg',['dcbmsg',['../structdcbmsg.html',1,'']]],
  ['dcbnl_5fbuffer',['dcbnl_buffer',['../structdcbnl__buffer.html',1,'']]],
  ['dccp_5fhdr',['dccp_hdr',['../structdccp__hdr.html',1,'']]],
  ['dccp_5fhdr_5fack_5fbits',['dccp_hdr_ack_bits',['../structdccp__hdr__ack__bits.html',1,'']]],
  ['dccp_5fhdr_5fext',['dccp_hdr_ext',['../structdccp__hdr__ext.html',1,'']]],
  ['dccp_5fhdr_5frequest',['dccp_hdr_request',['../structdccp__hdr__request.html',1,'']]],
  ['dccp_5fhdr_5freset',['dccp_hdr_reset',['../structdccp__hdr__reset.html',1,'']]],
  ['dccp_5fhdr_5fresponse',['dccp_hdr_response',['../structdccp__hdr__response.html',1,'']]],
  ['dell_5fwmi_5fextensions',['dell_wmi_extensions',['../structdell__wmi__extensions.html',1,'']]],
  ['dell_5fwmi_5fsmbios_5fbuffer',['dell_wmi_smbios_buffer',['../structdell__wmi__smbios__buffer.html',1,'']]],
  ['destroysensordatachannel',['DestroySensorDataChannel',['../group__sensors.html#ga3b6e15516d743226e78035d9c2901339',1,'sensors.h']]],
  ['devicemotiontype',['DeviceMotionType',['../group__sensors.html#ga8d85a906a50c88383c0f4f59512ef57b',1,'sensors.h']]],
  ['dfl_5ffpga_5ffme_5fport_5fpr',['dfl_fpga_fme_port_pr',['../structdfl__fpga__fme__port__pr.html',1,'']]],
  ['dfl_5ffpga_5fport_5fdma_5fmap',['dfl_fpga_port_dma_map',['../structdfl__fpga__port__dma__map.html',1,'']]],
  ['dfl_5ffpga_5fport_5fdma_5funmap',['dfl_fpga_port_dma_unmap',['../structdfl__fpga__port__dma__unmap.html',1,'']]],
  ['dfl_5ffpga_5fport_5finfo',['dfl_fpga_port_info',['../structdfl__fpga__port__info.html',1,'']]],
  ['dfl_5ffpga_5fport_5fregion_5finfo',['dfl_fpga_port_region_info',['../structdfl__fpga__port__region__info.html',1,'']]],
  ['dirent',['dirent',['../structdirent.html',1,'']]],
  ['dirent64',['dirent64',['../structdirent64.html',1,'']]],
  ['disablesensor',['DisableSensor',['../group__sensors.html#gab0b5091687512ea54686f4bc2442b565',1,'sensors.h']]],
  ['disc_5finformation',['disc_information',['../structdisc__information.html',1,'']]],
  ['div_5ft',['div_t',['../structdiv__t.html',1,'']]],
  ['dk_5fcxlflash_5fattach',['dk_cxlflash_attach',['../structdk__cxlflash__attach.html',1,'']]],
  ['dk_5fcxlflash_5fclone',['dk_cxlflash_clone',['../structdk__cxlflash__clone.html',1,'']]],
  ['dk_5fcxlflash_5fdetach',['dk_cxlflash_detach',['../structdk__cxlflash__detach.html',1,'']]],
  ['dk_5fcxlflash_5fhdr',['dk_cxlflash_hdr',['../structdk__cxlflash__hdr.html',1,'']]],
  ['dk_5fcxlflash_5fmanage_5flun',['dk_cxlflash_manage_lun',['../structdk__cxlflash__manage__lun.html',1,'']]],
  ['dk_5fcxlflash_5frecover_5fafu',['dk_cxlflash_recover_afu',['../structdk__cxlflash__recover__afu.html',1,'']]],
  ['dk_5fcxlflash_5frelease',['dk_cxlflash_release',['../structdk__cxlflash__release.html',1,'']]],
  ['dk_5fcxlflash_5fresize',['dk_cxlflash_resize',['../structdk__cxlflash__resize.html',1,'']]],
  ['dk_5fcxlflash_5fudirect',['dk_cxlflash_udirect',['../structdk__cxlflash__udirect.html',1,'']]],
  ['dk_5fcxlflash_5fuvirtual',['dk_cxlflash_uvirtual',['../structdk__cxlflash__uvirtual.html',1,'']]],
  ['dk_5fcxlflash_5fverify',['dk_cxlflash_verify',['../structdk__cxlflash__verify.html',1,'']]],
  ['dl_5finfo',['Dl_info',['../structDl__info.html',1,'']]],
  ['dl_5fphdr_5finfo',['dl_phdr_info',['../structdl__phdr__info.html',1,'']]],
  ['dlci_5fadd',['dlci_add',['../structdlci__add.html',1,'']]],
  ['dlci_5fconf',['dlci_conf',['../structdlci__conf.html',1,'']]],
  ['dlm_5fdevice_5fversion',['dlm_device_version',['../structdlm__device__version.html',1,'']]],
  ['dlm_5flksb',['dlm_lksb',['../structdlm__lksb.html',1,'']]],
  ['dlm_5flock_5fdata',['dlm_lock_data',['../structdlm__lock__data.html',1,'']]],
  ['dlm_5flock_5fparams',['dlm_lock_params',['../structdlm__lock__params.html',1,'']]],
  ['dlm_5flock_5fresult',['dlm_lock_result',['../structdlm__lock__result.html',1,'']]],
  ['dlm_5flspace_5fparams',['dlm_lspace_params',['../structdlm__lspace__params.html',1,'']]],
  ['dlm_5fplock_5finfo',['dlm_plock_info',['../structdlm__plock__info.html',1,'']]],
  ['dlm_5fpurge_5fparams',['dlm_purge_params',['../structdlm__purge__params.html',1,'']]],
  ['dlm_5fwrite_5frequest',['dlm_write_request',['../structdlm__write__request.html',1,'']]],
  ['dm_5fioctl',['dm_ioctl',['../structdm__ioctl.html',1,'']]],
  ['dm_5fname_5flist',['dm_name_list',['../structdm__name__list.html',1,'']]],
  ['dm_5ftarget_5fdeps',['dm_target_deps',['../structdm__target__deps.html',1,'']]],
  ['dm_5ftarget_5fmsg',['dm_target_msg',['../structdm__target__msg.html',1,'']]],
  ['dm_5ftarget_5fspec',['dm_target_spec',['../structdm__target__spec.html',1,'']]],
  ['dm_5ftarget_5fversions',['dm_target_versions',['../structdm__target__versions.html',1,'']]],
  ['dm_5fulog_5frequest',['dm_ulog_request',['../structdm__ulog__request.html',1,'']]],
  ['dma_5fbuf_5fsync',['dma_buf_sync',['../structdma__buf__sync.html',1,'']]],
  ['dmx_5fbuffer',['dmx_buffer',['../structdmx__buffer.html',1,'']]],
  ['dmx_5fexportbuffer',['dmx_exportbuffer',['../structdmx__exportbuffer.html',1,'']]],
  ['dmx_5ffilter',['dmx_filter',['../structdmx__filter.html',1,'']]],
  ['dmx_5fpes_5ffilter_5fparams',['dmx_pes_filter_params',['../structdmx__pes__filter__params.html',1,'']]],
  ['dmx_5frequestbuffers',['dmx_requestbuffers',['../structdmx__requestbuffers.html',1,'']]],
  ['dmx_5fsct_5ffilter_5fparams',['dmx_sct_filter_params',['../structdmx__sct__filter__params.html',1,'']]],
  ['dmx_5fstc',['dmx_stc',['../structdmx__stc.html',1,'']]],
  ['dn_5faddr',['dn_addr',['../structdn__addr.html',1,'']]],
  ['dn_5fnaddr',['dn_naddr',['../structdn__naddr.html',1,'']]],
  ['dns_5fpayload_5fheader',['dns_payload_header',['../structdns__payload__header.html',1,'']]],
  ['dns_5fserver_5flist_5fv1_5faddress',['dns_server_list_v1_address',['../structdns__server__list__v1__address.html',1,'']]],
  ['dns_5fserver_5flist_5fv1_5fheader',['dns_server_list_v1_header',['../structdns__server__list__v1__header.html',1,'']]],
  ['dns_5fserver_5flist_5fv1_5fserver',['dns_server_list_v1_server',['../structdns__server__list__v1__server.html',1,'']]],
  ['draw_5flayer',['DRAW_LAYER',['../group__native__layer.html#gga8e47eff363281f025b2582a4d904a32fa79a7e13b9b57a3aa52fd0a7ae307c66e',1,'native_layer.h']]],
  ['drm_5fagp_5fbinding',['drm_agp_binding',['../structdrm__agp__binding.html',1,'']]],
  ['drm_5fagp_5fbuffer',['drm_agp_buffer',['../structdrm__agp__buffer.html',1,'']]],
  ['drm_5fagp_5finfo',['drm_agp_info',['../structdrm__agp__info.html',1,'']]],
  ['drm_5fagp_5fmode',['drm_agp_mode',['../structdrm__agp__mode.html',1,'']]],
  ['drm_5famdgpu_5fbo_5flist',['drm_amdgpu_bo_list',['../uniondrm__amdgpu__bo__list.html',1,'']]],
  ['drm_5famdgpu_5fbo_5flist_5fentry',['drm_amdgpu_bo_list_entry',['../structdrm__amdgpu__bo__list__entry.html',1,'']]],
  ['drm_5famdgpu_5fbo_5flist_5fin',['drm_amdgpu_bo_list_in',['../structdrm__amdgpu__bo__list__in.html',1,'']]],
  ['drm_5famdgpu_5fbo_5flist_5fout',['drm_amdgpu_bo_list_out',['../structdrm__amdgpu__bo__list__out.html',1,'']]],
  ['drm_5famdgpu_5fcs',['drm_amdgpu_cs',['../uniondrm__amdgpu__cs.html',1,'']]],
  ['drm_5famdgpu_5fcs_5fchunk',['drm_amdgpu_cs_chunk',['../structdrm__amdgpu__cs__chunk.html',1,'']]],
  ['drm_5famdgpu_5fcs_5fchunk_5fdata',['drm_amdgpu_cs_chunk_data',['../structdrm__amdgpu__cs__chunk__data.html',1,'']]],
  ['drm_5famdgpu_5fcs_5fchunk_5fdep',['drm_amdgpu_cs_chunk_dep',['../structdrm__amdgpu__cs__chunk__dep.html',1,'']]],
  ['drm_5famdgpu_5fcs_5fchunk_5ffence',['drm_amdgpu_cs_chunk_fence',['../structdrm__amdgpu__cs__chunk__fence.html',1,'']]],
  ['drm_5famdgpu_5fcs_5fchunk_5fib',['drm_amdgpu_cs_chunk_ib',['../structdrm__amdgpu__cs__chunk__ib.html',1,'']]],
  ['drm_5famdgpu_5fcs_5fchunk_5fsem',['drm_amdgpu_cs_chunk_sem',['../structdrm__amdgpu__cs__chunk__sem.html',1,'']]],
  ['drm_5famdgpu_5fcs_5fin',['drm_amdgpu_cs_in',['../structdrm__amdgpu__cs__in.html',1,'']]],
  ['drm_5famdgpu_5fcs_5fout',['drm_amdgpu_cs_out',['../structdrm__amdgpu__cs__out.html',1,'']]],
  ['drm_5famdgpu_5fctx',['drm_amdgpu_ctx',['../uniondrm__amdgpu__ctx.html',1,'']]],
  ['drm_5famdgpu_5fctx_5fin',['drm_amdgpu_ctx_in',['../structdrm__amdgpu__ctx__in.html',1,'']]],
  ['drm_5famdgpu_5fctx_5fout',['drm_amdgpu_ctx_out',['../uniondrm__amdgpu__ctx__out.html',1,'']]],
  ['drm_5famdgpu_5ffence',['drm_amdgpu_fence',['../structdrm__amdgpu__fence.html',1,'']]],
  ['drm_5famdgpu_5ffence_5fto_5fhandle',['drm_amdgpu_fence_to_handle',['../uniondrm__amdgpu__fence__to__handle.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fcreate',['drm_amdgpu_gem_create',['../uniondrm__amdgpu__gem__create.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fcreate_5fin',['drm_amdgpu_gem_create_in',['../structdrm__amdgpu__gem__create__in.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fcreate_5fout',['drm_amdgpu_gem_create_out',['../structdrm__amdgpu__gem__create__out.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fmetadata',['drm_amdgpu_gem_metadata',['../structdrm__amdgpu__gem__metadata.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fmmap',['drm_amdgpu_gem_mmap',['../uniondrm__amdgpu__gem__mmap.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fmmap_5fin',['drm_amdgpu_gem_mmap_in',['../structdrm__amdgpu__gem__mmap__in.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fmmap_5fout',['drm_amdgpu_gem_mmap_out',['../structdrm__amdgpu__gem__mmap__out.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fop',['drm_amdgpu_gem_op',['../structdrm__amdgpu__gem__op.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fuserptr',['drm_amdgpu_gem_userptr',['../structdrm__amdgpu__gem__userptr.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fva',['drm_amdgpu_gem_va',['../structdrm__amdgpu__gem__va.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fwait_5fidle',['drm_amdgpu_gem_wait_idle',['../uniondrm__amdgpu__gem__wait__idle.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fwait_5fidle_5fin',['drm_amdgpu_gem_wait_idle_in',['../structdrm__amdgpu__gem__wait__idle__in.html',1,'']]],
  ['drm_5famdgpu_5fgem_5fwait_5fidle_5fout',['drm_amdgpu_gem_wait_idle_out',['../structdrm__amdgpu__gem__wait__idle__out.html',1,'']]],
  ['drm_5famdgpu_5fheap_5finfo',['drm_amdgpu_heap_info',['../structdrm__amdgpu__heap__info.html',1,'']]],
  ['drm_5famdgpu_5finfo',['drm_amdgpu_info',['../structdrm__amdgpu__info.html',1,'']]],
  ['drm_5famdgpu_5finfo_5fdevice',['drm_amdgpu_info_device',['../structdrm__amdgpu__info__device.html',1,'']]],
  ['drm_5famdgpu_5finfo_5ffirmware',['drm_amdgpu_info_firmware',['../structdrm__amdgpu__info__firmware.html',1,'']]],
  ['drm_5famdgpu_5finfo_5fgds',['drm_amdgpu_info_gds',['../structdrm__amdgpu__info__gds.html',1,'']]],
  ['drm_5famdgpu_5finfo_5fhw_5fip',['drm_amdgpu_info_hw_ip',['../structdrm__amdgpu__info__hw__ip.html',1,'']]],
  ['drm_5famdgpu_5finfo_5fnum_5fhandles',['drm_amdgpu_info_num_handles',['../structdrm__amdgpu__info__num__handles.html',1,'']]],
  ['drm_5famdgpu_5finfo_5fvce_5fclock_5ftable',['drm_amdgpu_info_vce_clock_table',['../structdrm__amdgpu__info__vce__clock__table.html',1,'']]],
  ['drm_5famdgpu_5finfo_5fvce_5fclock_5ftable_5fentry',['drm_amdgpu_info_vce_clock_table_entry',['../structdrm__amdgpu__info__vce__clock__table__entry.html',1,'']]],
  ['drm_5famdgpu_5finfo_5fvram_5fgtt',['drm_amdgpu_info_vram_gtt',['../structdrm__amdgpu__info__vram__gtt.html',1,'']]],
  ['drm_5famdgpu_5fmemory_5finfo',['drm_amdgpu_memory_info',['../structdrm__amdgpu__memory__info.html',1,'']]],
  ['drm_5famdgpu_5fquery_5ffw',['drm_amdgpu_query_fw',['../structdrm__amdgpu__query__fw.html',1,'']]],
  ['drm_5famdgpu_5fsched',['drm_amdgpu_sched',['../uniondrm__amdgpu__sched.html',1,'']]],
  ['drm_5famdgpu_5fsched_5fin',['drm_amdgpu_sched_in',['../structdrm__amdgpu__sched__in.html',1,'']]],
  ['drm_5famdgpu_5fvm',['drm_amdgpu_vm',['../uniondrm__amdgpu__vm.html',1,'']]],
  ['drm_5famdgpu_5fvm_5fin',['drm_amdgpu_vm_in',['../structdrm__amdgpu__vm__in.html',1,'']]],
  ['drm_5famdgpu_5fvm_5fout',['drm_amdgpu_vm_out',['../structdrm__amdgpu__vm__out.html',1,'']]],
  ['drm_5famdgpu_5fwait_5fcs',['drm_amdgpu_wait_cs',['../uniondrm__amdgpu__wait__cs.html',1,'']]],
  ['drm_5famdgpu_5fwait_5fcs_5fin',['drm_amdgpu_wait_cs_in',['../structdrm__amdgpu__wait__cs__in.html',1,'']]],
  ['drm_5famdgpu_5fwait_5fcs_5fout',['drm_amdgpu_wait_cs_out',['../structdrm__amdgpu__wait__cs__out.html',1,'']]],
  ['drm_5famdgpu_5fwait_5ffences',['drm_amdgpu_wait_fences',['../uniondrm__amdgpu__wait__fences.html',1,'']]],
  ['drm_5famdgpu_5fwait_5ffences_5fin',['drm_amdgpu_wait_fences_in',['../structdrm__amdgpu__wait__fences__in.html',1,'']]],
  ['drm_5famdgpu_5fwait_5ffences_5fout',['drm_amdgpu_wait_fences_out',['../structdrm__amdgpu__wait__fences__out.html',1,'']]],
  ['drm_5farmada_5fgem_5fcreate',['drm_armada_gem_create',['../structdrm__armada__gem__create.html',1,'']]],
  ['drm_5farmada_5fgem_5fmmap',['drm_armada_gem_mmap',['../structdrm__armada__gem__mmap.html',1,'']]],
  ['drm_5farmada_5fgem_5fpwrite',['drm_armada_gem_pwrite',['../structdrm__armada__gem__pwrite.html',1,'']]],
  ['drm_5fauth',['drm_auth',['../structdrm__auth.html',1,'']]],
  ['drm_5fblock',['drm_block',['../structdrm__block.html',1,'']]],
  ['drm_5fbuf_5fdesc',['drm_buf_desc',['../structdrm__buf__desc.html',1,'']]],
  ['drm_5fbuf_5ffree',['drm_buf_free',['../structdrm__buf__free.html',1,'']]],
  ['drm_5fbuf_5finfo',['drm_buf_info',['../structdrm__buf__info.html',1,'']]],
  ['drm_5fbuf_5fmap',['drm_buf_map',['../structdrm__buf__map.html',1,'']]],
  ['drm_5fbuf_5fpub',['drm_buf_pub',['../structdrm__buf__pub.html',1,'']]],
  ['drm_5fclient',['drm_client',['../structdrm__client.html',1,'']]],
  ['drm_5fclip_5frect',['drm_clip_rect',['../structdrm__clip__rect.html',1,'']]],
  ['drm_5fcolor_5fctm',['drm_color_ctm',['../structdrm__color__ctm.html',1,'']]],
  ['drm_5fcolor_5flut',['drm_color_lut',['../structdrm__color__lut.html',1,'']]],
  ['drm_5fcontrol',['drm_control',['../structdrm__control.html',1,'']]],
  ['drm_5fcrtc_5fget_5fsequence',['drm_crtc_get_sequence',['../structdrm__crtc__get__sequence.html',1,'']]],
  ['drm_5fcrtc_5fqueue_5fsequence',['drm_crtc_queue_sequence',['../structdrm__crtc__queue__sequence.html',1,'']]],
  ['drm_5fctx',['drm_ctx',['../structdrm__ctx.html',1,'']]],
  ['drm_5fctx_5fpriv_5fmap',['drm_ctx_priv_map',['../structdrm__ctx__priv__map.html',1,'']]],
  ['drm_5fctx_5fres',['drm_ctx_res',['../structdrm__ctx__res.html',1,'']]],
  ['drm_5fdma',['drm_dma',['../structdrm__dma.html',1,'']]],
  ['drm_5fdraw',['drm_draw',['../structdrm__draw.html',1,'']]],
  ['drm_5fdrawable_5finfo',['drm_drawable_info',['../structdrm__drawable__info.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fcpu_5ffini',['drm_etnaviv_gem_cpu_fini',['../structdrm__etnaviv__gem__cpu__fini.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fcpu_5fprep',['drm_etnaviv_gem_cpu_prep',['../structdrm__etnaviv__gem__cpu__prep.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5finfo',['drm_etnaviv_gem_info',['../structdrm__etnaviv__gem__info.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fnew',['drm_etnaviv_gem_new',['../structdrm__etnaviv__gem__new.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fsubmit',['drm_etnaviv_gem_submit',['../structdrm__etnaviv__gem__submit.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fsubmit_5fbo',['drm_etnaviv_gem_submit_bo',['../structdrm__etnaviv__gem__submit__bo.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fsubmit_5fpmr',['drm_etnaviv_gem_submit_pmr',['../structdrm__etnaviv__gem__submit__pmr.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fsubmit_5freloc',['drm_etnaviv_gem_submit_reloc',['../structdrm__etnaviv__gem__submit__reloc.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fuserptr',['drm_etnaviv_gem_userptr',['../structdrm__etnaviv__gem__userptr.html',1,'']]],
  ['drm_5fetnaviv_5fgem_5fwait',['drm_etnaviv_gem_wait',['../structdrm__etnaviv__gem__wait.html',1,'']]],
  ['drm_5fetnaviv_5fparam',['drm_etnaviv_param',['../structdrm__etnaviv__param.html',1,'']]],
  ['drm_5fetnaviv_5fpm_5fdomain',['drm_etnaviv_pm_domain',['../structdrm__etnaviv__pm__domain.html',1,'']]],
  ['drm_5fetnaviv_5fpm_5fsignal',['drm_etnaviv_pm_signal',['../structdrm__etnaviv__pm__signal.html',1,'']]],
  ['drm_5fetnaviv_5ftimespec',['drm_etnaviv_timespec',['../structdrm__etnaviv__timespec.html',1,'']]],
  ['drm_5fetnaviv_5fwait_5ffence',['drm_etnaviv_wait_fence',['../structdrm__etnaviv__wait__fence.html',1,'']]],
  ['drm_5fevent',['drm_event',['../structdrm__event.html',1,'']]],
  ['drm_5fevent_5fcrtc_5fsequence',['drm_event_crtc_sequence',['../structdrm__event__crtc__sequence.html',1,'']]],
  ['drm_5fevent_5fvblank',['drm_event_vblank',['../structdrm__event__vblank.html',1,'']]],
  ['drm_5fexynos_5fg2d_5fcmd',['drm_exynos_g2d_cmd',['../structdrm__exynos__g2d__cmd.html',1,'']]],
  ['drm_5fexynos_5fg2d_5fevent',['drm_exynos_g2d_event',['../structdrm__exynos__g2d__event.html',1,'']]],
  ['drm_5fexynos_5fg2d_5fexec',['drm_exynos_g2d_exec',['../structdrm__exynos__g2d__exec.html',1,'']]],
  ['drm_5fexynos_5fg2d_5fget_5fver',['drm_exynos_g2d_get_ver',['../structdrm__exynos__g2d__get__ver.html',1,'']]],
  ['drm_5fexynos_5fg2d_5fset_5fcmdlist',['drm_exynos_g2d_set_cmdlist',['../structdrm__exynos__g2d__set__cmdlist.html',1,'']]],
  ['drm_5fexynos_5fg2d_5fuserptr',['drm_exynos_g2d_userptr',['../structdrm__exynos__g2d__userptr.html',1,'']]],
  ['drm_5fexynos_5fgem_5fcreate',['drm_exynos_gem_create',['../structdrm__exynos__gem__create.html',1,'']]],
  ['drm_5fexynos_5fgem_5finfo',['drm_exynos_gem_info',['../structdrm__exynos__gem__info.html',1,'']]],
  ['drm_5fexynos_5fgem_5fmap',['drm_exynos_gem_map',['../structdrm__exynos__gem__map.html',1,'']]],
  ['drm_5fexynos_5fioctl_5fipp_5fcommit',['drm_exynos_ioctl_ipp_commit',['../structdrm__exynos__ioctl__ipp__commit.html',1,'']]],
  ['drm_5fexynos_5fioctl_5fipp_5fget_5fcaps',['drm_exynos_ioctl_ipp_get_caps',['../structdrm__exynos__ioctl__ipp__get__caps.html',1,'']]],
  ['drm_5fexynos_5fioctl_5fipp_5fget_5flimits',['drm_exynos_ioctl_ipp_get_limits',['../structdrm__exynos__ioctl__ipp__get__limits.html',1,'']]],
  ['drm_5fexynos_5fioctl_5fipp_5fget_5fres',['drm_exynos_ioctl_ipp_get_res',['../structdrm__exynos__ioctl__ipp__get__res.html',1,'']]],
  ['drm_5fexynos_5fipp_5fevent',['drm_exynos_ipp_event',['../structdrm__exynos__ipp__event.html',1,'']]],
  ['drm_5fexynos_5fipp_5fformat',['drm_exynos_ipp_format',['../structdrm__exynos__ipp__format.html',1,'']]],
  ['drm_5fexynos_5fipp_5flimit',['drm_exynos_ipp_limit',['../structdrm__exynos__ipp__limit.html',1,'']]],
  ['drm_5fexynos_5fipp_5flimit_5fval',['drm_exynos_ipp_limit_val',['../structdrm__exynos__ipp__limit__val.html',1,'']]],
  ['drm_5fexynos_5fipp_5ftask_5falpha',['drm_exynos_ipp_task_alpha',['../structdrm__exynos__ipp__task__alpha.html',1,'']]],
  ['drm_5fexynos_5fipp_5ftask_5fbuffer',['drm_exynos_ipp_task_buffer',['../structdrm__exynos__ipp__task__buffer.html',1,'']]],
  ['drm_5fexynos_5fipp_5ftask_5frect',['drm_exynos_ipp_task_rect',['../structdrm__exynos__ipp__task__rect.html',1,'']]],
  ['drm_5fexynos_5fipp_5ftask_5ftransform',['drm_exynos_ipp_task_transform',['../structdrm__exynos__ipp__task__transform.html',1,'']]],
  ['drm_5fexynos_5fvidi_5fconnection',['drm_exynos_vidi_connection',['../structdrm__exynos__vidi__connection.html',1,'']]],
  ['drm_5fformat_5fmodifier',['drm_format_modifier',['../structdrm__format__modifier.html',1,'']]],
  ['drm_5fformat_5fmodifier_5fblob',['drm_format_modifier_blob',['../structdrm__format__modifier__blob.html',1,'']]],
  ['drm_5fgem_5fclose',['drm_gem_close',['../structdrm__gem__close.html',1,'']]],
  ['drm_5fgem_5fflink',['drm_gem_flink',['../structdrm__gem__flink.html',1,'']]],
  ['drm_5fgem_5fopen',['drm_gem_open',['../structdrm__gem__open.html',1,'']]],
  ['drm_5fget_5fcap',['drm_get_cap',['../structdrm__get__cap.html',1,'']]],
  ['drm_5fhw_5flock',['drm_hw_lock',['../structdrm__hw__lock.html',1,'']]],
  ['drm_5fi810_5fdma',['drm_i810_dma',['../structdrm__i810__dma.html',1,'']]],
  ['drm_5fi915_5fbatchbuffer',['drm_i915_batchbuffer',['../structdrm__i915__batchbuffer.html',1,'']]],
  ['drm_5fi915_5fgem_5fbusy',['drm_i915_gem_busy',['../structdrm__i915__gem__busy.html',1,'']]],
  ['drm_5fi915_5fgem_5fcaching',['drm_i915_gem_caching',['../structdrm__i915__gem__caching.html',1,'']]],
  ['drm_5fi915_5fgem_5fcontext_5fcreate',['drm_i915_gem_context_create',['../structdrm__i915__gem__context__create.html',1,'']]],
  ['drm_5fi915_5fgem_5fcontext_5fdestroy',['drm_i915_gem_context_destroy',['../structdrm__i915__gem__context__destroy.html',1,'']]],
  ['drm_5fi915_5fgem_5fcontext_5fparam',['drm_i915_gem_context_param',['../structdrm__i915__gem__context__param.html',1,'']]],
  ['drm_5fi915_5fgem_5fcreate',['drm_i915_gem_create',['../structdrm__i915__gem__create.html',1,'']]],
  ['drm_5fi915_5fgem_5fexec_5ffence',['drm_i915_gem_exec_fence',['../structdrm__i915__gem__exec__fence.html',1,'']]],
  ['drm_5fi915_5fgem_5fexec_5fobject',['drm_i915_gem_exec_object',['../structdrm__i915__gem__exec__object.html',1,'']]],
  ['drm_5fi915_5fgem_5fexec_5fobject2',['drm_i915_gem_exec_object2',['../structdrm__i915__gem__exec__object2.html',1,'']]],
  ['drm_5fi915_5fgem_5fexecbuffer',['drm_i915_gem_execbuffer',['../structdrm__i915__gem__execbuffer.html',1,'']]],
  ['drm_5fi915_5fgem_5fexecbuffer2',['drm_i915_gem_execbuffer2',['../structdrm__i915__gem__execbuffer2.html',1,'']]],
  ['drm_5fi915_5fgem_5fget_5faperture',['drm_i915_gem_get_aperture',['../structdrm__i915__gem__get__aperture.html',1,'']]],
  ['drm_5fi915_5fgem_5fget_5ftiling',['drm_i915_gem_get_tiling',['../structdrm__i915__gem__get__tiling.html',1,'']]],
  ['drm_5fi915_5fgem_5finit',['drm_i915_gem_init',['../structdrm__i915__gem__init.html',1,'']]],
  ['drm_5fi915_5fgem_5fmadvise',['drm_i915_gem_madvise',['../structdrm__i915__gem__madvise.html',1,'']]],
  ['drm_5fi915_5fgem_5fmmap',['drm_i915_gem_mmap',['../structdrm__i915__gem__mmap.html',1,'']]],
  ['drm_5fi915_5fgem_5fmmap_5fgtt',['drm_i915_gem_mmap_gtt',['../structdrm__i915__gem__mmap__gtt.html',1,'']]],
  ['drm_5fi915_5fgem_5fpin',['drm_i915_gem_pin',['../structdrm__i915__gem__pin.html',1,'']]],
  ['drm_5fi915_5fgem_5fpread',['drm_i915_gem_pread',['../structdrm__i915__gem__pread.html',1,'']]],
  ['drm_5fi915_5fgem_5fpwrite',['drm_i915_gem_pwrite',['../structdrm__i915__gem__pwrite.html',1,'']]],
  ['drm_5fi915_5fgem_5frelocation_5fentry',['drm_i915_gem_relocation_entry',['../structdrm__i915__gem__relocation__entry.html',1,'']]],
  ['drm_5fi915_5fgem_5fset_5fdomain',['drm_i915_gem_set_domain',['../structdrm__i915__gem__set__domain.html',1,'']]],
  ['drm_5fi915_5fgem_5fset_5ftiling',['drm_i915_gem_set_tiling',['../structdrm__i915__gem__set__tiling.html',1,'']]],
  ['drm_5fi915_5fgem_5fsw_5ffinish',['drm_i915_gem_sw_finish',['../structdrm__i915__gem__sw__finish.html',1,'']]],
  ['drm_5fi915_5fgem_5funpin',['drm_i915_gem_unpin',['../structdrm__i915__gem__unpin.html',1,'']]],
  ['drm_5fi915_5fgem_5fuserptr',['drm_i915_gem_userptr',['../structdrm__i915__gem__userptr.html',1,'']]],
  ['drm_5fi915_5fgem_5fwait',['drm_i915_gem_wait',['../structdrm__i915__gem__wait.html',1,'']]],
  ['drm_5fi915_5fget_5fpipe_5ffrom_5fcrtc_5fid',['drm_i915_get_pipe_from_crtc_id',['../structdrm__i915__get__pipe__from__crtc__id.html',1,'']]],
  ['drm_5fi915_5fgetparam',['drm_i915_getparam',['../structdrm__i915__getparam.html',1,'']]],
  ['drm_5fi915_5fhws_5faddr',['drm_i915_hws_addr',['../structdrm__i915__hws__addr.html',1,'']]],
  ['drm_5fi915_5firq_5femit',['drm_i915_irq_emit',['../structdrm__i915__irq__emit.html',1,'']]],
  ['drm_5fi915_5firq_5fwait',['drm_i915_irq_wait',['../structdrm__i915__irq__wait.html',1,'']]],
  ['drm_5fi915_5fmem_5falloc',['drm_i915_mem_alloc',['../structdrm__i915__mem__alloc.html',1,'']]],
  ['drm_5fi915_5fmem_5fdestroy_5fheap',['drm_i915_mem_destroy_heap',['../structdrm__i915__mem__destroy__heap.html',1,'']]],
  ['drm_5fi915_5fmem_5ffree',['drm_i915_mem_free',['../structdrm__i915__mem__free.html',1,'']]],
  ['drm_5fi915_5fmem_5finit_5fheap',['drm_i915_mem_init_heap',['../structdrm__i915__mem__init__heap.html',1,'']]],
  ['drm_5fi915_5fperf_5foa_5fconfig',['drm_i915_perf_oa_config',['../structdrm__i915__perf__oa__config.html',1,'']]],
  ['drm_5fi915_5fperf_5fopen_5fparam',['drm_i915_perf_open_param',['../structdrm__i915__perf__open__param.html',1,'']]],
  ['drm_5fi915_5fperf_5frecord_5fheader',['drm_i915_perf_record_header',['../structdrm__i915__perf__record__header.html',1,'']]],
  ['drm_5fi915_5fquery',['drm_i915_query',['../structdrm__i915__query.html',1,'']]],
  ['drm_5fi915_5fquery_5fitem',['drm_i915_query_item',['../structdrm__i915__query__item.html',1,'']]],
  ['drm_5fi915_5fquery_5ftopology_5finfo',['drm_i915_query_topology_info',['../structdrm__i915__query__topology__info.html',1,'']]],
  ['drm_5fi915_5freg_5fread',['drm_i915_reg_read',['../structdrm__i915__reg__read.html',1,'']]],
  ['drm_5fi915_5freset_5fstats',['drm_i915_reset_stats',['../structdrm__i915__reset__stats.html',1,'']]],
  ['drm_5fi915_5fsetparam',['drm_i915_setparam',['../structdrm__i915__setparam.html',1,'']]],
  ['drm_5fi915_5fvblank_5fpipe',['drm_i915_vblank_pipe',['../structdrm__i915__vblank__pipe.html',1,'']]],
  ['drm_5fi915_5fvblank_5fswap',['drm_i915_vblank_swap',['../structdrm__i915__vblank__swap.html',1,'']]],
  ['drm_5fintel_5foverlay_5fattrs',['drm_intel_overlay_attrs',['../structdrm__intel__overlay__attrs.html',1,'']]],
  ['drm_5fintel_5foverlay_5fput_5fimage',['drm_intel_overlay_put_image',['../structdrm__intel__overlay__put__image.html',1,'']]],
  ['drm_5fintel_5fsprite_5fcolorkey',['drm_intel_sprite_colorkey',['../structdrm__intel__sprite__colorkey.html',1,'']]],
  ['drm_5firq_5fbusid',['drm_irq_busid',['../structdrm__irq__busid.html',1,'']]],
  ['drm_5flist',['drm_list',['../structdrm__list.html',1,'']]],
  ['drm_5flock',['drm_lock',['../structdrm__lock.html',1,'']]],
  ['drm_5fmap',['drm_map',['../structdrm__map.html',1,'']]],
  ['drm_5fmga_5fage_5ft',['drm_mga_age_t',['../structdrm__mga__age__t.html',1,'']]],
  ['drm_5fmga_5fclear',['drm_mga_clear',['../structdrm__mga__clear.html',1,'']]],
  ['drm_5fmga_5fcontext_5fregs_5ft',['drm_mga_context_regs_t',['../structdrm__mga__context__regs__t.html',1,'']]],
  ['drm_5fmga_5fdma_5fbootstrap',['drm_mga_dma_bootstrap',['../structdrm__mga__dma__bootstrap.html',1,'']]],
  ['drm_5fmga_5fgetparam',['drm_mga_getparam',['../structdrm__mga__getparam.html',1,'']]],
  ['drm_5fmga_5fiload',['drm_mga_iload',['../structdrm__mga__iload.html',1,'']]],
  ['drm_5fmga_5findices',['drm_mga_indices',['../structdrm__mga__indices.html',1,'']]],
  ['drm_5fmga_5finit',['drm_mga_init',['../structdrm__mga__init.html',1,'']]],
  ['drm_5fmga_5fserver_5fregs_5ft',['drm_mga_server_regs_t',['../structdrm__mga__server__regs__t.html',1,'']]],
  ['drm_5fmga_5ftexture_5fregs_5ft',['drm_mga_texture_regs_t',['../structdrm__mga__texture__regs__t.html',1,'']]],
  ['drm_5fmga_5fvertex',['drm_mga_vertex',['../structdrm__mga__vertex.html',1,'']]],
  ['drm_5fmode_5fatomic',['drm_mode_atomic',['../structdrm__mode__atomic.html',1,'']]],
  ['drm_5fmode_5fcard_5fres',['drm_mode_card_res',['../structdrm__mode__card__res.html',1,'']]],
  ['drm_5fmode_5fconnector_5fset_5fproperty',['drm_mode_connector_set_property',['../structdrm__mode__connector__set__property.html',1,'']]],
  ['drm_5fmode_5fcreate_5fblob',['drm_mode_create_blob',['../structdrm__mode__create__blob.html',1,'']]],
  ['drm_5fmode_5fcreate_5fdumb',['drm_mode_create_dumb',['../structdrm__mode__create__dumb.html',1,'']]],
  ['drm_5fmode_5fcreate_5flease',['drm_mode_create_lease',['../structdrm__mode__create__lease.html',1,'']]],
  ['drm_5fmode_5fcrtc',['drm_mode_crtc',['../structdrm__mode__crtc.html',1,'']]],
  ['drm_5fmode_5fcrtc_5flut',['drm_mode_crtc_lut',['../structdrm__mode__crtc__lut.html',1,'']]],
  ['drm_5fmode_5fcrtc_5fpage_5fflip',['drm_mode_crtc_page_flip',['../structdrm__mode__crtc__page__flip.html',1,'']]],
  ['drm_5fmode_5fcrtc_5fpage_5fflip_5ftarget',['drm_mode_crtc_page_flip_target',['../structdrm__mode__crtc__page__flip__target.html',1,'']]],
  ['drm_5fmode_5fcursor',['drm_mode_cursor',['../structdrm__mode__cursor.html',1,'']]],
  ['drm_5fmode_5fcursor2',['drm_mode_cursor2',['../structdrm__mode__cursor2.html',1,'']]],
  ['drm_5fmode_5fdestroy_5fblob',['drm_mode_destroy_blob',['../structdrm__mode__destroy__blob.html',1,'']]],
  ['drm_5fmode_5fdestroy_5fdumb',['drm_mode_destroy_dumb',['../structdrm__mode__destroy__dumb.html',1,'']]],
  ['drm_5fmode_5ffb_5fcmd',['drm_mode_fb_cmd',['../structdrm__mode__fb__cmd.html',1,'']]],
  ['drm_5fmode_5ffb_5fcmd2',['drm_mode_fb_cmd2',['../structdrm__mode__fb__cmd2.html',1,'']]],
  ['drm_5fmode_5ffb_5fdirty_5fcmd',['drm_mode_fb_dirty_cmd',['../structdrm__mode__fb__dirty__cmd.html',1,'']]],
  ['drm_5fmode_5fget_5fblob',['drm_mode_get_blob',['../structdrm__mode__get__blob.html',1,'']]],
  ['drm_5fmode_5fget_5fconnector',['drm_mode_get_connector',['../structdrm__mode__get__connector.html',1,'']]],
  ['drm_5fmode_5fget_5fencoder',['drm_mode_get_encoder',['../structdrm__mode__get__encoder.html',1,'']]],
  ['drm_5fmode_5fget_5flease',['drm_mode_get_lease',['../structdrm__mode__get__lease.html',1,'']]],
  ['drm_5fmode_5fget_5fplane',['drm_mode_get_plane',['../structdrm__mode__get__plane.html',1,'']]],
  ['drm_5fmode_5fget_5fplane_5fres',['drm_mode_get_plane_res',['../structdrm__mode__get__plane__res.html',1,'']]],
  ['drm_5fmode_5fget_5fproperty',['drm_mode_get_property',['../structdrm__mode__get__property.html',1,'']]],
  ['drm_5fmode_5flist_5flessees',['drm_mode_list_lessees',['../structdrm__mode__list__lessees.html',1,'']]],
  ['drm_5fmode_5fmap_5fdumb',['drm_mode_map_dumb',['../structdrm__mode__map__dumb.html',1,'']]],
  ['drm_5fmode_5fmode_5fcmd',['drm_mode_mode_cmd',['../structdrm__mode__mode__cmd.html',1,'']]],
  ['drm_5fmode_5fmodeinfo',['drm_mode_modeinfo',['../structdrm__mode__modeinfo.html',1,'']]],
  ['drm_5fmode_5fobj_5fget_5fproperties',['drm_mode_obj_get_properties',['../structdrm__mode__obj__get__properties.html',1,'']]],
  ['drm_5fmode_5fobj_5fset_5fproperty',['drm_mode_obj_set_property',['../structdrm__mode__obj__set__property.html',1,'']]],
  ['drm_5fmode_5fproperty_5fenum',['drm_mode_property_enum',['../structdrm__mode__property__enum.html',1,'']]],
  ['drm_5fmode_5frect',['drm_mode_rect',['../structdrm__mode__rect.html',1,'']]],
  ['drm_5fmode_5frevoke_5flease',['drm_mode_revoke_lease',['../structdrm__mode__revoke__lease.html',1,'']]],
  ['drm_5fmode_5fset_5fplane',['drm_mode_set_plane',['../structdrm__mode__set__plane.html',1,'']]],
  ['drm_5fmodeset_5fctl',['drm_modeset_ctl',['../structdrm__modeset__ctl.html',1,'']]],
  ['drm_5fmsm_5fgem_5fcpu_5ffini',['drm_msm_gem_cpu_fini',['../structdrm__msm__gem__cpu__fini.html',1,'']]],
  ['drm_5fmsm_5fgem_5fcpu_5fprep',['drm_msm_gem_cpu_prep',['../structdrm__msm__gem__cpu__prep.html',1,'']]],
  ['drm_5fmsm_5fgem_5finfo',['drm_msm_gem_info',['../structdrm__msm__gem__info.html',1,'']]],
  ['drm_5fmsm_5fgem_5fmadvise',['drm_msm_gem_madvise',['../structdrm__msm__gem__madvise.html',1,'']]],
  ['drm_5fmsm_5fgem_5fnew',['drm_msm_gem_new',['../structdrm__msm__gem__new.html',1,'']]],
  ['drm_5fmsm_5fgem_5fsubmit',['drm_msm_gem_submit',['../structdrm__msm__gem__submit.html',1,'']]],
  ['drm_5fmsm_5fgem_5fsubmit_5fbo',['drm_msm_gem_submit_bo',['../structdrm__msm__gem__submit__bo.html',1,'']]],
  ['drm_5fmsm_5fgem_5fsubmit_5fcmd',['drm_msm_gem_submit_cmd',['../structdrm__msm__gem__submit__cmd.html',1,'']]],
  ['drm_5fmsm_5fgem_5fsubmit_5freloc',['drm_msm_gem_submit_reloc',['../structdrm__msm__gem__submit__reloc.html',1,'']]],
  ['drm_5fmsm_5fparam',['drm_msm_param',['../structdrm__msm__param.html',1,'']]],
  ['drm_5fmsm_5fsubmitqueue',['drm_msm_submitqueue',['../structdrm__msm__submitqueue.html',1,'']]],
  ['drm_5fmsm_5ftimespec',['drm_msm_timespec',['../structdrm__msm__timespec.html',1,'']]],
  ['drm_5fmsm_5fwait_5ffence',['drm_msm_wait_fence',['../structdrm__msm__wait__fence.html',1,'']]],
  ['drm_5fnouveau_5fgem_5fcpu_5ffini',['drm_nouveau_gem_cpu_fini',['../structdrm__nouveau__gem__cpu__fini.html',1,'']]],
  ['drm_5fnouveau_5fgem_5fcpu_5fprep',['drm_nouveau_gem_cpu_prep',['../structdrm__nouveau__gem__cpu__prep.html',1,'']]],
  ['drm_5fnouveau_5fgem_5finfo',['drm_nouveau_gem_info',['../structdrm__nouveau__gem__info.html',1,'']]],
  ['drm_5fnouveau_5fgem_5fnew',['drm_nouveau_gem_new',['../structdrm__nouveau__gem__new.html',1,'']]],
  ['drm_5fnouveau_5fgem_5fpushbuf',['drm_nouveau_gem_pushbuf',['../structdrm__nouveau__gem__pushbuf.html',1,'']]],
  ['drm_5fnouveau_5fgem_5fpushbuf_5fbo',['drm_nouveau_gem_pushbuf_bo',['../structdrm__nouveau__gem__pushbuf__bo.html',1,'']]],
  ['drm_5fnouveau_5fgem_5fpushbuf_5fbo_5fpresumed',['drm_nouveau_gem_pushbuf_bo_presumed',['../structdrm__nouveau__gem__pushbuf__bo__presumed.html',1,'']]],
  ['drm_5fnouveau_5fgem_5fpushbuf_5fpush',['drm_nouveau_gem_pushbuf_push',['../structdrm__nouveau__gem__pushbuf__push.html',1,'']]],
  ['drm_5fnouveau_5fgem_5fpushbuf_5freloc',['drm_nouveau_gem_pushbuf_reloc',['../structdrm__nouveau__gem__pushbuf__reloc.html',1,'']]],
  ['drm_5fomap_5fgem_5fcpu_5ffini',['drm_omap_gem_cpu_fini',['../structdrm__omap__gem__cpu__fini.html',1,'']]],
  ['drm_5fomap_5fgem_5fcpu_5fprep',['drm_omap_gem_cpu_prep',['../structdrm__omap__gem__cpu__prep.html',1,'']]],
  ['drm_5fomap_5fgem_5finfo',['drm_omap_gem_info',['../structdrm__omap__gem__info.html',1,'']]],
  ['drm_5fomap_5fgem_5fnew',['drm_omap_gem_new',['../structdrm__omap__gem__new.html',1,'']]],
  ['drm_5fomap_5fparam',['drm_omap_param',['../structdrm__omap__param.html',1,'']]],
  ['drm_5fprime_5fhandle',['drm_prime_handle',['../structdrm__prime__handle.html',1,'']]],
  ['drm_5fqxl_5falloc',['drm_qxl_alloc',['../structdrm__qxl__alloc.html',1,'']]],
  ['drm_5fqxl_5falloc_5fsurf',['drm_qxl_alloc_surf',['../structdrm__qxl__alloc__surf.html',1,'']]],
  ['drm_5fqxl_5fclientcap',['drm_qxl_clientcap',['../structdrm__qxl__clientcap.html',1,'']]],
  ['drm_5fqxl_5fcommand',['drm_qxl_command',['../structdrm__qxl__command.html',1,'']]],
  ['drm_5fqxl_5fexecbuffer',['drm_qxl_execbuffer',['../structdrm__qxl__execbuffer.html',1,'']]],
  ['drm_5fqxl_5fgetparam',['drm_qxl_getparam',['../structdrm__qxl__getparam.html',1,'']]],
  ['drm_5fqxl_5fmap',['drm_qxl_map',['../structdrm__qxl__map.html',1,'']]],
  ['drm_5fqxl_5freloc',['drm_qxl_reloc',['../structdrm__qxl__reloc.html',1,'']]],
  ['drm_5fqxl_5fupdate_5farea',['drm_qxl_update_area',['../structdrm__qxl__update__area.html',1,'']]],
  ['drm_5fr128_5fblit',['drm_r128_blit',['../structdrm__r128__blit.html',1,'']]],
  ['drm_5fr128_5fcce_5fstop',['drm_r128_cce_stop',['../structdrm__r128__cce__stop.html',1,'']]],
  ['drm_5fr128_5fclear',['drm_r128_clear',['../structdrm__r128__clear.html',1,'']]],
  ['drm_5fr128_5fcontext_5fregs_5ft',['drm_r128_context_regs_t',['../structdrm__r128__context__regs__t.html',1,'']]],
  ['drm_5fr128_5fdepth',['drm_r128_depth',['../structdrm__r128__depth.html',1,'']]],
  ['drm_5fr128_5ffullscreen',['drm_r128_fullscreen',['../structdrm__r128__fullscreen.html',1,'']]],
  ['drm_5fr128_5fgetparam',['drm_r128_getparam',['../structdrm__r128__getparam.html',1,'']]],
  ['drm_5fr128_5findices',['drm_r128_indices',['../structdrm__r128__indices.html',1,'']]],
  ['drm_5fr128_5findirect',['drm_r128_indirect',['../structdrm__r128__indirect.html',1,'']]],
  ['drm_5fr128_5finit',['drm_r128_init',['../structdrm__r128__init.html',1,'']]],
  ['drm_5fr128_5fsarea',['drm_r128_sarea',['../structdrm__r128__sarea.html',1,'']]],
  ['drm_5fr128_5fstipple',['drm_r128_stipple',['../structdrm__r128__stipple.html',1,'']]],
  ['drm_5fr128_5ftexture_5fregs_5ft',['drm_r128_texture_regs_t',['../structdrm__r128__texture__regs__t.html',1,'']]],
  ['drm_5fr128_5fvertex',['drm_r128_vertex',['../structdrm__r128__vertex.html',1,'']]],
  ['drm_5fr300_5fcmd_5fheader_5ft',['drm_r300_cmd_header_t',['../uniondrm__r300__cmd__header__t.html',1,'']]],
  ['drm_5fradeon_5fclear',['drm_radeon_clear',['../structdrm__radeon__clear.html',1,'']]],
  ['drm_5fradeon_5fclear_5frect',['drm_radeon_clear_rect',['../uniondrm__radeon__clear__rect.html',1,'']]],
  ['drm_5fradeon_5fcmd_5fbuffer',['drm_radeon_cmd_buffer',['../structdrm__radeon__cmd__buffer.html',1,'']]],
  ['drm_5fradeon_5fcmd_5fheader_5ft',['drm_radeon_cmd_header_t',['../uniondrm__radeon__cmd__header__t.html',1,'']]],
  ['drm_5fradeon_5fcontext2_5fregs_5ft',['drm_radeon_context2_regs_t',['../structdrm__radeon__context2__regs__t.html',1,'']]],
  ['drm_5fradeon_5fcontext_5fregs_5ft',['drm_radeon_context_regs_t',['../structdrm__radeon__context__regs__t.html',1,'']]],
  ['drm_5fradeon_5fcp_5fstop',['drm_radeon_cp_stop',['../structdrm__radeon__cp__stop.html',1,'']]],
  ['drm_5fradeon_5fcs',['drm_radeon_cs',['../structdrm__radeon__cs.html',1,'']]],
  ['drm_5fradeon_5fcs_5fchunk',['drm_radeon_cs_chunk',['../structdrm__radeon__cs__chunk.html',1,'']]],
  ['drm_5fradeon_5fcs_5freloc',['drm_radeon_cs_reloc',['../structdrm__radeon__cs__reloc.html',1,'']]],
  ['drm_5fradeon_5ffullscreen',['drm_radeon_fullscreen',['../structdrm__radeon__fullscreen.html',1,'']]],
  ['drm_5fradeon_5fgem_5fbusy',['drm_radeon_gem_busy',['../structdrm__radeon__gem__busy.html',1,'']]],
  ['drm_5fradeon_5fgem_5fcreate',['drm_radeon_gem_create',['../structdrm__radeon__gem__create.html',1,'']]],
  ['drm_5fradeon_5fgem_5fget_5ftiling',['drm_radeon_gem_get_tiling',['../structdrm__radeon__gem__get__tiling.html',1,'']]],
  ['drm_5fradeon_5fgem_5finfo',['drm_radeon_gem_info',['../structdrm__radeon__gem__info.html',1,'']]],
  ['drm_5fradeon_5fgem_5fmmap',['drm_radeon_gem_mmap',['../structdrm__radeon__gem__mmap.html',1,'']]],
  ['drm_5fradeon_5fgem_5fop',['drm_radeon_gem_op',['../structdrm__radeon__gem__op.html',1,'']]],
  ['drm_5fradeon_5fgem_5fpread',['drm_radeon_gem_pread',['../structdrm__radeon__gem__pread.html',1,'']]],
  ['drm_5fradeon_5fgem_5fpwrite',['drm_radeon_gem_pwrite',['../structdrm__radeon__gem__pwrite.html',1,'']]],
  ['drm_5fradeon_5fgem_5fset_5fdomain',['drm_radeon_gem_set_domain',['../structdrm__radeon__gem__set__domain.html',1,'']]],
  ['drm_5fradeon_5fgem_5fset_5ftiling',['drm_radeon_gem_set_tiling',['../structdrm__radeon__gem__set__tiling.html',1,'']]],
  ['drm_5fradeon_5fgem_5fuserptr',['drm_radeon_gem_userptr',['../structdrm__radeon__gem__userptr.html',1,'']]],
  ['drm_5fradeon_5fgem_5fva',['drm_radeon_gem_va',['../structdrm__radeon__gem__va.html',1,'']]],
  ['drm_5fradeon_5fgem_5fwait_5fidle',['drm_radeon_gem_wait_idle',['../structdrm__radeon__gem__wait__idle.html',1,'']]],
  ['drm_5fradeon_5fgetparam',['drm_radeon_getparam',['../structdrm__radeon__getparam.html',1,'']]],
  ['drm_5fradeon_5findices',['drm_radeon_indices',['../structdrm__radeon__indices.html',1,'']]],
  ['drm_5fradeon_5findirect',['drm_radeon_indirect',['../structdrm__radeon__indirect.html',1,'']]],
  ['drm_5fradeon_5finfo',['drm_radeon_info',['../structdrm__radeon__info.html',1,'']]],
  ['drm_5fradeon_5finit',['drm_radeon_init',['../structdrm__radeon__init.html',1,'']]],
  ['drm_5fradeon_5firq_5femit',['drm_radeon_irq_emit',['../structdrm__radeon__irq__emit.html',1,'']]],
  ['drm_5fradeon_5firq_5fwait',['drm_radeon_irq_wait',['../structdrm__radeon__irq__wait.html',1,'']]],
  ['drm_5fradeon_5fmem_5falloc',['drm_radeon_mem_alloc',['../structdrm__radeon__mem__alloc.html',1,'']]],
  ['drm_5fradeon_5fmem_5ffree',['drm_radeon_mem_free',['../structdrm__radeon__mem__free.html',1,'']]],
  ['drm_5fradeon_5fmem_5finit_5fheap',['drm_radeon_mem_init_heap',['../structdrm__radeon__mem__init__heap.html',1,'']]],
  ['drm_5fradeon_5fprim_5ft',['drm_radeon_prim_t',['../structdrm__radeon__prim__t.html',1,'']]],
  ['drm_5fradeon_5fsarea_5ft',['drm_radeon_sarea_t',['../structdrm__radeon__sarea__t.html',1,'']]],
  ['drm_5fradeon_5fsetparam',['drm_radeon_setparam',['../structdrm__radeon__setparam.html',1,'']]],
  ['drm_5fradeon_5fstate_5ft',['drm_radeon_state_t',['../structdrm__radeon__state__t.html',1,'']]],
  ['drm_5fradeon_5fstipple',['drm_radeon_stipple',['../structdrm__radeon__stipple.html',1,'']]],
  ['drm_5fradeon_5fsurface_5falloc',['drm_radeon_surface_alloc',['../structdrm__radeon__surface__alloc.html',1,'']]],
  ['drm_5fradeon_5fsurface_5ffree',['drm_radeon_surface_free',['../structdrm__radeon__surface__free.html',1,'']]],
  ['drm_5fradeon_5ftex_5fimage',['drm_radeon_tex_image',['../structdrm__radeon__tex__image.html',1,'']]],
  ['drm_5fradeon_5ftexture',['drm_radeon_texture',['../structdrm__radeon__texture.html',1,'']]],
  ['drm_5fradeon_5ftexture_5fregs_5ft',['drm_radeon_texture_regs_t',['../structdrm__radeon__texture__regs__t.html',1,'']]],
  ['drm_5fradeon_5fvertex',['drm_radeon_vertex',['../structdrm__radeon__vertex.html',1,'']]],
  ['drm_5fradeon_5fvertex2',['drm_radeon_vertex2',['../structdrm__radeon__vertex2.html',1,'']]],
  ['drm_5fsarea',['drm_sarea',['../structdrm__sarea.html',1,'']]],
  ['drm_5fsarea_5fdrawable',['drm_sarea_drawable',['../structdrm__sarea__drawable.html',1,'']]],
  ['drm_5fsarea_5fframe',['drm_sarea_frame',['../structdrm__sarea__frame.html',1,'']]],
  ['drm_5fsavage_5fcmd_5fheader',['drm_savage_cmd_header',['../uniondrm__savage__cmd__header.html',1,'']]],
  ['drm_5fsavage_5fcmdbuf',['drm_savage_cmdbuf',['../structdrm__savage__cmdbuf.html',1,'']]],
  ['drm_5fsavage_5fevent',['drm_savage_event',['../structdrm__savage__event.html',1,'']]],
  ['drm_5fsavage_5finit',['drm_savage_init',['../structdrm__savage__init.html',1,'']]],
  ['drm_5fscatter_5fgather',['drm_scatter_gather',['../structdrm__scatter__gather.html',1,'']]],
  ['drm_5fset_5fclient_5fcap',['drm_set_client_cap',['../structdrm__set__client__cap.html',1,'']]],
  ['drm_5fset_5fversion',['drm_set_version',['../structdrm__set__version.html',1,'']]],
  ['drm_5fsis_5fagp_5ft',['drm_sis_agp_t',['../structdrm__sis__agp__t.html',1,'']]],
  ['drm_5fsis_5ffb_5ft',['drm_sis_fb_t',['../structdrm__sis__fb__t.html',1,'']]],
  ['drm_5fsis_5fmem_5ft',['drm_sis_mem_t',['../structdrm__sis__mem__t.html',1,'']]],
  ['drm_5fstats',['drm_stats',['../structdrm__stats.html',1,'']]],
  ['drm_5fsyncobj_5farray',['drm_syncobj_array',['../structdrm__syncobj__array.html',1,'']]],
  ['drm_5fsyncobj_5fcreate',['drm_syncobj_create',['../structdrm__syncobj__create.html',1,'']]],
  ['drm_5fsyncobj_5fdestroy',['drm_syncobj_destroy',['../structdrm__syncobj__destroy.html',1,'']]],
  ['drm_5fsyncobj_5fhandle',['drm_syncobj_handle',['../structdrm__syncobj__handle.html',1,'']]],
  ['drm_5fsyncobj_5fwait',['drm_syncobj_wait',['../structdrm__syncobj__wait.html',1,'']]],
  ['drm_5ftegra_5fclose_5fchannel',['drm_tegra_close_channel',['../structdrm__tegra__close__channel.html',1,'']]],
  ['drm_5ftegra_5fcmdbuf',['drm_tegra_cmdbuf',['../structdrm__tegra__cmdbuf.html',1,'']]],
  ['drm_5ftegra_5fgem_5fcreate',['drm_tegra_gem_create',['../structdrm__tegra__gem__create.html',1,'']]],
  ['drm_5ftegra_5fgem_5fget_5fflags',['drm_tegra_gem_get_flags',['../structdrm__tegra__gem__get__flags.html',1,'']]],
  ['drm_5ftegra_5fgem_5fget_5ftiling',['drm_tegra_gem_get_tiling',['../structdrm__tegra__gem__get__tiling.html',1,'']]],
  ['drm_5ftegra_5fgem_5fmmap',['drm_tegra_gem_mmap',['../structdrm__tegra__gem__mmap.html',1,'']]],
  ['drm_5ftegra_5fgem_5fset_5fflags',['drm_tegra_gem_set_flags',['../structdrm__tegra__gem__set__flags.html',1,'']]],
  ['drm_5ftegra_5fgem_5fset_5ftiling',['drm_tegra_gem_set_tiling',['../structdrm__tegra__gem__set__tiling.html',1,'']]],
  ['drm_5ftegra_5fget_5fsyncpt',['drm_tegra_get_syncpt',['../structdrm__tegra__get__syncpt.html',1,'']]],
  ['drm_5ftegra_5fget_5fsyncpt_5fbase',['drm_tegra_get_syncpt_base',['../structdrm__tegra__get__syncpt__base.html',1,'']]],
  ['drm_5ftegra_5fopen_5fchannel',['drm_tegra_open_channel',['../structdrm__tegra__open__channel.html',1,'']]],
  ['drm_5ftegra_5freloc',['drm_tegra_reloc',['../structdrm__tegra__reloc.html',1,'']]],
  ['drm_5ftegra_5fsubmit',['drm_tegra_submit',['../structdrm__tegra__submit.html',1,'']]],
  ['drm_5ftegra_5fsyncpt',['drm_tegra_syncpt',['../structdrm__tegra__syncpt.html',1,'']]],
  ['drm_5ftegra_5fsyncpt_5fincr',['drm_tegra_syncpt_incr',['../structdrm__tegra__syncpt__incr.html',1,'']]],
  ['drm_5ftegra_5fsyncpt_5fread',['drm_tegra_syncpt_read',['../structdrm__tegra__syncpt__read.html',1,'']]],
  ['drm_5ftegra_5fsyncpt_5fwait',['drm_tegra_syncpt_wait',['../structdrm__tegra__syncpt__wait.html',1,'']]],
  ['drm_5ftegra_5fwaitchk',['drm_tegra_waitchk',['../structdrm__tegra__waitchk.html',1,'']]],
  ['drm_5ftex_5fregion',['drm_tex_region',['../structdrm__tex__region.html',1,'']]],
  ['drm_5funique',['drm_unique',['../structdrm__unique.html',1,'']]],
  ['drm_5fupdate_5fdraw',['drm_update_draw',['../structdrm__update__draw.html',1,'']]],
  ['drm_5fv3d_5fcreate_5fbo',['drm_v3d_create_bo',['../structdrm__v3d__create__bo.html',1,'']]],
  ['drm_5fv3d_5fget_5fbo_5foffset',['drm_v3d_get_bo_offset',['../structdrm__v3d__get__bo__offset.html',1,'']]],
  ['drm_5fv3d_5fget_5fparam',['drm_v3d_get_param',['../structdrm__v3d__get__param.html',1,'']]],
  ['drm_5fv3d_5fmmap_5fbo',['drm_v3d_mmap_bo',['../structdrm__v3d__mmap__bo.html',1,'']]],
  ['drm_5fv3d_5fsubmit_5fcl',['drm_v3d_submit_cl',['../structdrm__v3d__submit__cl.html',1,'']]],
  ['drm_5fv3d_5fsubmit_5ftfu',['drm_v3d_submit_tfu',['../structdrm__v3d__submit__tfu.html',1,'']]],
  ['drm_5fv3d_5fwait_5fbo',['drm_v3d_wait_bo',['../structdrm__v3d__wait__bo.html',1,'']]],
  ['drm_5fvc4_5fcreate_5fbo',['drm_vc4_create_bo',['../structdrm__vc4__create__bo.html',1,'']]],
  ['drm_5fvc4_5fcreate_5fshader_5fbo',['drm_vc4_create_shader_bo',['../structdrm__vc4__create__shader__bo.html',1,'']]],
  ['drm_5fvc4_5fgem_5fmadvise',['drm_vc4_gem_madvise',['../structdrm__vc4__gem__madvise.html',1,'']]],
  ['drm_5fvc4_5fget_5fhang_5fstate',['drm_vc4_get_hang_state',['../structdrm__vc4__get__hang__state.html',1,'']]],
  ['drm_5fvc4_5fget_5fhang_5fstate_5fbo',['drm_vc4_get_hang_state_bo',['../structdrm__vc4__get__hang__state__bo.html',1,'']]],
  ['drm_5fvc4_5fget_5fparam',['drm_vc4_get_param',['../structdrm__vc4__get__param.html',1,'']]],
  ['drm_5fvc4_5fget_5ftiling',['drm_vc4_get_tiling',['../structdrm__vc4__get__tiling.html',1,'']]],
  ['drm_5fvc4_5flabel_5fbo',['drm_vc4_label_bo',['../structdrm__vc4__label__bo.html',1,'']]],
  ['drm_5fvc4_5fmmap_5fbo',['drm_vc4_mmap_bo',['../structdrm__vc4__mmap__bo.html',1,'']]],
  ['drm_5fvc4_5fperfmon_5fcreate',['drm_vc4_perfmon_create',['../structdrm__vc4__perfmon__create.html',1,'']]],
  ['drm_5fvc4_5fperfmon_5fdestroy',['drm_vc4_perfmon_destroy',['../structdrm__vc4__perfmon__destroy.html',1,'']]],
  ['drm_5fvc4_5fperfmon_5fget_5fvalues',['drm_vc4_perfmon_get_values',['../structdrm__vc4__perfmon__get__values.html',1,'']]],
  ['drm_5fvc4_5fset_5ftiling',['drm_vc4_set_tiling',['../structdrm__vc4__set__tiling.html',1,'']]],
  ['drm_5fvc4_5fsubmit_5fcl',['drm_vc4_submit_cl',['../structdrm__vc4__submit__cl.html',1,'']]],
  ['drm_5fvc4_5fsubmit_5frcl_5fsurface',['drm_vc4_submit_rcl_surface',['../structdrm__vc4__submit__rcl__surface.html',1,'']]],
  ['drm_5fvc4_5fwait_5fbo',['drm_vc4_wait_bo',['../structdrm__vc4__wait__bo.html',1,'']]],
  ['drm_5fvc4_5fwait_5fseqno',['drm_vc4_wait_seqno',['../structdrm__vc4__wait__seqno.html',1,'']]],
  ['drm_5fversion',['drm_version',['../structdrm__version.html',1,'']]],
  ['drm_5fvgem_5ffence_5fattach',['drm_vgem_fence_attach',['../structdrm__vgem__fence__attach.html',1,'']]],
  ['drm_5fvgem_5ffence_5fsignal',['drm_vgem_fence_signal',['../structdrm__vgem__fence__signal.html',1,'']]],
  ['drm_5fvia_5fagp_5ft',['drm_via_agp_t',['../structdrm__via__agp__t.html',1,'']]],
  ['drm_5fvia_5fblitsync',['drm_via_blitsync',['../structdrm__via__blitsync.html',1,'']]],
  ['drm_5fvia_5fdmablit',['drm_via_dmablit',['../structdrm__via__dmablit.html',1,'']]],
  ['drm_5fvia_5ffb_5ft',['drm_via_fb_t',['../structdrm__via__fb__t.html',1,'']]],
  ['drm_5fvia_5firqwait',['drm_via_irqwait',['../uniondrm__via__irqwait.html',1,'']]],
  ['drm_5fvia_5fmem_5ft',['drm_via_mem_t',['../structdrm__via__mem__t.html',1,'']]],
  ['drm_5fvia_5fwait_5firq_5frequest',['drm_via_wait_irq_request',['../structdrm__via__wait__irq__request.html',1,'']]],
  ['drm_5fvirtgpu_5f3d_5fbox',['drm_virtgpu_3d_box',['../structdrm__virtgpu__3d__box.html',1,'']]],
  ['drm_5fvirtgpu_5f3d_5ftransfer_5ffrom_5fhost',['drm_virtgpu_3d_transfer_from_host',['../structdrm__virtgpu__3d__transfer__from__host.html',1,'']]],
  ['drm_5fvirtgpu_5f3d_5ftransfer_5fto_5fhost',['drm_virtgpu_3d_transfer_to_host',['../structdrm__virtgpu__3d__transfer__to__host.html',1,'']]],
  ['drm_5fvirtgpu_5f3d_5fwait',['drm_virtgpu_3d_wait',['../structdrm__virtgpu__3d__wait.html',1,'']]],
  ['drm_5fvirtgpu_5fexecbuffer',['drm_virtgpu_execbuffer',['../structdrm__virtgpu__execbuffer.html',1,'']]],
  ['drm_5fvirtgpu_5fget_5fcaps',['drm_virtgpu_get_caps',['../structdrm__virtgpu__get__caps.html',1,'']]],
  ['drm_5fvirtgpu_5fgetparam',['drm_virtgpu_getparam',['../structdrm__virtgpu__getparam.html',1,'']]],
  ['drm_5fvirtgpu_5fmap',['drm_virtgpu_map',['../structdrm__virtgpu__map.html',1,'']]],
  ['drm_5fvirtgpu_5fresource_5fcreate',['drm_virtgpu_resource_create',['../structdrm__virtgpu__resource__create.html',1,'']]],
  ['drm_5fvirtgpu_5fresource_5finfo',['drm_virtgpu_resource_info',['../structdrm__virtgpu__resource__info.html',1,'']]],
  ['drm_5fvmw_5falloc_5fbo_5farg',['drm_vmw_alloc_bo_arg',['../uniondrm__vmw__alloc__bo__arg.html',1,'']]],
  ['drm_5fvmw_5falloc_5fbo_5freq',['drm_vmw_alloc_bo_req',['../structdrm__vmw__alloc__bo__req.html',1,'']]],
  ['drm_5fvmw_5fbo_5frep',['drm_vmw_bo_rep',['../structdrm__vmw__bo__rep.html',1,'']]],
  ['drm_5fvmw_5fcontext_5farg',['drm_vmw_context_arg',['../structdrm__vmw__context__arg.html',1,'']]],
  ['drm_5fvmw_5fcontrol_5fstream_5farg',['drm_vmw_control_stream_arg',['../structdrm__vmw__control__stream__arg.html',1,'']]],
  ['drm_5fvmw_5fcursor_5fbypass_5farg',['drm_vmw_cursor_bypass_arg',['../structdrm__vmw__cursor__bypass__arg.html',1,'']]],
  ['drm_5fvmw_5fevent_5ffence',['drm_vmw_event_fence',['../structdrm__vmw__event__fence.html',1,'']]],
  ['drm_5fvmw_5fexecbuf_5farg',['drm_vmw_execbuf_arg',['../structdrm__vmw__execbuf__arg.html',1,'']]],
  ['drm_5fvmw_5fextended_5fcontext_5farg',['drm_vmw_extended_context_arg',['../uniondrm__vmw__extended__context__arg.html',1,'']]],
  ['drm_5fvmw_5ffence_5farg',['drm_vmw_fence_arg',['../structdrm__vmw__fence__arg.html',1,'']]],
  ['drm_5fvmw_5ffence_5fevent_5farg',['drm_vmw_fence_event_arg',['../structdrm__vmw__fence__event__arg.html',1,'']]],
  ['drm_5fvmw_5ffence_5frep',['drm_vmw_fence_rep',['../structdrm__vmw__fence__rep.html',1,'']]],
  ['drm_5fvmw_5ffence_5fsignaled_5farg',['drm_vmw_fence_signaled_arg',['../structdrm__vmw__fence__signaled__arg.html',1,'']]],
  ['drm_5fvmw_5ffence_5fwait_5farg',['drm_vmw_fence_wait_arg',['../structdrm__vmw__fence__wait__arg.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5fcreate_5farg',['drm_vmw_gb_surface_create_arg',['../uniondrm__vmw__gb__surface__create__arg.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5fcreate_5fext_5farg',['drm_vmw_gb_surface_create_ext_arg',['../uniondrm__vmw__gb__surface__create__ext__arg.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5fcreate_5fext_5freq',['drm_vmw_gb_surface_create_ext_req',['../structdrm__vmw__gb__surface__create__ext__req.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5fcreate_5frep',['drm_vmw_gb_surface_create_rep',['../structdrm__vmw__gb__surface__create__rep.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5fcreate_5freq',['drm_vmw_gb_surface_create_req',['../structdrm__vmw__gb__surface__create__req.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5fref_5fext_5frep',['drm_vmw_gb_surface_ref_ext_rep',['../structdrm__vmw__gb__surface__ref__ext__rep.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5fref_5frep',['drm_vmw_gb_surface_ref_rep',['../structdrm__vmw__gb__surface__ref__rep.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5freference_5farg',['drm_vmw_gb_surface_reference_arg',['../uniondrm__vmw__gb__surface__reference__arg.html',1,'']]],
  ['drm_5fvmw_5fgb_5fsurface_5freference_5fext_5farg',['drm_vmw_gb_surface_reference_ext_arg',['../uniondrm__vmw__gb__surface__reference__ext__arg.html',1,'']]],
  ['drm_5fvmw_5fget_5f3d_5fcap_5farg',['drm_vmw_get_3d_cap_arg',['../structdrm__vmw__get__3d__cap__arg.html',1,'']]],
  ['drm_5fvmw_5fgetparam_5farg',['drm_vmw_getparam_arg',['../structdrm__vmw__getparam__arg.html',1,'']]],
  ['drm_5fvmw_5fhandle_5fclose_5farg',['drm_vmw_handle_close_arg',['../structdrm__vmw__handle__close__arg.html',1,'']]],
  ['drm_5fvmw_5fpresent_5farg',['drm_vmw_present_arg',['../structdrm__vmw__present__arg.html',1,'']]],
  ['drm_5fvmw_5fpresent_5freadback_5farg',['drm_vmw_present_readback_arg',['../structdrm__vmw__present__readback__arg.html',1,'']]],
  ['drm_5fvmw_5frect',['drm_vmw_rect',['../structdrm__vmw__rect.html',1,'']]],
  ['drm_5fvmw_5fshader_5farg',['drm_vmw_shader_arg',['../structdrm__vmw__shader__arg.html',1,'']]],
  ['drm_5fvmw_5fshader_5fcreate_5farg',['drm_vmw_shader_create_arg',['../structdrm__vmw__shader__create__arg.html',1,'']]],
  ['drm_5fvmw_5fsize',['drm_vmw_size',['../structdrm__vmw__size.html',1,'']]],
  ['drm_5fvmw_5fstream_5farg',['drm_vmw_stream_arg',['../structdrm__vmw__stream__arg.html',1,'']]],
  ['drm_5fvmw_5fsurface_5farg',['drm_vmw_surface_arg',['../structdrm__vmw__surface__arg.html',1,'']]],
  ['drm_5fvmw_5fsurface_5fcreate_5farg',['drm_vmw_surface_create_arg',['../uniondrm__vmw__surface__create__arg.html',1,'']]],
  ['drm_5fvmw_5fsurface_5fcreate_5freq',['drm_vmw_surface_create_req',['../structdrm__vmw__surface__create__req.html',1,'']]],
  ['drm_5fvmw_5fsurface_5freference_5farg',['drm_vmw_surface_reference_arg',['../uniondrm__vmw__surface__reference__arg.html',1,'']]],
  ['drm_5fvmw_5fsynccpu_5farg',['drm_vmw_synccpu_arg',['../structdrm__vmw__synccpu__arg.html',1,'']]],
  ['drm_5fvmw_5fupdate_5flayout_5farg',['drm_vmw_update_layout_arg',['../structdrm__vmw__update__layout__arg.html',1,'']]],
  ['drm_5fwait_5fvblank',['drm_wait_vblank',['../uniondrm__wait__vblank.html',1,'']]],
  ['drm_5fwait_5fvblank_5freply',['drm_wait_vblank_reply',['../structdrm__wait__vblank__reply.html',1,'']]],
  ['drm_5fwait_5fvblank_5frequest',['drm_wait_vblank_request',['../structdrm__wait__vblank__request.html',1,'']]],
  ['dtv_5ffe_5fstats',['dtv_fe_stats',['../structdtv__fe__stats.html',1,'']]],
  ['dtv_5fproperties',['dtv_properties',['../structdtv__properties.html',1,'']]],
  ['dtv_5fproperty',['dtv_property',['../structdtv__property.html',1,'']]],
  ['dtv_5fstats',['dtv_stats',['../structdtv__stats.html',1,'']]],
  ['dvb_5fdiseqc_5fmaster_5fcmd',['dvb_diseqc_master_cmd',['../structdvb__diseqc__master__cmd.html',1,'']]],
  ['dvb_5fdiseqc_5fslave_5freply',['dvb_diseqc_slave_reply',['../structdvb__diseqc__slave__reply.html',1,'']]],
  ['dvb_5ffrontend_5fevent',['dvb_frontend_event',['../structdvb__frontend__event.html',1,'']]],
  ['dvb_5ffrontend_5finfo',['dvb_frontend_info',['../structdvb__frontend__info.html',1,'']]],
  ['dvb_5ffrontend_5fparameters',['dvb_frontend_parameters',['../structdvb__frontend__parameters.html',1,'']]],
  ['dvb_5fnet_5fif',['dvb_net_if',['../structdvb__net__if.html',1,'']]],
  ['dvb_5fofdm_5fparameters',['dvb_ofdm_parameters',['../structdvb__ofdm__parameters.html',1,'']]],
  ['dvb_5fqam_5fparameters',['dvb_qam_parameters',['../structdvb__qam__parameters.html',1,'']]],
  ['dvb_5fqpsk_5fparameters',['dvb_qpsk_parameters',['../structdvb__qpsk__parameters.html',1,'']]],
  ['dvb_5fvsb_5fparameters',['dvb_vsb_parameters',['../structdvb__vsb__parameters.html',1,'']]],
  ['dvd_5fauthinfo',['dvd_authinfo',['../uniondvd__authinfo.html',1,'']]],
  ['dvd_5fbca',['dvd_bca',['../structdvd__bca.html',1,'']]],
  ['dvd_5fcopyright',['dvd_copyright',['../structdvd__copyright.html',1,'']]],
  ['dvd_5fdisckey',['dvd_disckey',['../structdvd__disckey.html',1,'']]],
  ['dvd_5fhost_5fsend_5fchallenge',['dvd_host_send_challenge',['../structdvd__host__send__challenge.html',1,'']]],
  ['dvd_5fhost_5fsend_5frpcstate',['dvd_host_send_rpcstate',['../structdvd__host__send__rpcstate.html',1,'']]],
  ['dvd_5flayer',['dvd_layer',['../structdvd__layer.html',1,'']]],
  ['dvd_5flu_5fsend_5fagid',['dvd_lu_send_agid',['../structdvd__lu__send__agid.html',1,'']]],
  ['dvd_5flu_5fsend_5fasf',['dvd_lu_send_asf',['../structdvd__lu__send__asf.html',1,'']]],
  ['dvd_5flu_5fsend_5fchallenge',['dvd_lu_send_challenge',['../structdvd__lu__send__challenge.html',1,'']]],
  ['dvd_5flu_5fsend_5frpcstate',['dvd_lu_send_rpcstate',['../structdvd__lu__send__rpcstate.html',1,'']]],
  ['dvd_5flu_5fsend_5ftitle_5fkey',['dvd_lu_send_title_key',['../structdvd__lu__send__title__key.html',1,'']]],
  ['dvd_5fmanufact',['dvd_manufact',['../structdvd__manufact.html',1,'']]],
  ['dvd_5fphysical',['dvd_physical',['../structdvd__physical.html',1,'']]],
  ['dvd_5fsend_5fkey',['dvd_send_key',['../structdvd__send__key.html',1,'']]],
  ['dvd_5fstruct',['dvd_struct',['../uniondvd__struct.html',1,'']]],
  ['dynamic',['dynamic',['../structdynamic.html',1,'']]]
];
