

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 26 22:26:33 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  672|  672|  673|  673|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_165     |dct_2d     |  537|  537|  537|  537|   none  |
        |grp_read_data_fu_194  |read_data  |   66|   66|   66|   66|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     42|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|     16|    1126|    653|
|Memory           |        1|      -|     256|     16|
|Multiplexer      |        -|      -|       -|     76|
|Register         |        -|      -|      36|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     16|    1418|    787|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      7|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF  | LUT |
    +----------------------+-----------+---------+-------+------+-----+
    |grp_dct_2d_fu_165     |dct_2d     |        3|     16|  1094|  599|
    |grp_read_data_fu_194  |read_data  |        0|      0|    32|   54|
    +----------------------+-----------+---------+-------+------+-----+
    |Total                 |           |        3|     16|  1126|  653|
    +----------------------+-----------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |buf_2d_out_U   |dct_2d_dst_assign  |        1|   0|   0|    64|   16|     1|         1024|
    |buf_2d_in_0_U  |dct_buf_2d_in_0    |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_1_U  |dct_buf_2d_in_0    |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_2_U  |dct_buf_2d_in_0    |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_3_U  |dct_buf_2d_in_0    |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_4_U  |dct_buf_2d_in_0    |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_5_U  |dct_buf_2d_in_0    |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_6_U  |dct_buf_2d_in_0    |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_7_U  |dct_buf_2d_in_0    |        0|  32|   2|     8|   16|     1|          128|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                   |        1| 256|  16|   128|  144|     9|         2048|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_305_p2                    |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten_next_fu_222_p2  |     +    |      0|  0|   7|           7|           1|
    |r_fu_228_p2                    |     +    |      0|  0|   4|           1|           4|
    |sum3_i_fu_299_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_s_fu_288_p2                |     +    |      0|  0|   8|           8|           8|
    |exitcond_flatten_fu_216_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_i3_fu_234_p2          |   icmp   |      0|  0|   2|           4|           5|
    |c_i_mid2_fu_240_p3             |  select  |      0|  0|   4|           1|           1|
    |r_i_cast4_mid2_v_fu_248_p3     |  select  |      0|  0|   4|           1|           4|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  42|          36|          41|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          7|    1|          7|
    |buf_2d_in_0_address0    |   3|          3|    3|          9|
    |buf_2d_in_0_ce0         |   1|          3|    1|          3|
    |buf_2d_in_0_ce1         |   1|          2|    1|          2|
    |buf_2d_in_0_we0         |   1|          2|    1|          2|
    |buf_2d_in_1_address0    |   3|          3|    3|          9|
    |buf_2d_in_1_ce0         |   1|          3|    1|          3|
    |buf_2d_in_1_ce1         |   1|          2|    1|          2|
    |buf_2d_in_1_we0         |   1|          2|    1|          2|
    |buf_2d_in_2_address0    |   3|          3|    3|          9|
    |buf_2d_in_2_ce0         |   1|          3|    1|          3|
    |buf_2d_in_2_ce1         |   1|          2|    1|          2|
    |buf_2d_in_2_we0         |   1|          2|    1|          2|
    |buf_2d_in_3_address0    |   3|          3|    3|          9|
    |buf_2d_in_3_ce0         |   1|          3|    1|          3|
    |buf_2d_in_3_ce1         |   1|          2|    1|          2|
    |buf_2d_in_3_we0         |   1|          2|    1|          2|
    |buf_2d_in_4_address0    |   3|          3|    3|          9|
    |buf_2d_in_4_ce0         |   1|          3|    1|          3|
    |buf_2d_in_4_ce1         |   1|          2|    1|          2|
    |buf_2d_in_4_we0         |   1|          2|    1|          2|
    |buf_2d_in_5_address0    |   3|          3|    3|          9|
    |buf_2d_in_5_ce0         |   1|          3|    1|          3|
    |buf_2d_in_5_ce1         |   1|          2|    1|          2|
    |buf_2d_in_5_we0         |   1|          2|    1|          2|
    |buf_2d_in_6_address0    |   3|          3|    3|          9|
    |buf_2d_in_6_ce0         |   1|          3|    1|          3|
    |buf_2d_in_6_ce1         |   1|          2|    1|          2|
    |buf_2d_in_6_we0         |   1|          2|    1|          2|
    |buf_2d_in_7_address0    |   3|          3|    3|          9|
    |buf_2d_in_7_ce0         |   1|          3|    1|          3|
    |buf_2d_in_7_ce1         |   1|          2|    1|          2|
    |buf_2d_in_7_we0         |   1|          2|    1|          2|
    |buf_2d_out_address0     |   6|          3|    6|         18|
    |buf_2d_out_ce0          |   1|          3|    1|          3|
    |buf_2d_out_we0          |   1|          2|    1|          2|
    |c_i_reg_154             |   4|          2|    4|          8|
    |indvar_flatten_reg_132  |   7|          2|    7|         14|
    |r_i_phi_fu_147_p4       |   4|          2|    4|          8|
    |r_i_reg_143             |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  76|        103|   76|        196|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |  1|   0|    1|          0|
    |ap_reg_grp_dct_2d_fu_165_ap_start     |  1|   0|    1|          0|
    |ap_reg_grp_read_data_fu_194_ap_start  |  1|   0|    1|          0|
    |c_i_reg_154                           |  4|   0|    4|          0|
    |exitcond_flatten_reg_315              |  1|   0|    1|          0|
    |indvar_flatten_reg_132                |  7|   0|    7|          0|
    |r_i_cast4_mid2_v_reg_324              |  4|   0|    4|          0|
    |r_i_reg_143                           |  4|   0|    4|          0|
    |sum3_i_reg_334                        |  6|   0|    6|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 | 36|   0|   36|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

