# Reading pref.tcl
# do t1c_riscv_cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/Read_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:13 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/Read_controller.v 
# -- Compiling module Read_controller
# 
# Top level modules:
# 	Read_controller
# End time: 23:15:13 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/ReadWrite_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:13 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/ReadWrite_controller.v 
# -- Compiling module ReadWrite_controller
# 
# Top level modules:
# 	ReadWrite_controller
# End time: 23:15:13 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/t1c_riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:13 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/t1c_riscv_cpu.v 
# -- Compiling module t1c_riscv_cpu
# 
# Top level modules:
# 	t1c_riscv_cpu
# End time: 23:15:13 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:13 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/riscv_cpu.v 
# -- Compiling module riscv_cpu
# 
# Top level modules:
# 	riscv_cpu
# End time: 23:15:13 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:13 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:15:14 on Feb 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/reset_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:14 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/reset_ff.v 
# -- Compiling module reset_ff
# 
# Top level modules:
# 	reset_ff
# End time: 23:15:14 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:14 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:15:14 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/mux4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:14 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 23:15:14 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:14 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 23:15:14 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:14 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 23:15:14 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/imm_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:14 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/imm_extend.v 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 23:15:14 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:14 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:15:15 on Feb 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:15 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 23:15:15 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:15 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 23:15:15 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:15 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:15:15 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:15 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/components/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:15:15 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:15 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 23:15:15 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/t1c_riscv_cpu/.test {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/.test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:15 on Feb 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/.test" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/.test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 23:15:15 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 23:15:16 on Feb 01,2025
# Loading work.tb
# Loading work.t1c_riscv_cpu
# Loading work.riscv_cpu
# Loading work.controller
# Loading work.main_decoder
# Loading work.alu_decoder
# Loading work.datapath
# Loading work.mux2
# Loading work.reset_ff
# Loading work.adder
# Loading work.reg_file
# Loading work.imm_extend
# Loading work.alu
# Loading work.mux4
# Loading work.instr_mem
# Loading work.data_mem
# Loading work.ReadWrite_controller
# Loading work.Read_controller
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_ReadWrite_controller'.  Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/u_ReadWrite_controller File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/t1c_riscv_cpu.v Line: 78
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/t1c_riscv_cpu.v(78): [TFMPC] - Missing connection for port 'temp2'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/t1c_riscv_cpu.v(78): [TFMPC] - Missing connection for port 'temp3'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/code/t1c_riscv_cpu.v(78): [TFMPC] - Missing connection for port 'state'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: dell  Hostname: DESKTOP-MUH1IIG  ProcessID: 28244
#           Attempting to use alternate WLF file "./wlft3z00ni".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3z00ni
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 sec
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT =  8, Actual NODE POINT =          8
# No Error in this Node Point.
# 
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT =  6, Actual NODE POINT =          6
# No Error in this Node Point.
# 
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT =  0, Actual NODE POINT =          0
# No Error in this Node Point.
# 
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT =  1, Actual NODE POINT =          1
# Error Count            1 -> Mismatch in Node Points, Check your design.
# 
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT = 11, Actual NODE POINT =         11
# Error Count            2 -> Mismatch in Node Points, Check your design.
# 
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT = 12, Actual NODE POINT =         12
# Error Count            3 -> Mismatch in Node Points, Check your design.
# 
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT = 14, Actual NODE POINT =         14
# Error Count            4 -> Mismatch in Node Points, Check your design.
# 
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT = 16, Actual NODE POINT =         16
# Error Count            5 -> Mismatch in Node Points, Check your design.
# 
# Value of reset is:0 
# 
# Value of extmemWrite is:         0 
# 
# Value of temp is:1 
# 
# VALue of path0 is :          8 
# 
# VALue of pathfound is : 0 
# 
# Expected NODE POINT = 17, Actual NODE POINT =         17
# Error Count            6 -> Mismatch in Node Points, Check your design.
# 
# YEss 
# 
# Path found :1 
# 
# Error(s) encountered, please check your design!
# ** Note: $stop    : C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/.test/tb.v(242)
#    Time: 84811300 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/t1c_riscv_cpu/.test/tb.v line 242
# End time: 23:17:07 on Feb 01,2025, Elapsed time: 0:01:51
# Errors: 0, Warnings: 6
