#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Mar  2 13:57:13 2016
# Process ID: 30104
# Log file: /home/INTRA/ahelkh/workspace/lab2/vivado.log
# Journal file: /home/INTRA/ahelkh/workspace/lab2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2 /home/INTRA/ahelkh/workspace/lab2/lab2 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "lab2_SoC"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {1 338 171} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
undo
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
save_bd_design
set_property location {1 249 88} [get_bd_cells processing_system7_0]
set_property location {1 185 180} [get_bd_cells processing_system7_0]
set_property location {1 198 33} [get_bd_cells processing_system7_0]
set_property location {459 79} [get_bd_intf_ports DDR]
set_property location {439 83} [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {0.5 -40 335} [get_bd_cells processing_system7_0]
set_property location {437 231} [get_bd_intf_ports DDR]
set_property location {489 307} [get_bd_intf_ports DDR]
set_property location {498 264} [get_bd_intf_ports DDR]
set_property location {443 370} [get_bd_intf_ports FIXED_IO]
set_property location {437 312} [get_bd_intf_ports DDR]
set_property location {724 318} [get_bd_intf_ports DDR]
set_property location {689 299} [get_bd_intf_ports FIXED_IO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_8bits" }  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
validate_bd_design
make_wrapper -files [get_files /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/lab2_SoC.bd] -top
add_files -norecurse /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk
file copy -force /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.runs/impl_1/lab2_SoC_wrapper.sysdef /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk/lab2_SoC_wrapper.hdf

launch_sdk -workspace /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk -hwspec /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk/lab2_SoC_wrapper.hdf
