Project Overview-

This processor can:
- Fetch instructions from a ROM
- Decode opcodes and register addresses
- Execute ALU instructions like `ADD`, `SUB`, `AND`, `OR`, `XOR`, `INC`, `DEC`, etc.
- Perform multiplication using an unsigned array multiplier
- Access memory using `LOAD` and `STORE` instructions
- 
![image](https://github.com/user-attachments/assets/62ecc33d-5556-451a-a6cb-1617e93b1b2c)

Future Plans
-Add flag logic (Z, C, N) for conditional branching
-Introduce JMP/BEQ/BNQ instructions
-Pipeline the design for better performance
-Port to FPGA and run on hardware
-Add UART/LED interface for physical output
