DISPLAY_PLANE_ENABLE,VAR_0
DPLL_VCO_ENABLE,VAR_1
HS_CTRL_FIFO_EMPTY,VAR_2
HS_DATA_FIFO_EMPTY,VAR_3
MDFLD_PWR_GATE_EN,VAR_4
MIPI_DEVICE_READY_REG,FUNC_0
MIPI_GEN_FIFO_STAT_REG,FUNC_1
PIPEACONF,VAR_5
PIPEACONF_ENABLE,VAR_6
PIPECCONF,VAR_7
PIPECONF_CURSOR_OFF,VAR_8
PIPECONF_DSIPLL_LOCK,VAR_9
PIPECONF_PLANE_OFF,VAR_10
PIPE_VBLANK_STATUS,VAR_11
REG_READ,FUNC_2
REG_WRITE,FUNC_3
VGACNTRL,VAR_12
VGA_DISP_DISABLE,VAR_13
dev_dbg,FUNC_4
gma_crtc_load_lut,FUNC_5
gma_power_begin,FUNC_6
gma_power_end,FUNC_7
mdfldWaitForPipeDisable,FUNC_8
mdfldWaitForPipeEnable,FUNC_9
mdfld_dsi_gen_fifo_ready,FUNC_10
msleep,FUNC_11
to_gma_crtc,FUNC_12
udelay,FUNC_13
mdfld_crtc_dpms,FUNC_14
crtc,VAR_14
mode,VAR_15
dev,VAR_16
dev_priv,VAR_17
gma_crtc,VAR_18
pipe,VAR_19
map,VAR_20
pipeconf,VAR_21
temp,VAR_22
timeout,VAR_23
