INFO-FLOW: Workspace /primary/HLS/Alex_Net/Pad1 opened at Sat Jan 25 23:12:39 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Command       create_platform done; 0.25 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.47 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.28 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:09; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 491.648 MB.
Execute         set_directive_top pad1 -name=pad1 
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AlexNet-FPGA-implementation/Pad1/src/pad1.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang AlexNet-FPGA-implementation/Pad1/src/pad1.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Pad1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Pad1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Pad1/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Pad1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Pad1/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Pad1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Pad1/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.05 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.52 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.83 seconds. CPU system time: 1.71 seconds. Elapsed time: 10.82 seconds; current allocated memory: 491.883 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.0.bc -args  "/primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.g.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.0.bc > /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.1.lower.bc -args /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.1.lower.bc > /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.2 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.2.m1.bc -args /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.2.m1.bc > /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.1 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.3.fpc.bc -args /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pad1 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pad1 -reflow-float-conversion -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.3.fpc.bc > /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.26 sec.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.4.m2.bc -args /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.4.m2.bc > /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.5.gdce.bc -args /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pad1 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pad1 -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.5.gdce.bc > /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pad1 -mllvm -hls-db-dir -mllvm /primary/HLS/Alex_Net/Pad1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/primary/HLS/Alex_Net/Pad1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/primary/HLS/Alex_Net/Pad1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.5.gdce.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i 2> /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 66 Compile/Link /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 56 Unroll/Inline (step 1) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 56 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 49 Unroll/Inline (step 2) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 48 Unroll/Inline (step 3) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Unroll/Inline (step 4) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Array/Struct (step 1) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Array/Struct (step 2) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Array/Struct (step 3) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Array/Struct (step 4) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Array/Struct (step 5) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Performance (step 1) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Performance (step 2) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Performance (step 3) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Performance (step 4) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 53 HW Transforms (step 1) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 64 HW Transforms (step 2) /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pad1/syn/report/csynth_design_size.rpt
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /primary/HLS/Alex_Net/Pad1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.35 seconds. CPU system time: 1.08 seconds. Elapsed time: 9.97 seconds; current allocated memory: 493.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 493.453 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pad1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.0.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 493.668 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.1.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.2.prechk.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 494.477 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.g.1.bc to /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /primary/HLS/Alex_Net/Pad1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.1.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.1.tmp.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37:9) to (AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36:30) in function 'pad1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pad1' (AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:30:30)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 516.984 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.2.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_2'(AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35:21) and 'VITIS_LOOP_36_3'(AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36:30) in function 'pad1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_1'(AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34:19) and 'VITIS_LOOP_35_2'(AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35:21) in function 'pad1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35:21) in function 'pad1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34:19) in function 'pad1'.
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.3.bc -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 518.312 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.28 sec.
Command       elaborate done; 21.09 sec.
Execute       ap_eval exec zip -j /primary/HLS/Alex_Net/Pad1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pad1' ...
Execute         ap_set_top_model pad1 
Execute         get_model_list pad1 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model pad1 
Execute         preproc_iomode -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list pad1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 pad1
INFO-FLOW: Configuring Module : pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 ...
Execute         set_default_model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         apply_spec_resource_limit pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
INFO-FLOW: Configuring Module : pad1 ...
Execute         set_default_model pad1 
Execute         apply_spec_resource_limit pad1 
INFO-FLOW: Model list for preprocess: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 pad1
INFO-FLOW: Preprocessing Module: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 ...
Execute         set_default_model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         cdfg_preprocess -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         rtl_gen_preprocess pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
INFO-FLOW: Preprocessing Module: pad1 ...
Execute         set_default_model pad1 
Execute         cdfg_preprocess -model pad1 
Execute         rtl_gen_preprocess pad1 
INFO-FLOW: Model list for synthesis: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 pad1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         schedule -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.21 seconds; current allocated memory: 519.352 MB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.sched.adb -f 
INFO-FLOW: Finish scheduling pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.
Execute         set_default_model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         bind -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 519.352 MB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.bind.adb -f 
INFO-FLOW: Finish binding pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pad1 
Execute         schedule -model pad1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 519.352 MB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.sched.adb -f 
INFO-FLOW: Finish scheduling pad1.
Execute         set_default_model pad1 
Execute         bind -model pad1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 519.352 MB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.bind.adb -f 
INFO-FLOW: Finish binding pad1.
Execute         get_model_list pad1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         rtl_gen_preprocess pad1 
INFO-FLOW: Model list for RTL generation: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 pad1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -top_prefix pad1_ -sub_prefix pad1_ -mg_file /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_5ns_17ns_5ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mul_sub_10ns_7ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 519.352 MB.
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.rtl_wrap.cfg.tcl 
Execute         gen_rtl pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Pad1/syn/vhdl/pad1_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         gen_rtl pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Pad1/syn/verilog/pad1_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
Execute         syn_report -csynth -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -o /primary/HLS/Alex_Net/Pad1/syn/report/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -o /primary/HLS/Alex_Net/Pad1/syn/report/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -f -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.adb 
Execute         db_write -model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -bindview -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 -p /primary/HLS/Alex_Net/Pad1/.autopilot/db -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pad1 -top_prefix  -sub_prefix pad1_ -mg_file /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'pad1/inp_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pad1/out_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pad1/pad' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pad1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 519.352 MB.
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.rtl_wrap.cfg.tcl 
Execute         gen_rtl pad1 -istop -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Pad1/syn/vhdl/pad1 
Execute         gen_rtl pad1 -istop -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Pad1/syn/verilog/pad1 
Execute         syn_report -csynth -model pad1 -o /primary/HLS/Alex_Net/Pad1/syn/report/pad1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model pad1 -o /primary/HLS/Alex_Net/Pad1/syn/report/pad1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model pad1 -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model pad1 -f -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.adb 
Execute         db_write -model pad1 -bindview -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pad1 -p /primary/HLS/Alex_Net/Pad1/.autopilot/db -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1 
Execute         export_constraint_db -f -tool general -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.constraint.tcl 
Execute         syn_report -designview -model pad1 -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.design.xml 
Execute         syn_report -csynthDesign -model pad1 -o /primary/HLS/Alex_Net/Pad1/syn/report/csynth.rpt -MHOut /primary/HLS/Alex_Net/Pad1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -wcfg -model pad1 -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model pad1 -o /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.protoinst 
Execute         sc_get_clocks pad1 
Execute         sc_get_portdomain pad1 
INFO-FLOW: Model list for RTL component generation: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 pad1
INFO-FLOW: Handling components in module [pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3] ... 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.compgen.tcl 
INFO-FLOW: Found component pad1_mac_muladd_10ns_7ns_5ns_17_4_1.
INFO-FLOW: Append model pad1_mac_muladd_10ns_7ns_5ns_17_4_1
INFO-FLOW: Found component pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1.
INFO-FLOW: Append model pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1
INFO-FLOW: Found component pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1.
INFO-FLOW: Append model pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1
INFO-FLOW: Found component pad1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pad1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pad1] ... 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.compgen.tcl 
INFO-FLOW: Append model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3
INFO-FLOW: Append model pad1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pad1_mac_muladd_10ns_7ns_5ns_17_4_1 pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1 pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1 pad1_flow_control_loop_pipe_sequential_init pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 pad1
INFO-FLOW: Generating /primary/HLS/Alex_Net/Pad1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pad1_mac_muladd_10ns_7ns_5ns_17_4_1
INFO-FLOW: To file: write model pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1
INFO-FLOW: To file: write model pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1
INFO-FLOW: To file: write model pad1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3
INFO-FLOW: To file: write model pad1
INFO-FLOW: Generating /primary/HLS/Alex_Net/Pad1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/primary/HLS/Alex_Net/Pad1/.autopilot/db/vhdl' dstVlogDir='/primary/HLS/Alex_Net/Pad1/.autopilot/db/vlog' tclDir='/primary/HLS/Alex_Net/Pad1/.autopilot/db' modelList='pad1_mac_muladd_10ns_7ns_5ns_17_4_1
pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1
pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1
pad1_flow_control_loop_pipe_sequential_init
pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3
pad1
' expOnly='0'
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 522.207 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pad1_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/primary/HLS/Alex_Net/Pad1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pad1_mac_muladd_10ns_7ns_5ns_17_4_1
pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1
pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1
pad1_flow_control_loop_pipe_sequential_init
pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3
pad1
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/top-io-be.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.rtl_wrap.cfg.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.constraint.tcl 
Execute         sc_get_clocks pad1 
Execute         source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST pad1 MODULE2INSTS {pad1 pad1 pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 grp_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_fu_36} INST2MODULE {pad1 pad1 grp_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_fu_36 pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3} INSTDATA {pad1 {DEPTH 1 CHILDREN grp_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_fu_36} grp_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_fu_36 {DEPTH 2 CHILDREN {}}} MODULEDATA {pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_fu_210_p3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE select_ln34 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln34_fu_218_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE xor_ln34 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_fu_224_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE and_ln34 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_fu_230_p3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE c LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_238_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_5_fu_244_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE empty_5 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_mid2_fu_250_p3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE j_mid2 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_fu_258_p3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE i LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_7ns_5ns_17_4_1_U1 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE empty_6 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mul_sub_10ns_7ns_17ns_17_4_1_U2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE empty_7 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp9_fu_278_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE cmp9 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_8_fu_425_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE empty_8 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME slt_fu_283_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE slt LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME rev_fu_288_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE rev LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE empty_9 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE empty_10 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln39_fu_298_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39 VARIABLE icmp_ln39 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln39_1_fu_303_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39 VARIABLE icmp_ln39_1 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln39_fu_308_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39 VARIABLE xor_ln39 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln39_fu_314_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39 VARIABLE or_ln39 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln39_2_fu_320_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39 VARIABLE or_ln39_2 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln39_1_fu_326_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39 VARIABLE or_ln39_1 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_7ns_5ns_17_4_1_U1 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45 VARIABLE add_ln45_2 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_435_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mul_sub_10ns_7ns_17ns_17_4_1_U2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45 VARIABLE sub_ln45 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45 VARIABLE add_ln45_3 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_440_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_11_fu_453_p3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39 VARIABLE empty_11 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_332_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36 VARIABLE j LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_338_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_1_fu_344_p3 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE select_ln35_1 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_352_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_358_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36 VARIABLE icmp_ln36 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_364_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35 VARIABLE icmp_ln35 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_370_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_376_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} pad1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_fu_48_p2 SOURCE AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:31 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 524.645 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pad1.
INFO: [VLOG 209-307] Generating Verilog RTL for pad1.
Execute         syn_report -model pad1 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.07 MHz
Command       autosyn done; 1.42 sec.
Command     csynth_design done; 22.74 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:22; Allocated memory: 33.035 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=pad1 xml_exists=0
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pad1
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=6 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='pad1_mac_muladd_10ns_7ns_5ns_17_4_1
pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1
pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1
pad1_flow_control_loop_pipe_sequential_init
pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3
pad1
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/top-io-be.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.constraint.tcl 
Execute       sc_get_clocks pad1 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.constraint.tcl 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/pad1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Pad1/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/HLS/Alex_Net/Pad1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/HLS/Alex_Net/Pad1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s Alex_Net/Pad1/impl/export.zip 
INFO: [HLS 200-802] Generated output file Alex_Net/Pad1/impl/export.zip
Command     export_design done; 27.25 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:27; Allocated memory: 3.891 MB.
Execute     remove_files AlexNet-FPGA-implementation/Pad1/src/pad1.cpp AlexNet-FPGA-implementation/Pad1/src/pad1.h 
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Pad1/src/pad1.cpp AlexNet-FPGA-implementation/Pad1/src/pad1.h 
Execute     remove_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/testbench.cpp 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/testbench.cpp 
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h' to the project
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' to the project
Execute     add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/testbench.cpp' to the project
Execute     set_top pad2 
INFO: [HLS 200-1510] Running: set_top pad2 
Execute     open_solution -reset pad2 
INFO: [HLS 200-1510] Running: open_solution -reset pad2 
Execute       cleanup_all 
Execute       cleanup_all 
