Analysis & Synthesis Status : Successful - Wed Nov 08 08:49:11 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : MY_TEST
Top-level Entity Name : MY_TEST
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 1
Total registers : 1
Total pins : 7
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
