* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Jun 20 2021 15:53:02

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  34
    LUTs:                 150
    RAMs:                 30
    IOBs:                 34
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 159/7680
        Combinational Logic Cells: 125      out of   7680      1.6276%
        Sequential Logic Cells:    34       out of   7680      0.442708%
        Logic Tiles:               52       out of   960       5.41667%
    Registers: 
        Logic Registers:           34       out of   7680      0.442708%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    30       out of   32        93.75%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                24       out of   95        25.2632%
        Output Pins:               10       out of   95        10.5263%
        InOut Pins:                0        out of   95        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 13       out of   24        54.1667%
    Bank 1: 9        out of   25        36%
    Bank 0: 10       out of   24        41.6667%
    Bank 2: 2        out of   22        9.09091%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name        
    ----------  ---------  -----------  -------  -------  -----------                   -----------        
    A6          Input      SB_LVCMOS    No       0        Simple Input                  write_address[0]   
    A7          Input      SB_LVCMOS    No       0        Simple Input                  write_address[8]   
    A10         Input      SB_LVCMOS    No       0        Simple Input                  write_address[1]   
    A11         Input      SB_LVCMOS    No       0        Simple Input                  write_address[9]   
    A12         Input      SB_LVCMOS    No       0        Simple Input                  write_address[3]   
    B14         Input      SB_LVCMOS    No       1        Simple Input                  write_address[11]  
    C1          Input      SB_LVCMOS    No       3        Simple Input                  write_en           
    C6          Input      SB_LVCMOS    No       0        Simple Input                  write_data[0]      
    C9          Input      SB_LVCMOS    No       0        Simple Input                  write_address[2]   
    C10         Input      SB_LVCMOS    No       0        Simple Input                  write_address[10]  
    C14         Input      SB_LVCMOS    No       1        Simple Input                  write_address[4]   
    D6          Input      SB_LVCMOS    No       0        Simple Input                  write_data[1]      
    D11         Input      SB_LVCMOS    No       0        Simple Input                  write_data[2]      
    D14         Input      SB_LVCMOS    No       1        Simple Input                  write_address[12]  
    E11         Input      SB_LVCMOS    No       1        Simple Input                  write_data[3]      
    E12         Input      SB_LVCMOS    No       1        Simple Input                  write_address[13]  
    E14         Input      SB_LVCMOS    No       1        Simple Input                  write_address[5]   
    F14         Input      SB_LVCMOS    No       1        Simple Input                  write_address[6]   
    G4          Input      SB_LVCMOS    No       3        Simple Input                  write_data[5]      
    G14         Input      SB_LVCMOS    No       1        Simple Input                  write_address[14]  
    H12         Input      SB_LVCMOS    No       1        Simple Input                  write_address[7]   
    P1          Input      SB_LVCMOS    No       3        Simple Input                  write_data[4]      
    P7          Input      SB_LVCMOS    No       2        Simple Input                  clk                
    P8          Input      SB_LVCMOS    No       2        Simple Input                  rst_n              

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name        
    ----------  ---------  -----------  -------  -------  -----------                   -----------        
    B1          Output     SB_LVCMOS    No       3        Output Tristatable by Enable  rgb[4]             
    C3          Output     SB_LVCMOS    No       3        Output Tristatable by Enable  rgb[5]             
    D1          Output     SB_LVCMOS    No       3        Output Tristatable by Enable  rgb[3]             
    E1          Output     SB_LVCMOS    No       3        Simple Output                 vblank             
    G1          Output     SB_LVCMOS    No       3        Simple Output                 hblank             
    G3          Output     SB_LVCMOS    No       3        Output Tristatable by Enable  rgb[2]             
    J1          Output     SB_LVCMOS    No       3        Simple Output                 vsync              
    J3          Output     SB_LVCMOS    No       3        Output Tristatable by Enable  rgb[1]             
    L1          Output     SB_LVCMOS    No       3        Output Tristatable by Enable  rgb[0]             
    M1          Output     SB_LVCMOS    No       3        Simple Output                 hsync              

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    6              2        IO         94      clk_c_g  
    4              0                   22      N_112_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 10 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     2896 out of 146184      1.98106%
                          Span 4      533 out of  29696      1.79485%
                         Span 12      245 out of   5632      4.35014%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect       28 out of   6720      0.416667%


