--
--	Conversion of GLCD_Test1.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue May 13 16:31:25 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \GLCD:tmpOE__Reset_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \GLCD:tmpFB_0__Reset_net_0\ : bit;
SIGNAL \GLCD:tmpIO_0__Reset_net_0\ : bit;
TERMINAL \GLCD:tmpSIOVREF__Reset_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \GLCD:tmpINTERRUPT_0__Reset_net_0\ : bit;
SIGNAL \GLCD:Net_54\ : bit;
SIGNAL \GLCD:Net_53\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_237\ : bit;
SIGNAL \GLCD:Net_91\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_244\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_151\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_84\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_410\ : bit;
SIGNAL \GLCD:SPIM_SCB:ss_3\ : bit;
SIGNAL \GLCD:SPIM_SCB:ss_2\ : bit;
SIGNAL \GLCD:SPIM_SCB:ss_1\ : bit;
SIGNAL \GLCD:SPIM_SCB:ss_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_88\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_89\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_152\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_430\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_413\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_149\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_150\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpOE__ss0_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpFB_0__ss0_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpIO_0__ss0_m_net_0\ : bit;
TERMINAL \GLCD:SPIM_SCB:tmpSIOVREF__ss0_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpINTERRUPT_0__ss0_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpOE__mosi_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpFB_0__mosi_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpIO_0__mosi_m_net_0\ : bit;
TERMINAL \GLCD:SPIM_SCB:tmpSIOVREF__mosi_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpINTERRUPT_0__mosi_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpOE__miso_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_243\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpIO_0__miso_m_net_0\ : bit;
TERMINAL \GLCD:SPIM_SCB:tmpSIOVREF__miso_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpINTERRUPT_0__miso_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpOE__sclk_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpFB_0__sclk_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpIO_0__sclk_m_net_0\ : bit;
TERMINAL \GLCD:SPIM_SCB:tmpSIOVREF__sclk_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpINTERRUPT_0__sclk_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpOE__ss1_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpFB_0__ss1_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpIO_0__ss1_m_net_0\ : bit;
TERMINAL \GLCD:SPIM_SCB:tmpSIOVREF__ss1_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpINTERRUPT_0__ss1_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpOE__ss2_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpFB_0__ss2_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpIO_0__ss2_m_net_0\ : bit;
TERMINAL \GLCD:SPIM_SCB:tmpSIOVREF__ss2_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpINTERRUPT_0__ss2_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpOE__ss3_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpFB_0__ss3_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpIO_0__ss3_m_net_0\ : bit;
TERMINAL \GLCD:SPIM_SCB:tmpSIOVREF__ss3_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:tmpINTERRUPT_0__ss3_m_net_0\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_284\ : bit;
SIGNAL \GLCD:Net_90\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_427\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_449\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_433\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_373\ : bit;
SIGNAL \GLCD:SPIM_SCB:uncfg_rx_irq\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_452\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_436\ : bit;
SIGNAL \GLCD:SPIM_SCB:Net_459\ : bit;
SIGNAL tmpOE__Move_Right_net_0 : bit;
SIGNAL tmpFB_0__Move_Right_net_0 : bit;
SIGNAL tmpIO_0__Move_Right_net_0 : bit;
TERMINAL tmpSIOVREF__Move_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Move_Right_net_0 : bit;
SIGNAL tmpOE__Move_Left_net_0 : bit;
SIGNAL tmpFB_0__Move_Left_net_0 : bit;
SIGNAL tmpIO_0__Move_Left_net_0 : bit;
TERMINAL tmpSIOVREF__Move_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Move_Left_net_0 : bit;
SIGNAL tmpOE__Move_Up_net_0 : bit;
SIGNAL tmpFB_0__Move_Up_net_0 : bit;
SIGNAL tmpIO_0__Move_Up_net_0 : bit;
TERMINAL tmpSIOVREF__Move_Up_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Move_Up_net_0 : bit;
SIGNAL tmpOE__Move_Down_net_0 : bit;
SIGNAL tmpFB_0__Move_Down_net_0 : bit;
SIGNAL tmpIO_0__Move_Down_net_0 : bit;
TERMINAL tmpSIOVREF__Move_Down_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Move_Down_net_0 : bit;
SIGNAL tmpOE__Blast_net_0 : bit;
SIGNAL tmpFB_0__Blast_net_0 : bit;
SIGNAL tmpIO_0__Blast_net_0 : bit;
TERMINAL tmpSIOVREF__Blast_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Blast_net_0 : bit;
SIGNAL tmpOE__Blast_Red_net_0 : bit;
SIGNAL tmpFB_0__Blast_Red_net_0 : bit;
SIGNAL tmpIO_0__Blast_Red_net_0 : bit;
TERMINAL tmpSIOVREF__Blast_Red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Blast_Red_net_0 : bit;
SIGNAL tmpOE__Blast_Blue_net_0 : bit;
SIGNAL tmpFB_0__Blast_Blue_net_0 : bit;
SIGNAL tmpIO_0__Blast_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__Blast_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Blast_Blue_net_0 : bit;
SIGNAL tmpOE__Blast_Green_net_0 : bit;
SIGNAL tmpFB_0__Blast_Green_net_0 : bit;
SIGNAL tmpIO_0__Blast_Green_net_0 : bit;
TERMINAL tmpSIOVREF__Blast_Green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Blast_Green_net_0 : bit;
SIGNAL tmpOE__MISO_net_0 : bit;
SIGNAL Net_96 : bit;
SIGNAL tmpFB_0__MISO_net_0 : bit;
SIGNAL tmpIO_0__MISO_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_net_0 : bit;
SIGNAL tmpOE__SS_net_0 : bit;
SIGNAL Net_95 : bit;
SIGNAL tmpIO_0__SS_net_0 : bit;
TERMINAL tmpSIOVREF__SS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_net_0 : bit;
SIGNAL tmpOE__SCLK_net_0 : bit;
SIGNAL Net_94 : bit;
SIGNAL tmpIO_0__SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_net_0 : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:cnt_reset\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:inv_ss\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:tx_load\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:load\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:byte_complete\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpcounter_one_fin\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpcounter_one_reg\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:rx_buf_overrun\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:prc_clk_src\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dp_clk_src\ : bit;
SIGNAL \Com_Block:Net_81\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:clock_fin\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:prc_clk\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dp_clock\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpcounter_one\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ : bit;
SIGNAL \Com_Block:miso_wire\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:miso_from_dp\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:tx_status_0\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:tx_status_2\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:tx_status_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:tx_status_6\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:rx_status_4\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:rx_status_3\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:rx_status_5\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:rx_status_6\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:tx_status_5\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:tx_status_4\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:tx_status_3\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:rx_status_2\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:rx_status_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:rx_status_0\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_fin\ : bit;
SIGNAL \Com_Block:Net_75\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:control_7\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:control_6\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:control_5\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:control_4\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:control_3\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:control_2\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:control_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:control_0\ : bit;
SIGNAL \Com_Block:Net_146\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:count_6\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:count_5\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:count_4\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:count_3\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:count_2\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:count_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:count_0\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpcounter_zero\ : bit;
SIGNAL Net_98 : bit;
SIGNAL Net_100 : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_tmp\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_to_dp\ : bit;
SIGNAL \Com_Block:BSPIS:reset\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cs_addr_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce0_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl0_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z0_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z0_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff0_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce1_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl1_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z1_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff1_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_from_dpR\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:nc1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:nc2\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:nc3\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:nc4\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:carry\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:sh_right\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:sh_left\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:msb\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_eq_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_eq_0\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_lt_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_lt_0\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_zero_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_zero_0\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_ff_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_ff_0\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cap_1\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cap_0\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cfb\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce0_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl0_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z0_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z0_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff0_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce1_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl1_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z1_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff1_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_from_dpL\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_93 : bit;
SIGNAL \Com_Block:Net_89\ : bit;
SIGNAL Net_101 : bit;
SIGNAL tmpOE__MOSI_net_0 : bit;
SIGNAL tmpIO_0__MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_net_0 : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \Com_Block:BSPIS:es3:SPISlave:mosi_tmp\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\Com_Block:BSPIS:es3:SPISlave:inv_ss\ <= (not Net_95);

\Com_Block:BSPIS:es3:SPISlave:tx_load\ <= ((not \Com_Block:BSPIS:es3:SPISlave:count_3\ and not \Com_Block:BSPIS:es3:SPISlave:count_2\ and not \Com_Block:BSPIS:es3:SPISlave:count_1\ and \Com_Block:BSPIS:es3:SPISlave:count_0\));

\Com_Block:BSPIS:es3:SPISlave:byte_complete\ <= ((not \Com_Block:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \Com_Block:BSPIS:es3:SPISlave:dpcounter_one_fin\));

\Com_Block:BSPIS:es3:SPISlave:rx_buf_overrun\ <= ((not \Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ and \Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\));

\Com_Block:BSPIS:es3:SPISlave:dp_clk_src\ <= (not Net_94);

\Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun\ <= ((not \Com_Block:BSPIS:es3:SPISlave:count_3\ and not \Com_Block:BSPIS:es3:SPISlave:count_2\ and not \Com_Block:BSPIS:es3:SPISlave:count_1\ and \Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ and \Com_Block:BSPIS:es3:SPISlave:count_0\));

\Com_Block:BSPIS:es3:SPISlave:tx_status_0\ <= ((not \Com_Block:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \Com_Block:BSPIS:es3:SPISlave:dpcounter_one_fin\ and \Com_Block:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\));

\Com_Block:BSPIS:es3:SPISlave:rx_status_4\ <= (not \Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\);

\Com_Block:BSPIS:es3:SPISlave:mosi_to_dp\ <= ((not \Com_Block:BSPIS:es3:SPISlave:count_3\ and not \Com_Block:BSPIS:es3:SPISlave:count_2\ and not \Com_Block:BSPIS:es3:SPISlave:count_1\ and \Com_Block:BSPIS:es3:SPISlave:count_0\ and Net_93)
	OR (not \Com_Block:BSPIS:es3:SPISlave:count_0\ and \Com_Block:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\Com_Block:BSPIS:es3:SPISlave:count_1\ and \Com_Block:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\Com_Block:BSPIS:es3:SPISlave:count_2\ and \Com_Block:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\Com_Block:BSPIS:es3:SPISlave:count_3\ and \Com_Block:BSPIS:es3:SPISlave:mosi_tmp\));

Net_96 <= ((not Net_95 and \Com_Block:BSPIS:es3:SPISlave:miso_from_dp\));

\GLCD:Reset\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/5b4fa1d5-bde1-4eaa-9bf7-891a7546fe82",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\GLCD:tmpFB_0__Reset_net_0\),
		analog=>(open),
		io=>(\GLCD:tmpIO_0__Reset_net_0\),
		siovref=>(\GLCD:tmpSIOVREF__Reset_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\GLCD:tmpINTERRUPT_0__Reset_net_0\);
\GLCD:SPIM_SCB:SCB\:cy_m0s8_scb_v1_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>1)
	PORT MAP(clock=>\GLCD:SPIM_SCB:Net_237\,
		interrupt=>\GLCD:Net_91\,
		rx=>zero,
		tx=>\GLCD:SPIM_SCB:Net_151\,
		mosi_m=>\GLCD:SPIM_SCB:Net_84\,
		miso_m=>\GLCD:SPIM_SCB:Net_410\,
		select_m=>(\GLCD:SPIM_SCB:ss_3\, \GLCD:SPIM_SCB:ss_2\, \GLCD:SPIM_SCB:ss_1\, \GLCD:SPIM_SCB:ss_0\),
		sclk_m=>\GLCD:SPIM_SCB:Net_88\,
		mosi_s=>zero,
		miso_s=>\GLCD:SPIM_SCB:Net_152\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\GLCD:SPIM_SCB:Net_149\,
		sda=>\GLCD:SPIM_SCB:Net_150\);
\GLCD:SPIM_SCB:ss0_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/8c8734ef-3644-4eed-bc55-360072b94fff/9613317f-9767-4872-a15a-e07325d93413",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\GLCD:SPIM_SCB:ss_0\,
		fb=>(\GLCD:SPIM_SCB:tmpFB_0__ss0_m_net_0\),
		analog=>(open),
		io=>(\GLCD:SPIM_SCB:tmpIO_0__ss0_m_net_0\),
		siovref=>(\GLCD:SPIM_SCB:tmpSIOVREF__ss0_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\GLCD:SPIM_SCB:tmpINTERRUPT_0__ss0_m_net_0\);
\GLCD:SPIM_SCB:mosi_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/8c8734ef-3644-4eed-bc55-360072b94fff/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\GLCD:SPIM_SCB:Net_84\,
		fb=>(\GLCD:SPIM_SCB:tmpFB_0__mosi_m_net_0\),
		analog=>(open),
		io=>(\GLCD:SPIM_SCB:tmpIO_0__mosi_m_net_0\),
		siovref=>(\GLCD:SPIM_SCB:tmpSIOVREF__mosi_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\GLCD:SPIM_SCB:tmpINTERRUPT_0__mosi_m_net_0\);
\GLCD:SPIM_SCB:miso_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/8c8734ef-3644-4eed-bc55-360072b94fff/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\GLCD:SPIM_SCB:Net_410\,
		analog=>(open),
		io=>(\GLCD:SPIM_SCB:tmpIO_0__miso_m_net_0\),
		siovref=>(\GLCD:SPIM_SCB:tmpSIOVREF__miso_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\GLCD:SPIM_SCB:tmpINTERRUPT_0__miso_m_net_0\);
\GLCD:SPIM_SCB:sclk_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/8c8734ef-3644-4eed-bc55-360072b94fff/38438ec5-732c-47a6-9805-e2b697fb82a2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\GLCD:SPIM_SCB:Net_88\,
		fb=>(\GLCD:SPIM_SCB:tmpFB_0__sclk_m_net_0\),
		analog=>(open),
		io=>(\GLCD:SPIM_SCB:tmpIO_0__sclk_m_net_0\),
		siovref=>(\GLCD:SPIM_SCB:tmpSIOVREF__sclk_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\GLCD:SPIM_SCB:tmpINTERRUPT_0__sclk_m_net_0\);
\GLCD:SPIM_SCB:ss1_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/8c8734ef-3644-4eed-bc55-360072b94fff/2a40dc14-87b1-41e7-85eb-165c55565779",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\GLCD:SPIM_SCB:ss_1\,
		fb=>(\GLCD:SPIM_SCB:tmpFB_0__ss1_m_net_0\),
		analog=>(open),
		io=>(\GLCD:SPIM_SCB:tmpIO_0__ss1_m_net_0\),
		siovref=>(\GLCD:SPIM_SCB:tmpSIOVREF__ss1_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\GLCD:SPIM_SCB:tmpINTERRUPT_0__ss1_m_net_0\);
\GLCD:SPIM_SCB:ss2_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/8c8734ef-3644-4eed-bc55-360072b94fff/85e04463-fe73-4944-a43e-ce27d91f336d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\GLCD:SPIM_SCB:ss_2\,
		fb=>(\GLCD:SPIM_SCB:tmpFB_0__ss2_m_net_0\),
		analog=>(open),
		io=>(\GLCD:SPIM_SCB:tmpIO_0__ss2_m_net_0\),
		siovref=>(\GLCD:SPIM_SCB:tmpSIOVREF__ss2_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\GLCD:SPIM_SCB:tmpINTERRUPT_0__ss2_m_net_0\);
\GLCD:SPIM_SCB:ss3_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/8c8734ef-3644-4eed-bc55-360072b94fff/f9a618eb-a18e-46a8-b193-9050252fb67d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\GLCD:SPIM_SCB:ss_3\,
		fb=>(\GLCD:SPIM_SCB:tmpFB_0__ss3_m_net_0\),
		analog=>(open),
		io=>(\GLCD:SPIM_SCB:tmpIO_0__ss3_m_net_0\),
		siovref=>(\GLCD:SPIM_SCB:tmpSIOVREF__ss3_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\GLCD:SPIM_SCB:tmpINTERRUPT_0__ss3_m_net_0\);
\GLCD:SPIM_SCB:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"df45c1f5-a938-4247-8449-6ed7c081fcb9/8c8734ef-3644-4eed-bc55-360072b94fff/29084e80-7594-46a9-94af-639e276dfc5f",
		source_clock_id=>"",
		divisor=>0,
		period=>"31250000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\GLCD:SPIM_SCB:Net_237\,
		dig_domain_out=>open);
Move_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Move_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__Move_Right_net_0),
		siovref=>(tmpSIOVREF__Move_Right_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Move_Right_net_0);
Move_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fb0c6422-69fb-4c31-abc6-8a4d97005a97",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Move_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__Move_Left_net_0),
		siovref=>(tmpSIOVREF__Move_Left_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Move_Left_net_0);
Move_Up:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f758c061-3ba2-47b4-832d-89e7b9382b90",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Move_Up_net_0),
		analog=>(open),
		io=>(tmpIO_0__Move_Up_net_0),
		siovref=>(tmpSIOVREF__Move_Up_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Move_Up_net_0);
Move_Down:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04410153-85b4-46f0-95a0-0828d0a29f48",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Move_Down_net_0),
		analog=>(open),
		io=>(tmpIO_0__Move_Down_net_0),
		siovref=>(tmpSIOVREF__Move_Down_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Move_Down_net_0);
Blast:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f262a0c0-1350-4345-89c7-8d54a5a29c6a",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Blast_net_0),
		analog=>(open),
		io=>(tmpIO_0__Blast_net_0),
		siovref=>(tmpSIOVREF__Blast_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Blast_net_0);
Blast_Red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"da7715b8-3146-4f4a-94e2-1f8d336721a7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Blast_Red_net_0),
		analog=>(open),
		io=>(tmpIO_0__Blast_Red_net_0),
		siovref=>(tmpSIOVREF__Blast_Red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Blast_Red_net_0);
Blast_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2425f3a6-212c-44dd-962b-9e199adc85c7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Blast_Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__Blast_Blue_net_0),
		siovref=>(tmpSIOVREF__Blast_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Blast_Blue_net_0);
Blast_Green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9363e57b-369d-4311-8f44-d95ac13ae05c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Blast_Green_net_0),
		analog=>(open),
		io=>(tmpIO_0__Blast_Green_net_0),
		siovref=>(tmpSIOVREF__Blast_Green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Blast_Green_net_0);
MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_96,
		fb=>(tmpFB_0__MISO_net_0),
		analog=>(open),
		io=>(tmpIO_0__MISO_net_0),
		siovref=>(tmpSIOVREF__MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_net_0);
SS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7174df7-a328-4b9a-8302-cf383556bb9f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_95,
		analog=>(open),
		io=>(tmpIO_0__SS_net_0),
		siovref=>(tmpSIOVREF__SS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_net_0);
SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5eacad65-ee82-4ee4-8fa8-5d4748e1b263",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_94,
		analog=>(open),
		io=>(tmpIO_0__SCLK_net_0),
		siovref=>(tmpSIOVREF__SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_net_0);
\Com_Block:BSPIS:es3:SPISlave:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Com_Block:Net_81\,
		enable=>one,
		clock_out=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\);
\Com_Block:BSPIS:es3:SPISlave:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_94,
		enable=>one,
		clock_out=>\Com_Block:BSPIS:es3:SPISlave:prc_clk\);
\Com_Block:BSPIS:es3:SPISlave:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\Com_Block:BSPIS:es3:SPISlave:dp_clk_src\,
		enable=>one,
		clock_out=>\Com_Block:BSPIS:es3:SPISlave:dp_clock\);
\Com_Block:BSPIS:es3:SPISlave:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\Com_Block:BSPIS:es3:SPISlave:tx_load\,
		sc_out=>\Com_Block:BSPIS:es3:SPISlave:dpcounter_one_fin\);
\Com_Block:BSPIS:es3:SPISlave:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\Com_Block:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
		sc_out=>\Com_Block:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\);
\Com_Block:BSPIS:es3:SPISlave:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun\,
		sc_out=>\Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\);
\Com_Block:BSPIS:es3:SPISlave:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
		sc_out=>\Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\);
\Com_Block:BSPIS:es3:SPISlave:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Com_Block:BSPIS:es3:SPISlave:dp_clock\,
		reset=>Net_95,
		load=>zero,
		enable=>\Com_Block:BSPIS:es3:SPISlave:inv_ss\,
		count=>(\Com_Block:BSPIS:es3:SPISlave:count_6\, \Com_Block:BSPIS:es3:SPISlave:count_5\, \Com_Block:BSPIS:es3:SPISlave:count_4\, \Com_Block:BSPIS:es3:SPISlave:count_3\,
			\Com_Block:BSPIS:es3:SPISlave:count_2\, \Com_Block:BSPIS:es3:SPISlave:count_1\, \Com_Block:BSPIS:es3:SPISlave:count_0\),
		tc=>open);
\Com_Block:BSPIS:es3:SPISlave:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\,
		status=>(\Com_Block:BSPIS:es3:SPISlave:byte_complete\, zero, zero, zero,
			\Com_Block:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\, \Com_Block:BSPIS:es3:SPISlave:tx_status_1\, \Com_Block:BSPIS:es3:SPISlave:tx_status_0\),
		interrupt=>Net_98);
\Com_Block:BSPIS:es3:SPISlave:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\,
		status=>(\Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\, \Com_Block:BSPIS:es3:SPISlave:rx_buf_overrun\, \Com_Block:BSPIS:es3:SPISlave:rx_status_4\, \Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_100);
\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Com_Block:BSPIS:es3:SPISlave:dp_clock\,
		cs_addr=>(\Com_Block:BSPIS:es3:SPISlave:inv_ss\, zero, \Com_Block:BSPIS:es3:SPISlave:tx_load\),
		route_si=>\Com_Block:BSPIS:es3:SPISlave:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\Com_Block:BSPIS:es3:SPISlave:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Com_Block:BSPIS:es3:SPISlave:mosi_from_dpR\,
		f0_bus_stat=>\Com_Block:BSPIS:es3:SPISlave:nc1\,
		f0_blk_stat=>\Com_Block:BSPIS:es3:SPISlave:nc2\,
		f1_bus_stat=>\Com_Block:BSPIS:es3:SPISlave:nc3\,
		f1_blk_stat=>\Com_Block:BSPIS:es3:SPISlave:nc4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:sh_right\,
		sol=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:sh_left\,
		msbi=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_eq_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_lt_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_zero_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_ff_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cap_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cap_0\),
		cfbi=>zero,
		cfbo=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Com_Block:BSPIS:es3:SPISlave:dp_clock\,
		cs_addr=>(\Com_Block:BSPIS:es3:SPISlave:inv_ss\, zero, \Com_Block:BSPIS:es3:SPISlave:tx_load\),
		route_si=>\Com_Block:BSPIS:es3:SPISlave:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\Com_Block:BSPIS:es3:SPISlave:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Com_Block:BSPIS:es3:SPISlave:miso_from_dp\,
		f0_bus_stat=>\Com_Block:BSPIS:es3:SPISlave:tx_status_1\,
		f0_blk_stat=>\Com_Block:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
		f1_bus_stat=>\Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\Com_Block:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:carry\,
		co=>open,
		sir=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:sh_left\,
		sor=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:msb\,
		cei=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_eq_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_lt_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_lt_0\),
		clo=>open,
		zi=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_zero_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_zero_0\),
		zo=>open,
		fi=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_ff_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cmp_ff_0\),
		fo=>open,
		capi=>(\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cap_1\, \Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cap_0\),
		capo=>open,
		cfbi=>\Com_Block:BSPIS:es3:SPISlave:sR16:Dp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Com_Block:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2fe617e1-d9f9-4885-93f1-1e94ee7ad8ea/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\Com_Block:Net_81\,
		dig_domain_out=>open);
MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e2b3efc-87a3-404d-8998-0015b13041b7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_93,
		analog=>(open),
		io=>(tmpIO_0__MOSI_net_0),
		siovref=>(tmpSIOVREF__MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_net_0);
\Com_Block:BSPIS:es3:SPISlave:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\Com_Block:BSPIS:es3:SPISlave:dpcounter_one_fin\,
		clk=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\,
		q=>\Com_Block:BSPIS:es3:SPISlave:dpcounter_one_reg\);
\Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\,
		clk=>\Com_Block:BSPIS:es3:SPISlave:clock_fin\,
		q=>\Com_Block:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\);
\Com_Block:BSPIS:es3:SPISlave:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_93,
		clk=>\Com_Block:BSPIS:es3:SPISlave:prc_clk\,
		q=>\Com_Block:BSPIS:es3:SPISlave:mosi_tmp\);

END R_T_L;
