Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a204942f21384b7a9463467567df2474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L grlib -L secureip --snapshot ahbmaster_tb_behav xil_defaultlib.ahbmaster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package grlib.config_types
Compiling package grlib.config
Compiling package grlib.version
Compiling package grlib.stdlib
Compiling package grlib.amba
Compiling package xil_defaultlib.interfazrv32ahb
Compiling architecture behavioral of entity xil_defaultlib.ahbmaster [ahbmaster_default]
Compiling architecture bench of entity xil_defaultlib.ahbmaster_tb
Built simulation snapshot ahbmaster_tb_behav
