

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Tue Oct  1 18:18:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.538 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4117|     4117|  14.566 us|  14.566 us|  4117|  4117|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop40_loop41_loop42  |     4115|     4115|        21|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      755|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   160|    14752|     8832|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      261|    -|
|Register             |        -|     -|     4615|     1152|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   160|    19367|    11000|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     5|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U21  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U22  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U23  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U24  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U25  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U26  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U27  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U28  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U29  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U30  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U31  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U32  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U41   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U42   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U43   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U44   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U45   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U46   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U47   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U48   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U49   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U50   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U51   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U52   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U53   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U54   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U55   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U56   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U57   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U58   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U59   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U61   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U64   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 160|14752| 8832|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v125_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                          |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln354_1_fu_1144_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln354_fu_1159_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln355_1_fu_1259_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln355_fu_1211_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln356_fu_1253_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln362_fu_1346_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln367_fu_1352_p2                |         +|   0|  0|  15|           8|           8|
    |empty_fu_1311_p2                    |         +|   0|  0|  15|           8|           8|
    |and_ln354_fu_1197_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_1701                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2400                   |       and|   0|  0|   2|           1|           1|
    |cmp35_fu_1329_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp64_1_fu_1334_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln354_fu_1138_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln355_fu_1165_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln356_fu_1191_p2               |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter20  |        or|   0|  0|   2|           1|           1|
    |or_ln354_fu_1179_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln355_1_fu_1223_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln355_fu_1217_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_899_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_904_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_909_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_919_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_924_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_929_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_939_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_944_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_949_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_959_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_964_p0                       |    select|   0|  0|  32|           1|          32|
    |grp_fu_969_p0                       |    select|   0|  0|  32|           1|          32|
    |select_ln354_1_fu_1203_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln354_fu_1171_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln355_1_fu_1241_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln355_2_fu_1265_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln355_fu_1229_p3             |    select|   0|  0|   5|           1|           1|
    |v134_10_fu_1572_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_17_fu_1579_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_24_fu_1586_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_3_fu_1565_p3                   |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln354_fu_1185_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 755|         130|         474|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v126_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v127_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v128_load              |   9|          2|    5|         10|
    |indvar_flatten36_fu_140                 |   9|          2|   13|         26|
    |indvar_flatten_fu_132                   |   9|          2|   10|         20|
    |real_start                              |   9|          2|    1|          2|
    |v126_fu_136                             |   9|          2|    5|         10|
    |v127_fu_128                             |   9|          2|    5|         10|
    |v128_fu_124                             |   9|          2|    5|         10|
    |v153_0_0_blk_n                          |   9|          2|    1|          2|
    |v153_0_1_blk_n                          |   9|          2|    1|          2|
    |v153_0_2_blk_n                          |   9|          2|    1|          2|
    |v153_0_3_blk_n                          |   9|          2|    1|          2|
    |v153_1_0_blk_n                          |   9|          2|    1|          2|
    |v153_1_1_blk_n                          |   9|          2|    1|          2|
    |v153_1_2_blk_n                          |   9|          2|    1|          2|
    |v153_1_3_blk_n                          |   9|          2|    1|          2|
    |v153_2_0_blk_n                          |   9|          2|    1|          2|
    |v153_2_1_blk_n                          |   9|          2|    1|          2|
    |v153_2_2_blk_n                          |   9|          2|    1|          2|
    |v153_2_3_blk_n                          |   9|          2|    1|          2|
    |v153_3_0_blk_n                          |   9|          2|    1|          2|
    |v153_3_1_blk_n                          |   9|          2|    1|          2|
    |v153_3_2_blk_n                          |   9|          2|    1|          2|
    |v153_3_3_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 261|         58|   95|        190|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln362_reg_1922                                |   8|   0|    8|          0|
    |add_ln367_reg_1927                                |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |cmp35_reg_1898                                    |   1|   0|    1|          0|
    |cmp64_1_reg_1918                                  |   1|   0|    1|          0|
    |icmp_ln354_reg_1828                               |   1|   0|    1|          0|
    |indvar_flatten36_fu_140                           |  13|   0|   13|          0|
    |indvar_flatten_fu_132                             |  10|   0|   10|          0|
    |or_ln355_reg_1837                                 |   1|   0|    1|          0|
    |or_ln355_reg_1837_pp0_iter1_reg                   |   1|   0|    1|          0|
    |select_ln354_1_reg_1832                           |   5|   0|    5|          0|
    |select_ln355_1_reg_1846                           |   5|   0|    5|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp1_reg_2530                                     |  32|   0|   32|          0|
    |tmp2_reg_2490                                     |  32|   0|   32|          0|
    |tmp3_reg_2450                                     |  32|   0|   32|          0|
    |tmp_reg_2410                                      |  32|   0|   32|          0|
    |trunc_ln354_reg_1852                              |   4|   0|    4|          0|
    |trunc_ln355_reg_1841                              |   4|   0|    4|          0|
    |v125_10_addr_reg_2128                             |   8|   0|    8|          0|
    |v125_11_addr_reg_2134                             |   8|   0|    8|          0|
    |v125_12_addr_reg_2140                             |   8|   0|    8|          0|
    |v125_13_addr_reg_2146                             |   8|   0|    8|          0|
    |v125_14_addr_reg_2152                             |   8|   0|    8|          0|
    |v125_15_addr_reg_2158                             |   8|   0|    8|          0|
    |v125_1_addr_reg_2074                              |   8|   0|    8|          0|
    |v125_2_addr_reg_2080                              |   8|   0|    8|          0|
    |v125_3_addr_reg_2086                              |   8|   0|    8|          0|
    |v125_4_addr_reg_2092                              |   8|   0|    8|          0|
    |v125_5_addr_reg_2098                              |   8|   0|    8|          0|
    |v125_6_addr_reg_2104                              |   8|   0|    8|          0|
    |v125_7_addr_reg_2110                              |   8|   0|    8|          0|
    |v125_8_addr_reg_2116                              |   8|   0|    8|          0|
    |v125_9_addr_reg_2122                              |   8|   0|    8|          0|
    |v125_addr_reg_2068                                |   8|   0|    8|          0|
    |v126_fu_136                                       |   5|   0|    5|          0|
    |v127_fu_128                                       |   5|   0|    5|          0|
    |v128_fu_124                                       |   5|   0|    5|          0|
    |v133_1_reg_1972                                   |  32|   0|   32|          0|
    |v133_3_reg_1988                                   |  32|   0|   32|          0|
    |v133_5_reg_2004                                   |  32|   0|   32|          0|
    |v133_7_reg_2020                                   |  32|   0|   32|          0|
    |v134_10_reg_2430                                  |  32|   0|   32|          0|
    |v134_12_reg_2420                                  |  32|   0|   32|          0|
    |v134_13_reg_2425                                  |  32|   0|   32|          0|
    |v134_17_reg_2470                                  |  32|   0|   32|          0|
    |v134_19_reg_2460                                  |  32|   0|   32|          0|
    |v134_20_reg_2465                                  |  32|   0|   32|          0|
    |v134_24_reg_2510                                  |  32|   0|   32|          0|
    |v134_26_reg_2500                                  |  32|   0|   32|          0|
    |v134_27_reg_2505                                  |  32|   0|   32|          0|
    |v134_3_reg_2390                                   |  32|   0|   32|          0|
    |v135_10_reg_2204                                  |  32|   0|   32|          0|
    |v135_11_reg_2210                                  |  32|   0|   32|          0|
    |v135_12_reg_2435                                  |  32|   0|   32|          0|
    |v135_13_reg_2445                                  |  32|   0|   32|          0|
    |v135_14_reg_2215                                  |  32|   0|   32|          0|
    |v135_15_reg_2440                                  |  32|   0|   32|          0|
    |v135_16_reg_2485                                  |  32|   0|   32|          0|
    |v135_17_reg_2243                                  |  32|   0|   32|          0|
    |v135_18_reg_2220                                  |  32|   0|   32|          0|
    |v135_19_reg_2525                                  |  32|   0|   32|          0|
    |v135_1_reg_2170                                   |  32|   0|   32|          0|
    |v135_20_reg_2271                                  |  32|   0|   32|          0|
    |v135_21_reg_2226                                  |  32|   0|   32|          0|
    |v135_22_reg_2232                                  |  32|   0|   32|          0|
    |v135_23_reg_2238                                  |  32|   0|   32|          0|
    |v135_24_reg_2475                                  |  32|   0|   32|          0|
    |v135_25_reg_2480                                  |  32|   0|   32|          0|
    |v135_26_reg_2248                                  |  32|   0|   32|          0|
    |v135_27_reg_2254                                  |  32|   0|   32|          0|
    |v135_28_reg_2260                                  |  32|   0|   32|          0|
    |v135_29_reg_2266                                  |  32|   0|   32|          0|
    |v135_2_reg_2176                                   |  32|   0|   32|          0|
    |v135_30_reg_2515                                  |  32|   0|   32|          0|
    |v135_31_reg_2520                                  |  32|   0|   32|          0|
    |v135_3_reg_2182                                   |  32|   0|   32|          0|
    |v135_4_reg_2395                                   |  32|   0|   32|          0|
    |v135_5_reg_2400                                   |  32|   0|   32|          0|
    |v135_6_reg_2405                                   |  32|   0|   32|          0|
    |v135_7_reg_2187                                   |  32|   0|   32|          0|
    |v135_8_reg_2192                                   |  32|   0|   32|          0|
    |v135_9_reg_2198                                   |  32|   0|   32|          0|
    |v135_reg_2164                                     |  32|   0|   32|          0|
    |v136_10_reg_2385                                  |  32|   0|   32|          0|
    |v136_18_reg_2495                                  |  32|   0|   32|          0|
    |v136_22_reg_2455                                  |  32|   0|   32|          0|
    |v136_26_reg_2415                                  |  32|   0|   32|          0|
    |v136_9_reg_2380                                   |  32|   0|   32|          0|
    |v136_reg_2375                                     |  32|   0|   32|          0|
    |v139_0_0_load15_fu_172                            |  32|   0|   32|          0|
    |v139_0_1_load11_fu_164                            |  32|   0|   32|          0|
    |v139_0_2_load7_fu_156                             |  32|   0|   32|          0|
    |v139_0_3_load3_fu_148                             |  32|   0|   32|          0|
    |v139_1_0_load13_fu_168                            |  32|   0|   32|          0|
    |v139_1_1_load9_fu_160                             |  32|   0|   32|          0|
    |v139_1_2_load5_fu_152                             |  32|   0|   32|          0|
    |v139_1_3_load1_fu_144                             |  32|   0|   32|          0|
    |zext_ln362_reg_1932                               |   8|   0|   64|         56|
    |add_ln367_reg_1927                                |  64|  32|    8|          0|
    |cmp35_reg_1898                                    |  64|  32|    1|          0|
    |cmp64_1_reg_1918                                  |  64|  32|    1|          0|
    |v125_10_addr_reg_2128                             |  64|  32|    8|          0|
    |v125_11_addr_reg_2134                             |  64|  32|    8|          0|
    |v125_12_addr_reg_2140                             |  64|  32|    8|          0|
    |v125_13_addr_reg_2146                             |  64|  32|    8|          0|
    |v125_14_addr_reg_2152                             |  64|  32|    8|          0|
    |v125_15_addr_reg_2158                             |  64|  32|    8|          0|
    |v125_1_addr_reg_2074                              |  64|  32|    8|          0|
    |v125_2_addr_reg_2080                              |  64|  32|    8|          0|
    |v125_3_addr_reg_2086                              |  64|  32|    8|          0|
    |v125_4_addr_reg_2092                              |  64|  32|    8|          0|
    |v125_5_addr_reg_2098                              |  64|  32|    8|          0|
    |v125_6_addr_reg_2104                              |  64|  32|    8|          0|
    |v125_7_addr_reg_2110                              |  64|  32|    8|          0|
    |v125_8_addr_reg_2116                              |  64|  32|    8|          0|
    |v125_9_addr_reg_2122                              |  64|  32|    8|          0|
    |v125_addr_reg_2068                                |  64|  32|    8|          0|
    |v133_1_reg_1972                                   |  64|  32|   32|          0|
    |v133_3_reg_1988                                   |  64|  32|   32|          0|
    |v133_5_reg_2004                                   |  64|  32|   32|          0|
    |v133_7_reg_2020                                   |  64|  32|   32|          0|
    |v135_10_reg_2204                                  |  64|  32|   32|          0|
    |v135_18_reg_2220                                  |  64|  32|   32|          0|
    |v135_1_reg_2170                                   |  64|  32|   32|          0|
    |v135_21_reg_2226                                  |  64|  32|   32|          0|
    |v135_22_reg_2232                                  |  64|  32|   32|          0|
    |v135_26_reg_2248                                  |  64|  32|   32|          0|
    |v135_27_reg_2254                                  |  64|  32|   32|          0|
    |v135_28_reg_2260                                  |  64|  32|   32|          0|
    |v135_2_reg_2176                                   |  64|  32|   32|          0|
    |v135_8_reg_2192                                   |  64|  32|   32|          0|
    |v135_9_reg_2198                                   |  64|  32|   32|          0|
    |v135_reg_2164                                     |  64|  32|   32|          0|
    |zext_ln362_reg_1932                               |  64|  32|   64|         56|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |4615|1152| 3081|        112|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node7|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node7|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node7|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v153_0_0_din             |  out|   32|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_num_data_valid  |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_fifo_cap        |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_full_n          |   in|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_write           |  out|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_1_0_din             |  out|   32|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_num_data_valid  |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_fifo_cap        |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_full_n          |   in|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_write           |  out|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_2_0_din             |  out|   32|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_num_data_valid  |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_fifo_cap        |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_full_n          |   in|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_write           |  out|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_3_0_din             |  out|   32|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_num_data_valid  |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_fifo_cap        |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_full_n          |   in|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_write           |  out|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_0_1_din             |  out|   32|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_num_data_valid  |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_fifo_cap        |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_full_n          |   in|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_write           |  out|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_1_1_din             |  out|   32|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_num_data_valid  |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_fifo_cap        |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_full_n          |   in|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_write           |  out|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_2_1_din             |  out|   32|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_num_data_valid  |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_fifo_cap        |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_full_n          |   in|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_write           |  out|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_3_1_din             |  out|   32|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_num_data_valid  |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_fifo_cap        |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_full_n          |   in|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_write           |  out|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_0_2_din             |  out|   32|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_num_data_valid  |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_fifo_cap        |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_full_n          |   in|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_write           |  out|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_1_2_din             |  out|   32|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_num_data_valid  |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_fifo_cap        |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_full_n          |   in|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_write           |  out|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_2_2_din             |  out|   32|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_num_data_valid  |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_fifo_cap        |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_full_n          |   in|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_write           |  out|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_3_2_din             |  out|   32|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_num_data_valid  |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_fifo_cap        |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_full_n          |   in|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_write           |  out|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_0_3_din             |  out|   32|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_num_data_valid  |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_fifo_cap        |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_full_n          |   in|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_write           |  out|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_1_3_din             |  out|   32|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_num_data_valid  |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_fifo_cap        |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_full_n          |   in|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_write           |  out|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_2_3_din             |  out|   32|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_num_data_valid  |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_fifo_cap        |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_full_n          |   in|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_write           |  out|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_3_3_din             |  out|   32|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_num_data_valid  |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_fifo_cap        |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_full_n          |   in|    1|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_write           |  out|    1|     ap_fifo|      v153_3_3|       pointer|
|v138_0_0_address0        |  out|    8|   ap_memory|      v138_0_0|         array|
|v138_0_0_ce0             |  out|    1|   ap_memory|      v138_0_0|         array|
|v138_0_0_q0              |   in|   32|   ap_memory|      v138_0_0|         array|
|v138_0_1_address0        |  out|    8|   ap_memory|      v138_0_1|         array|
|v138_0_1_ce0             |  out|    1|   ap_memory|      v138_0_1|         array|
|v138_0_1_q0              |   in|   32|   ap_memory|      v138_0_1|         array|
|v138_1_0_address0        |  out|    8|   ap_memory|      v138_1_0|         array|
|v138_1_0_ce0             |  out|    1|   ap_memory|      v138_1_0|         array|
|v138_1_0_q0              |   in|   32|   ap_memory|      v138_1_0|         array|
|v138_1_1_address0        |  out|    8|   ap_memory|      v138_1_1|         array|
|v138_1_1_ce0             |  out|    1|   ap_memory|      v138_1_1|         array|
|v138_1_1_q0              |   in|   32|   ap_memory|      v138_1_1|         array|
|v138_2_0_address0        |  out|    8|   ap_memory|      v138_2_0|         array|
|v138_2_0_ce0             |  out|    1|   ap_memory|      v138_2_0|         array|
|v138_2_0_q0              |   in|   32|   ap_memory|      v138_2_0|         array|
|v138_2_1_address0        |  out|    8|   ap_memory|      v138_2_1|         array|
|v138_2_1_ce0             |  out|    1|   ap_memory|      v138_2_1|         array|
|v138_2_1_q0              |   in|   32|   ap_memory|      v138_2_1|         array|
|v138_3_0_address0        |  out|    8|   ap_memory|      v138_3_0|         array|
|v138_3_0_ce0             |  out|    1|   ap_memory|      v138_3_0|         array|
|v138_3_0_q0              |   in|   32|   ap_memory|      v138_3_0|         array|
|v138_3_1_address0        |  out|    8|   ap_memory|      v138_3_1|         array|
|v138_3_1_ce0             |  out|    1|   ap_memory|      v138_3_1|         array|
|v138_3_1_q0              |   in|   32|   ap_memory|      v138_3_1|         array|
|v139_0_0_address0        |  out|    8|   ap_memory|      v139_0_0|         array|
|v139_0_0_ce0             |  out|    1|   ap_memory|      v139_0_0|         array|
|v139_0_0_q0              |   in|   32|   ap_memory|      v139_0_0|         array|
|v139_0_1_address0        |  out|    8|   ap_memory|      v139_0_1|         array|
|v139_0_1_ce0             |  out|    1|   ap_memory|      v139_0_1|         array|
|v139_0_1_q0              |   in|   32|   ap_memory|      v139_0_1|         array|
|v139_0_2_address0        |  out|    8|   ap_memory|      v139_0_2|         array|
|v139_0_2_ce0             |  out|    1|   ap_memory|      v139_0_2|         array|
|v139_0_2_q0              |   in|   32|   ap_memory|      v139_0_2|         array|
|v139_0_3_address0        |  out|    8|   ap_memory|      v139_0_3|         array|
|v139_0_3_ce0             |  out|    1|   ap_memory|      v139_0_3|         array|
|v139_0_3_q0              |   in|   32|   ap_memory|      v139_0_3|         array|
|v139_1_0_address0        |  out|    8|   ap_memory|      v139_1_0|         array|
|v139_1_0_ce0             |  out|    1|   ap_memory|      v139_1_0|         array|
|v139_1_0_q0              |   in|   32|   ap_memory|      v139_1_0|         array|
|v139_1_1_address0        |  out|    8|   ap_memory|      v139_1_1|         array|
|v139_1_1_ce0             |  out|    1|   ap_memory|      v139_1_1|         array|
|v139_1_1_q0              |   in|   32|   ap_memory|      v139_1_1|         array|
|v139_1_2_address0        |  out|    8|   ap_memory|      v139_1_2|         array|
|v139_1_2_ce0             |  out|    1|   ap_memory|      v139_1_2|         array|
|v139_1_2_q0              |   in|   32|   ap_memory|      v139_1_2|         array|
|v139_1_3_address0        |  out|    8|   ap_memory|      v139_1_3|         array|
|v139_1_3_ce0             |  out|    1|   ap_memory|      v139_1_3|         array|
|v139_1_3_q0              |   in|   32|   ap_memory|      v139_1_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

