
ubuntu-preinstalled/sg_get_config:     file format elf32-littlearm


Disassembly of section .init:

00000b5c <.init>:
 b5c:	push	{r3, lr}
 b60:	bl	2944 <__snprintf_chk@plt+0x1c84>
 b64:	pop	{r3, pc}

Disassembly of section .plt:

00000b68 <sg_simple_inquiry@plt-0x14>:
 b68:	push	{lr}		; (str lr, [sp, #-4]!)
 b6c:	ldr	lr, [pc, #4]	; b78 <sg_simple_inquiry@plt-0x4>
 b70:	add	lr, pc, lr
 b74:	ldr	pc, [lr, #8]!
 b78:	andeq	r4, r1, r4, ror #7

00000b7c <sg_simple_inquiry@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #20, 20	; 0x14000
 b84:	ldr	pc, [ip, #996]!	; 0x3e4

00000b88 <sg_set_binary_mode@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #20, 20	; 0x14000
 b90:	ldr	pc, [ip, #988]!	; 0x3dc

00000b94 <__cxa_finalize@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #20, 20	; 0x14000
 b9c:	ldr	pc, [ip, #980]!	; 0x3d4

00000ba0 <sg_cmds_close_device@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #20, 20	; 0x14000
 ba8:	ldr	pc, [ip, #972]!	; 0x3cc

00000bac <__strncpy_chk@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #20, 20	; 0x14000
 bb4:	ldr	pc, [ip, #964]!	; 0x3c4

00000bb8 <__stack_chk_fail@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #20, 20	; 0x14000
 bc0:	ldr	pc, [ip, #956]!	; 0x3bc

00000bc4 <pr2serr@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #20, 20	; 0x14000
 bcc:	ldr	pc, [ip, #948]!	; 0x3b4

00000bd0 <sg_ll_get_config@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #20, 20	; 0x14000
 bd8:	ldr	pc, [ip, #940]!	; 0x3ac

00000bdc <perror@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #20, 20	; 0x14000
 be4:	ldr	pc, [ip, #932]!	; 0x3a4

00000be8 <hex2stdout@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #20, 20	; 0x14000
 bf0:	ldr	pc, [ip, #924]!	; 0x39c

00000bf4 <strcpy@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #20, 20	; 0x14000
 bfc:	ldr	pc, [ip, #916]!	; 0x394

00000c00 <__strcpy_chk@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #20, 20	; 0x14000
 c08:	ldr	pc, [ip, #908]!	; 0x38c

00000c0c <puts@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #20, 20	; 0x14000
 c14:	ldr	pc, [ip, #900]!	; 0x384

00000c18 <__libc_start_main@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #20, 20	; 0x14000
 c20:	ldr	pc, [ip, #892]!	; 0x37c

00000c24 <__gmon_start__@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #20, 20	; 0x14000
 c2c:	ldr	pc, [ip, #884]!	; 0x374

00000c30 <getopt_long@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #20, 20	; 0x14000
 c38:	ldr	pc, [ip, #876]!	; 0x36c

00000c3c <sg_if_can2stderr@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #20, 20	; 0x14000
 c44:	ldr	pc, [ip, #868]!	; 0x364

00000c48 <putchar@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #20, 20	; 0x14000
 c50:	ldr	pc, [ip, #860]!	; 0x35c

00000c54 <__printf_chk@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #20, 20	; 0x14000
 c5c:	ldr	pc, [ip, #852]!	; 0x354

00000c60 <sg_convert_errno@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #20, 20	; 0x14000
 c68:	ldr	pc, [ip, #844]!	; 0x34c

00000c6c <safe_strerror@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #20, 20	; 0x14000
 c74:	ldr	pc, [ip, #836]!	; 0x344

00000c78 <sg_get_category_sense_str@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #20, 20	; 0x14000
 c80:	ldr	pc, [ip, #828]!	; 0x33c

00000c84 <sg_get_num@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #20, 20	; 0x14000
 c8c:	ldr	pc, [ip, #820]!	; 0x334

00000c90 <hex2stderr@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #20, 20	; 0x14000
 c98:	ldr	pc, [ip, #812]!	; 0x32c

00000c9c <sg_get_pdt_str@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #20, 20	; 0x14000
 ca4:	ldr	pc, [ip, #804]!	; 0x324

00000ca8 <sg_cmds_open_device@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #20, 20	; 0x14000
 cb0:	ldr	pc, [ip, #796]!	; 0x31c

00000cb4 <abort@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #20, 20	; 0x14000
 cbc:	ldr	pc, [ip, #788]!	; 0x314

00000cc0 <__snprintf_chk@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #20, 20	; 0x14000
 cc8:	ldr	pc, [ip, #780]!	; 0x30c

Disassembly of section .text:

00000ccc <.text>:
     ccc:	svcmi	0x00f0e92d
     cd0:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
     cd4:	strcs	r8, [r0], #-2820	; 0xfffff4fc
     cd8:	bcc	193f05c <__snprintf_chk@plt+0x193e39c>
     cdc:			; <UNDEFINED> instruction: 0xf8df4606
     ce0:	strtmi	r1, [r0], r4, ror #20
     ce4:			; <UNDEFINED> instruction: 0xf8df447b
     ce8:			; <UNDEFINED> instruction: 0xf5032a60
     cec:			; <UNDEFINED> instruction: 0xf8df7a94
     cf0:	rsclt	r3, sp, ip, asr sl
     cf4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
     cf8:	strls	sl, [r7], #-3344	; 0xfffff2f0
     cfc:	strls	r4, [pc], #-1699	; d04 <__snprintf_chk@plt+0x44>
     d00:	stmib	sp, {r0, r5, r7, r9, sl, lr}^
     d04:	stmib	sp, {r0, r3, sl, lr}^
     d08:	strls	r4, [fp], #-1037	; 0xfffffbf3
     d0c:	stmiapl	fp, {r2, r3, sl, ip, pc}^
     d10:	cmnls	fp, #1769472	; 0x1b0000
     d14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     d18:	bcc	d3f09c <__snprintf_chk@plt+0xd3e3dc>
     d1c:	movwls	r4, #33915	; 0x847b
     d20:	ldrbmi	r9, [r3], -r0, lsl #10
     d24:			; <UNDEFINED> instruction: 0x46304639
     d28:	andls	pc, r0, r5, asr #17
     d2c:			; <UNDEFINED> instruction: 0xf7ff9206
     d30:	mcrrne	15, 8, lr, r2, cr0
     d34:	addhi	pc, ip, r0
     d38:	ldfeqd	f7, [pc], #-640	; ac0 <sg_simple_inquiry@plt-0xbc>
     d3c:			; <UNDEFINED> instruction: 0xf1bc9a06
     d40:	ldmdale	r8!, {r0, r1, r2, r4, r5, r8, r9, sl, fp}^
     d44:			; <UNDEFINED> instruction: 0xf00ce8df
     d48:	ldrbvc	r7, [r7, -r0, ror #14]!
     d4c:			; <UNDEFINED> instruction: 0x77777777
     d50:			; <UNDEFINED> instruction: 0x77775e77
     d54:			; <UNDEFINED> instruction: 0x77777777
     d58:	blpl	1ddeb3c <__snprintf_chk@plt+0x1ddde7c>
     d5c:	ldmdapl	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     d60:			; <UNDEFINED> instruction: 0x77777777
     d64:			; <UNDEFINED> instruction: 0x77777777
     d68:	ldrbpl	r7, [r7, #-1911]!	; 0xfffff889
     d6c:			; <UNDEFINED> instruction: 0x7777771f
     d70:			; <UNDEFINED> instruction: 0x771c6077
     d74:			; <UNDEFINED> instruction: 0x77775277
     d78:	mcrrcc	7, 7, r7, pc, cr7
     d7c:	rsbscs	r7, r7, #40, 14	; 0xa00000
     d80:	bleq	7cec4 <__snprintf_chk@plt+0x7c204>
     d84:			; <UNDEFINED> instruction: 0xf04fe7cc
     d88:	strb	r0, [r9, r1, lsl #16]
     d8c:	movwcc	r9, #6919	; 0x1b07
     d90:	movwcs	r9, #4871	; 0x1307
     d94:	strb	r9, [r3, sl, lsl #6]
     d98:			; <UNDEFINED> instruction: 0xf8df9206
     d9c:	bls	20f484 <__snprintf_chk@plt+0x20e7c4>
     da0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     da4:	svc	0x006ef7ff
     da8:			; <UNDEFINED> instruction: 0xf5b09a06
     dac:	andls	r3, pc, r0, lsl #31
     db0:			; <UNDEFINED> instruction: 0xf8dfd3b6
     db4:	strcs	r0, [r1, #-2468]	; 0xfffff65c
     db8:			; <UNDEFINED> instruction: 0xf7ff4478
     dbc:	eor	lr, r9, r4, lsl #30
     dc0:			; <UNDEFINED> instruction: 0xf8df9206
     dc4:	bls	20f40c <__snprintf_chk@plt+0x20e74c>
     dc8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     dcc:	svc	0x005af7ff
     dd0:	stmdacs	r3, {r1, r2, r9, fp, ip, pc}
     dd4:	stmible	r3!, {r7, r9, sl, lr}
     dd8:	stmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     ddc:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     de0:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
     de4:	movwcs	lr, #4118	; 0x1016
     de8:	ldr	r9, [r9, lr, lsl #6]
     dec:	movwls	r2, #45825	; 0xb301
     df0:	movwcs	lr, #6038	; 0x1796
     df4:	ldr	r9, [r3, ip, lsl #6]
     df8:	movwls	r2, #37633	; 0x9301
     dfc:	movwcs	lr, #6032	; 0x1790
     e00:	str	r9, [sp, sp, lsl #6]
     e04:	str	r3, [fp, r1, lsl #8]
     e08:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e0c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
     e10:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     e14:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e18:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     e20:	blls	1adae90 <__snprintf_chk@plt+0x1ada1d0>
     e24:			; <UNDEFINED> instruction: 0xf040405a
     e28:			; <UNDEFINED> instruction: 0x462883bb
     e2c:	ldc	0, cr11, [sp], #436	; 0x1b4
     e30:	pop	{r2, r8, r9, fp, pc}
     e34:			; <UNDEFINED> instruction: 0x46018ff0
     e38:	stmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e3c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     e40:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     e44:	stmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e48:			; <UNDEFINED> instruction: 0xf7ff4478
     e4c:			; <UNDEFINED> instruction: 0xe7e1eebc
     e50:			; <UNDEFINED> instruction: 0xf8df9a08
     e54:			; <UNDEFINED> instruction: 0xf852391c
     e58:			; <UNDEFINED> instruction: 0xf8d99003
     e5c:	adcsmi	r2, r2, #0
     e60:	strcs	sp, [r0, #-2924]	; 0xfffff494
     e64:	blcs	27a94 <__snprintf_chk@plt+0x26dd4>
     e68:	adchi	pc, r4, r0
     e6c:	blcs	27a98 <__snprintf_chk@plt+0x26dd8>
     e70:	addhi	pc, r1, r0, asr #32
     e74:	blcs	27aa8 <__snprintf_chk@plt+0x26de8>
     e78:	sbcshi	pc, sl, r0, asr #32
     e7c:			; <UNDEFINED> instruction: 0xf0002d00
     e80:	bls	1e12a0 <__snprintf_chk@plt+0x1e05e0>
     e84:	strtmi	r2, [r8], -r1, lsl #2
     e88:	svc	0x000ef7ff
     e8c:	vmull.p8	<illegal reg q8.5>, d0, d6
     e90:	svcge	0x00118081
     e94:	andcs	r9, r1, #7168	; 0x1c00
     e98:			; <UNDEFINED> instruction: 0xf7ff4639
     e9c:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
     ea0:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
     ea4:	blcs	27ae0 <__snprintf_chk@plt+0x26e20>
     ea8:	addhi	pc, r9, r0
     eac:	cmpcs	r0, fp, lsl sl
     eb0:			; <UNDEFINED> instruction: 0xf7ff7878
     eb4:			; <UNDEFINED> instruction: 0x4630eef4
     eb8:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     ebc:	stmdbls	lr, {r0, r1, r2, r9, fp, ip, pc}
     ec0:			; <UNDEFINED> instruction: 0xf7ff4628
     ec4:			; <UNDEFINED> instruction: 0xf1b0eef2
     ec8:	vmlsl.s8	q8, d0, d0
     ecc:	andcs	r8, r1, r1, lsr #1
     ed0:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     ed4:	vmlal.s8	q9, d0, d0
     ed8:			; <UNDEFINED> instruction: 0xf8df8356
     edc:	mulcs	r1, r8, r8
     ee0:	strbmi	r9, [r1], -r7, lsl #22
     ee4:	bls	3d22d0 <__snprintf_chk@plt+0x3d1610>
     ee8:	strpl	pc, [r0, -pc, asr #8]
     eec:	andvc	lr, r0, sp, asr #19
     ef0:	ldrbmi	r9, [r0], -r2, lsl #6
     ef4:			; <UNDEFINED> instruction: 0xf7ff464b
     ef8:	strmi	lr, [r5], -ip, ror #28
     efc:			; <UNDEFINED> instruction: 0xf0402800
     f00:			; <UNDEFINED> instruction: 0xf8d980d2
     f04:	blt	6ccf0c <__snprintf_chk@plt+0x6cc24c>
     f08:	stccs	13, cr1, [r0], {30}
     f0c:	rscshi	pc, r6, r0, asr #32
     f10:	stmdblt	fp!, {r0, r2, r3, r8, r9, fp, ip, pc}
     f14:			; <UNDEFINED> instruction: 0xf819e126
     f18:	strcc	r0, [r1], #-2817	; 0xfffff4ff
     f1c:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
     f20:	lfmle	f4, 2, [r8], #664	; 0x298
     f24:			; <UNDEFINED> instruction: 0xf7ff4650
     f28:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
     f2c:	movwhi	pc, #45760	; 0xb2c0	; <UNPREDICTABLE>
     f30:	blcs	27b54 <__snprintf_chk@plt+0x26e94>
     f34:	rschi	pc, fp, r0
     f38:	strb	r2, [fp, -r0, lsl #10]!
     f3c:			; <UNDEFINED> instruction: 0xf8571c53
     f40:	adcsmi	r5, r3, #34	; 0x22
     f44:	andcc	pc, r0, r9, asr #17
     f48:			; <UNDEFINED> instruction: 0xf8dfda8c
     f4c:	ldrbtmi	r4, [ip], #-2092	; 0xfffff7d4
     f50:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
     f54:			; <UNDEFINED> instruction: 0xf7ff4620
     f58:			; <UNDEFINED> instruction: 0xf8d9ee36
     f5c:	movwcc	r3, #4096	; 0x1000
     f60:	andcc	pc, r0, r9, asr #17
     f64:	blle	ffcd1a38 <__snprintf_chk@plt+0xffcd0d78>
     f68:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f6c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     f70:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     f74:			; <UNDEFINED> instruction: 0xf8dfe74e
     f78:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
     f7c:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     f80:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f84:			; <UNDEFINED> instruction: 0xf8df2500
     f88:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
     f8c:			; <UNDEFINED> instruction: 0xf7ff4478
     f90:			; <UNDEFINED> instruction: 0xe73fee1a
     f94:			; <UNDEFINED> instruction: 0x46304276
     f98:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     f9c:	strmi	r4, [r2], -r9, lsr #12
     fa0:	ubfxeq	pc, pc, #17, #9
     fa4:			; <UNDEFINED> instruction: 0xf7ff4478
     fa8:	ldrtmi	lr, [r0], -lr, lsl #28
     fac:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
     fb0:	str	r4, [pc, -r5, lsl #12]!
     fb4:	blcs	27be0 <__snprintf_chk@plt+0x26f20>
     fb8:	svcge	0x005cf43f
     fbc:			; <UNDEFINED> instruction: 0xf8dfe7e0
     fc0:			; <UNDEFINED> instruction: 0xf10d17d0
     fc4:			; <UNDEFINED> instruction: 0xf10d0355
     fc8:	andcs	r0, r1, r6, ror #4
     fcc:	andls	r4, r0, #2030043136	; 0x79000000
     fd0:			; <UNDEFINED> instruction: 0xf7ffaa13
     fd4:	ldmdavc	pc!, {r6, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     fd8:	cmpcs	r0, fp, lsl sl
     fdc:			; <UNDEFINED> instruction: 0xf7ff4638
     fe0:	stmdavc	r3, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
     fe4:			; <UNDEFINED> instruction: 0xf0002b00
     fe8:			; <UNDEFINED> instruction: 0xf8df8081
     fec:	strmi	r1, [r2], -r8, lsr #15
     ff0:	ldrbtmi	r2, [r9], #-1
     ff4:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     ff8:			; <UNDEFINED> instruction: 0xf7ff4630
     ffc:	bls	1fc74c <__snprintf_chk@plt+0x1fba8c>
    1000:	strtmi	r9, [r8], -lr, lsl #18
    1004:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
    1008:	beq	3d6d0 <__snprintf_chk@plt+0x3ca10>
    100c:	svcge	0x0065f6bf
    1010:	beq	3d740 <__snprintf_chk@plt+0x3ca80>
    1014:			; <UNDEFINED> instruction: 0xf7ff4650
    1018:	strmi	lr, [r1], -sl, lsr #28
    101c:			; <UNDEFINED> instruction: 0x0778f8df
    1020:			; <UNDEFINED> instruction: 0xf7ff4478
    1024:			; <UNDEFINED> instruction: 0x4650edd0
    1028:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    102c:	ldrbt	r4, [r1], r5, lsl #12
    1030:			; <UNDEFINED> instruction: 0x0768f8df
    1034:			; <UNDEFINED> instruction: 0x4768f8df
    1038:			; <UNDEFINED> instruction: 0xf8df4478
    103c:			; <UNDEFINED> instruction: 0xf7ff5768
    1040:	ldrbtmi	lr, [ip], #-3558	; 0xfffff21a
    1044:			; <UNDEFINED> instruction: 0xf504447d
    1048:	stmdavs	r3!, {r2, r4, r5, r6, r7, r9, sl, ip, sp, lr}
    104c:	stmdavs	r2!, {r0, r3, r5, r9, sl, lr}^
    1050:	strcc	r2, [r8], #-1
    1054:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    1058:	mvnsle	r4, r6, lsr #5
    105c:	blcs	27c94 <__snprintf_chk@plt+0x26fd4>
    1060:	svcge	0x006af47f
    1064:			; <UNDEFINED> instruction: 0x0740f8df
    1068:	ldrbtmi	r9, [r8], #-3596	; 0xfffff1f4
    106c:			; <UNDEFINED> instruction: 0x473cf8df
    1070:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    1074:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    1078:	strcc	r3, [r1], -r0, lsl #4
    107c:	andcs	r4, r1, r9, lsr #12
    1080:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    1084:			; <UNDEFINED> instruction: 0xf1042e25
    1088:	mvnsle	r0, r8, lsl #8
    108c:			; <UNDEFINED> instruction: 0xf8dfe754
    1090:	strcs	r0, [r1, #-1824]	; 0xfffff8e0
    1094:			; <UNDEFINED> instruction: 0xf7ff4478
    1098:			; <UNDEFINED> instruction: 0xf8dfed96
    109c:	ldrbtmi	r0, [r8], #-1816	; 0xfffff8e8
    10a0:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    10a4:	mcrls	6, 0, lr, cr7, cr6, {5}
    10a8:	cmpcs	r0, fp, asr #24
    10ac:	ldrtmi	r4, [r3], -r2, lsr #12
    10b0:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    10b4:			; <UNDEFINED> instruction: 0x0700f8df
    10b8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    10bc:	stc	7, cr15, [r2, #1020]	; 0x3fc
    10c0:	eorsle	r2, ip, r0, lsl #28
    10c4:			; <UNDEFINED> instruction: 0xf7ff4650
    10c8:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    10cc:	submi	sp, r0, #40960	; 0xa000
    10d0:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    10d4:			; <UNDEFINED> instruction: 0xf8df4601
    10d8:	ldrbtmi	r0, [r8], #-1764	; 0xfffff91c
    10dc:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    10e0:			; <UNDEFINED> instruction: 0xb3b39b07
    10e4:	svclt	0x00b82d00
    10e8:	ldr	r2, [r3], r3, ror #10
    10ec:			; <UNDEFINED> instruction: 0x16d0f8df
    10f0:	andcs	r4, r1, sl, lsr r6
    10f4:			; <UNDEFINED> instruction: 0xf7ff4479
    10f8:	ldrb	lr, [sp, -lr, lsr #27]!
    10fc:			; <UNDEFINED> instruction: 0x460242be
    1100:			; <UNDEFINED> instruction: 0x46484631
    1104:	ldrtmi	fp, [r9], -r8, lsr #31
    1108:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    110c:			; <UNDEFINED> instruction: 0xf8dfe70a
    1110:	stmdbls	r7, {r2, r4, r5, r7, r9, sl}
    1114:			; <UNDEFINED> instruction: 0xf7ff4478
    1118:	stcls	13, cr14, [r7, #-584]	; 0xfffffdb8
    111c:			; <UNDEFINED> instruction: 0xf47f2800
    1120:			; <UNDEFINED> instruction: 0xf8dfae79
    1124:	ldrbtmi	r0, [r8], #-1700	; 0xfffff95c
    1128:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    112c:			; <UNDEFINED> instruction: 0xf8dfe7da
    1130:			; <UNDEFINED> instruction: 0x4629069c
    1134:	ldrbtmi	r2, [r8], #-1379	; 0xfffffa9d
    1138:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    113c:			; <UNDEFINED> instruction: 0xf8dfe66a
    1140:	ldrbtmi	r0, [r8], #-1680	; 0xfffff970
    1144:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1148:			; <UNDEFINED> instruction: 0xf7ff4650
    114c:	stmdacs	r0, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
    1150:			; <UNDEFINED> instruction: 0xf8dfdbbd
    1154:	strtmi	r0, [r9], -r0, lsl #13
    1158:			; <UNDEFINED> instruction: 0xf7ff4478
    115c:	stmdacs	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1160:	ldrb	sp, [lr, r0, asr #3]
    1164:	svcpl	0x0000f5b6
    1168:	andshi	pc, r3, #0, 6
    116c:	vcge.f32	d18, d0, d7
    1170:			; <UNDEFINED> instruction: 0xf8df8204
    1174:	ldrbtmi	r3, [fp], #-1636	; 0xfffff99c
    1178:	blt	10234e0 <__snprintf_chk@plt+0x1022820>
    117c:	stmdacs	r0, {r7, r9, ip, sp, pc}
    1180:	mvnshi	pc, r0, asr #32
    1184:			; <UNDEFINED> instruction: 0x0654f8df
    1188:			; <UNDEFINED> instruction: 0xf7ff4478
    118c:	blls	33c604 <__snprintf_chk@plt+0x33b944>
    1190:			; <UNDEFINED> instruction: 0xf0402b00
    1194:			; <UNDEFINED> instruction: 0xf8df81e5
    1198:	ldrbtmi	r2, [sl], #-1608	; 0xfffff9b8
    119c:			; <UNDEFINED> instruction: 0x1644f8df
    11a0:			; <UNDEFINED> instruction: 0xf1a62001
    11a4:	movwls	r0, #25352	; 0x6308
    11a8:			; <UNDEFINED> instruction: 0xf8df4479
    11ac:			; <UNDEFINED> instruction: 0xf7ff963c
    11b0:			; <UNDEFINED> instruction: 0xf8dfed52
    11b4:			; <UNDEFINED> instruction: 0xf8df2638
    11b8:	ldrbtmi	r5, [r9], #1592	; 0x638
    11bc:	andls	r4, r8, #2046820352	; 0x7a000000
    11c0:			; <UNDEFINED> instruction: 0x2630f8df
    11c4:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    11c8:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
    11cc:	mcr	4, 0, r4, cr8, cr10, {3}
    11d0:			; <UNDEFINED> instruction: 0x4698aa10
    11d4:	mcr	6, 0, r4, cr8, cr10, {6}
    11d8:			; <UNDEFINED> instruction: 0xf8df2a90
    11dc:	ldrbtmi	r2, [sl], #-1564	; 0xfffff9e4
    11e0:	bcs	43ca0c <__snprintf_chk@plt+0x43bd4c>
    11e4:	strbmi	r9, [r3, #-2822]	; 0xfffff4fa
    11e8:			; <UNDEFINED> instruction: 0x81a4f340
    11ec:			; <UNDEFINED> instruction: 0x4000f8b9
    11f0:			; <UNDEFINED> instruction: 0xf8992300
    11f4:	blt	191d208 <__snprintf_chk@plt+0x191c548>
    11f8:	adclt	r1, r4, #3968	; 0xf80
    11fc:	movwcc	lr, #4099	; 0x1003
    1200:			; <UNDEFINED> instruction: 0xf0002b3d
    1204:			; <UNDEFINED> instruction: 0xf855818b
    1208:	addsmi	r2, r4, #51	; 0x33
    120c:	bl	1759f0 <__snprintf_chk@plt+0x174d30>
    1210:			; <UNDEFINED> instruction: 0xf10d03c3
    1214:	addcs	r0, r0, #172, 22	; 0x2b000
    1218:			; <UNDEFINED> instruction: 0x46586859
    121c:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1220:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    1224:	andcs	r4, r1, sl, asr r6
    1228:			; <UNDEFINED> instruction: 0xf7ff4479
    122c:	blls	33c684 <__snprintf_chk@plt+0x33b9c4>
    1230:			; <UNDEFINED> instruction: 0xf1bab963
    1234:			; <UNDEFINED> instruction: 0xf0400f00
    1238:	ldreq	r8, [r3, r0, lsl #3]!
    123c:			; <UNDEFINED> instruction: 0xf8dfd009
    1240:	ldrtmi	r1, [sl], -r0, asr #11
    1244:	ldrbtmi	r2, [r9], #-1
    1248:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    124c:	ldrtmi	r4, [r1], #1200	; 0x4b0
    1250:			; <UNDEFINED> instruction: 0xf899e7c8
    1254:	vaddl.u8	<illegal reg q8.5>, d1, d2
    1258:	vsubl.u8	q8, d17, d3
    125c:			; <UNDEFINED> instruction: 0xf0010340
    1260:			; <UNDEFINED> instruction: 0xf5b40101
    1264:	vmax.f32	d7, d16, d17
    1268:	ldm	pc, {r0, r2, r6, r8, pc}^	; <UNPREDICTABLE>
    126c:	msreq	SPSR_fc, #20
    1270:	andseq	r0, r3, #469762048	; 0x1c000000
    1274:			; <UNDEFINED> instruction: 0x01bd01ff
    1278:	cmpeq	r3, r3, asr #2
    127c:	cmpeq	r3, r3, asr #2
    1280:	cmpeq	r3, r3, asr #2
    1284:	cmpeq	r3, r3, asr #2
    1288:	cmpeq	r3, r3, asr #2
    128c:			; <UNDEFINED> instruction: 0x01ac0143
    1290:	cmpeq	r3, r3, asr #2
    1294:	cmpeq	r3, r3, asr #2
    1298:	cmpeq	r3, r3, asr #2
    129c:	cmpeq	r3, r3, asr #2
    12a0:	cmpeq	r3, r3, asr #2
    12a4:	cmpeq	r3, r3, asr #2
    12a8:	orrseq	r0, fp, pc, asr #2
    12ac:	ldreq	r0, [r5], #-1065	; 0xfffffbd7
    12b0:	cmpeq	pc, r1, lsl #8
    12b4:	strteq	r0, [r7], #977	; 0x3d1
    12b8:			; <UNDEFINED> instruction: 0x014f0493
    12bc:			; <UNDEFINED> instruction: 0x03b5014f
    12c0:	ldrteq	r0, [ip], r1, lsr #7
    12c4:	strbteq	r0, [sp], r8, lsr #13
    12c8:			; <UNDEFINED> instruction: 0x06010591
    12cc:	smlaltteq	r0, r3, sp, r5
    12d0:	cmpeq	r3, r3, asr #2
    12d4:	ldreq	r0, [fp, #-1628]!	; 0xfffff9a4
    12d8:	cmpeq	r3, pc, asr #2
    12dc:	cmpeq	pc, r3, lsr r7	; <UNPREDICTABLE>
    12e0:	ldreq	r0, [pc, -r3, asr #2]
    12e4:	cmpeq	r3, r3, ror #14
    12e8:	cmpeq	r3, r3, asr #2
    12ec:	strbeq	r0, [r6, #-323]!	; 0xfffffebd
    12f0:	ldrdeq	r0, [pc, #-113]	; 1287 <__snprintf_chk@plt+0x5c7>
    12f4:	cmpeq	r3, r3, asr #2
    12f8:	cmpeq	r3, r3, asr #2
    12fc:	cmpeq	r3, r3, asr #2
    1300:	cmpeq	r3, r3, asr #2
    1304:	cmpeq	r3, r3, asr #2
    1308:	cmpeq	r3, r3, asr #2
    130c:	ldreq	r0, [ip, #323]!	; 0x143
    1310:	ldreq	r0, [r0, #-1949]	; 0xfffff863
    1314:	cmpeq	r3, r3, asr #2
    1318:	cmpeq	r3, r3, asr #2
    131c:	cmpeq	r3, r3, asr #2
    1320:	cmpeq	r3, r3, asr #2
    1324:	cmpeq	r3, r3, asr #2
    1328:	cmpeq	r3, r3, asr #2
    132c:	cmpeq	r3, r3, asr #2
    1330:	cmpeq	r3, r3, asr #2
    1334:	cmpeq	r3, r3, asr #2
    1338:	cmpeq	r3, r3, asr #2
    133c:	cmpeq	r3, r3, asr #2
    1340:	cmpeq	r3, r3, asr #2
    1344:	cmpeq	r3, r3, asr #2
    1348:	cmpeq	r3, r3, asr #2
    134c:	cmpeq	r3, r3, asr #2
    1350:	cmpeq	r3, r3, asr #2
    1354:	cmpeq	r3, r3, asr #2
    1358:	cmpeq	r3, r3, asr #2
    135c:	cmpeq	r3, r3, asr #2
    1360:	cmpeq	r3, r3, asr #2
    1364:	cmpeq	r3, r3, asr #2
    1368:	cmpeq	r3, r3, asr #2
    136c:	stmdbeq	sp, {r0, r1, r6, r8}^
    1370:	cmpeq	r3, r3, asr #2
    1374:	cmpeq	r3, r3, asr #2
    1378:	cmpeq	r3, r3, asr #2
    137c:	cmpeq	r3, r3, asr #2
    1380:	cmpeq	r3, r3, asr #2
    1384:	cmpeq	r3, r3, asr #2
    1388:	cmpeq	r3, r3, asr #2
    138c:	cmpeq	r3, r3, asr #2
    1390:	cmpeq	r3, r3, asr #2
    1394:	cmpeq	r3, r3, asr #2
    1398:	cmpeq	r3, r3, asr #2
    139c:	cmpeq	r3, r3, asr #2
    13a0:	cmpeq	r3, r3, asr #2
    13a4:	cmpeq	r3, r3, asr #2
    13a8:	cmpeq	r3, r3, asr #2
    13ac:	cmpeq	r3, r3, asr #2
    13b0:	cmpeq	r3, r3, asr #2
    13b4:	cmpeq	r3, r3, asr #2
    13b8:	cmpeq	r3, r3, asr #2
    13bc:	cmpeq	r3, r3, asr #2
    13c0:	cmpeq	r3, r3, asr #2
    13c4:	cmpeq	r3, r3, asr #2
    13c8:	cmpeq	r3, r3, asr #2
    13cc:	cmpeq	r3, r3, asr #2
    13d0:	cmpeq	r3, r3, asr #2
    13d4:	cmpeq	r3, r3, asr #2
    13d8:	cmpeq	r3, r3, asr #2
    13dc:	cmpeq	r3, r3, asr #2
    13e0:	cmpeq	r3, r3, asr #2
    13e4:	cmpeq	r3, r3, asr #2
    13e8:	cmpeq	r3, r3, asr #2
    13ec:	cmpeq	r3, r3, asr #2
    13f0:	cmpeq	r3, r3, asr #2
    13f4:	cmpeq	r3, r3, asr #2
    13f8:	cmpeq	r3, r3, asr #2
    13fc:	cmpeq	r3, r3, asr #2
    1400:	cmpeq	r3, r3, asr #2
    1404:	cmpeq	r3, r3, asr #2
    1408:	cmpeq	r3, r3, asr #2
    140c:	cmpeq	r3, r3, asr #2
    1410:	cmpeq	r3, r3, asr #2
    1414:	cmpeq	r3, r3, asr #2
    1418:	cmpeq	r3, r3, asr #2
    141c:	cmpeq	r3, r3, asr #2
    1420:	cmpeq	r3, r3, asr #2
    1424:	cmpeq	r3, r3, asr #2
    1428:	cmpeq	r3, r3, asr #2
    142c:	cmpeq	r3, r3, asr #2
    1430:	cmpeq	r3, r3, asr #2
    1434:	cmpeq	r3, r3, asr #2
    1438:	cmpeq	r3, r3, asr #2
    143c:	cmpeq	r3, r3, asr #2
    1440:	cmpeq	r3, r3, asr #2
    1444:	cmpeq	r3, r3, asr #2
    1448:	cmpeq	r3, r3, asr #2
    144c:	cmpeq	r3, r3, asr #2
    1450:	cmpeq	r3, r3, asr #2
    1454:	cmpeq	r3, r3, asr #2
    1458:	cmpeq	r3, r3, asr #2
    145c:	cmpeq	r3, r3, asr #2
    1460:	cmpeq	r3, r3, asr #2
    1464:	cmpeq	r3, r3, asr #2
    1468:	cmpeq	r3, r3, asr #2
    146c:	cmpeq	pc, r3, asr #2
    1470:	ldmdbeq	r3!, {r1, r3, r4, r5, r8, fp}^
    1474:	stmibeq	r7, {r0, r1, r3, r4, r5, r6, r8, sl}
    1478:	stmdbeq	r0!, {r0, r4, r6, r7, r8, sl}^
    147c:	stmdaeq	sp!, {r0, r2, r5, r8, sl}^
    1480:	stmdaeq	pc, {r0, r1, r2, r3, r6, r8}^	; <UNPREDICTABLE>
    1484:	ldrbeq	r0, [r0, #-2192]	; 0xfffff770
    1488:	streq	r0, [r6, #2283]!	; 0x8eb
    148c:	cmpeq	pc, r3, asr #2
    1490:	cmpeq	r3, r3, asr #2
    1494:	cmpeq	r3, pc, asr #2
    1498:	cmpeq	r3, r3, asr #2
    149c:	cmpeq	r3, r3, asr #2
    14a0:	cmpeq	r3, r3, asr #2
    14a4:	cmpeq	r3, r3, asr #2
    14a8:	cmpeq	r3, r3, asr #2
    14ac:	ldrbteq	r0, [sl], #323	; 0x143
    14b0:	cmpeq	r3, r3, asr #2
    14b4:	cmpeq	r3, r3, asr #2
    14b8:	cmpeq	r3, r3, asr #2
    14bc:	cmpeq	r3, r3, asr #2
    14c0:	cmpeq	r3, r3, asr #2
    14c4:	cmpeq	r3, r3, asr #2
    14c8:	cmpeq	r3, r3, asr #2
    14cc:	cmpeq	r3, r3, asr #2
    14d0:	cmpeq	r3, r3, asr #2
    14d4:	cmpeq	r3, r3, asr #2
    14d8:	cmpeq	r3, r3, asr #2
    14dc:	cmpeq	r3, r3, asr #2
    14e0:	cmpeq	r3, r3, asr #2
    14e4:	cmpeq	r3, r3, asr #2
    14e8:	cmpeq	r3, r3, asr #2
    14ec:	cmpeq	r3, r3, asr #2
    14f0:	strbteq	r0, [r4], #323	; 0x143
    14f4:	smlabtls	r0, r3, r8, r4
    14f8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    14fc:	bl	18bf500 <__snprintf_chk@plt+0x18be840>
    1500:	ldrtmi	r2, [r1], -r1, lsl #4
    1504:			; <UNDEFINED> instruction: 0xf7ff4648
    1508:	ldr	lr, [pc], r4, asr #23
    150c:	strne	lr, [r0], #-2509	; 0xfffff633
    1510:	ldmibmi	sp!, {r0, sp}
    1514:			; <UNDEFINED> instruction: 0xf7ff4479
    1518:			; <UNDEFINED> instruction: 0xe697eb9e
    151c:			; <UNDEFINED> instruction: 0xf10d9b08
    1520:	andcs	r0, r1, #172, 22	; 0x2b000
    1524:	ldrbmi	r2, [r8], -r0, asr #2
    1528:	movwls	r9, #1025	; 0x401
    152c:			; <UNDEFINED> instruction: 0xf7ff2380
    1530:	ldrbt	lr, [r5], -r8, asr #23
    1534:	bge	43cd9c <__snprintf_chk@plt+0x43c0dc>
    1538:	andcs	lr, r1, #244, 8	; 0xf4000000
    153c:			; <UNDEFINED> instruction: 0x46484631
    1540:	bl	14bf544 <__snprintf_chk@plt+0x14be884>
    1544:	submi	lr, r0, #136314880	; 0x8200000
    1548:	bl	fe43f54c <__snprintf_chk@plt+0xfe43e88c>
    154c:	stmiami	pc!, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    1550:			; <UNDEFINED> instruction: 0xf7ff4478
    1554:	andcs	lr, r0, r8, lsr fp
    1558:	bl	fe0bf55c <__snprintf_chk@plt+0xfe0be89c>
    155c:	ldr	r4, [pc, #1541]!	; 1b69 <__snprintf_chk@plt+0xea9>
    1560:	ldrbtmi	r4, [sl], #-2731	; 0xfffff555
    1564:	stmdbge	fp!, {r1, r3, r4, r9, sl, sp, lr, pc}
    1568:	blx	143d574 <__snprintf_chk@plt+0x143c8b4>
    156c:	ldrbtmi	r4, [r9], #-2473	; 0xfffff657
    1570:	andcs	r4, r1, r2, lsl #12
    1574:	bl	1bbf578 <__snprintf_chk@plt+0x1bbe8b8>
    1578:	stmiami	r7!, {r0, r3, r9, sl, sp, lr, pc}
    157c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    1580:	bl	83f584 <__snprintf_chk@plt+0x83e8c4>
    1584:	stmiami	r5!, {r1, r2, r3, r6, r7, sl, sp, lr, pc}
    1588:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
    158c:	bl	9bf590 <__snprintf_chk@plt+0x9be8d0>
    1590:	stmiami	r3!, {r6, sl, sp, lr, pc}
    1594:			; <UNDEFINED> instruction: 0x463e4631
    1598:			; <UNDEFINED> instruction: 0xf7ff4478
    159c:	strb	lr, [r8, #2836]!	; 0xb14
    15a0:	bl	2bf5a4 <__snprintf_chk@plt+0x2be8e4>
    15a4:	ldrcs	r9, [lr], #-256	; 0xffffff00
    15a8:	mulcs	r1, lr, r9
    15ac:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    15b0:	bl	143f5b4 <__snprintf_chk@plt+0x143e8f4>
    15b4:	stcle	14, cr2, [r8], #-28	; 0xffffffe4
    15b8:			; <UNDEFINED> instruction: 0x463a499b
    15bc:	ldrbtmi	r2, [r9], #-1
    15c0:	bl	123f5c4 <__snprintf_chk@plt+0x123e904>
    15c4:	tstls	r0, r2, asr #12
    15c8:	ldmibmi	r8, {r4, sl, sp}
    15cc:	strls	r2, [r1], #-1
    15d0:			; <UNDEFINED> instruction: 0xf7ff4479
    15d4:	vmlscs.f64	d14, d11, d0
    15d8:	ldmibmi	r5, {r0, r2, r5, sl, fp, ip, lr, pc}
    15dc:	andcs	r4, r1, sl, lsr r6
    15e0:			; <UNDEFINED> instruction: 0xf7ff4479
    15e4:			; <UNDEFINED> instruction: 0xe631eb38
    15e8:	strcs	r9, [r4], #-256	; 0xffffff00
    15ec:	mulcs	r1, r1, r9
    15f0:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    15f4:	bl	bbf5f8 <__snprintf_chk@plt+0xbbe938>
    15f8:	stcle	14, cr2, [r5], #-28	; 0xffffffe4
    15fc:	ldrtmi	r4, [sl], -lr, lsl #19
    1600:	ldrbtmi	r2, [r9], #-1
    1604:	bl	9bf608 <__snprintf_chk@plt+0x9be948>
    1608:			; <UNDEFINED> instruction: 0xf899e620
    160c:	andcs	r2, r1, r4
    1610:	b	93c40 <__snprintf_chk@plt+0x92f80>
    1614:	movwls	r0, #768	; 0x300
    1618:	vmvn.i32	q10, #11075584	; 0x00a90000
    161c:	ldmibeq	r2, {r6, r8, r9}^
    1620:	bl	63f624 <__snprintf_chk@plt+0x63e964>
    1624:			; <UNDEFINED> instruction: 0xf8b9e612
    1628:	andcs	r3, r1, r8
    162c:	mulne	sl, r9, r8
    1630:	ldrdcs	pc, [r4], -r9
    1634:	andmi	fp, r1, fp, asr sl
    1638:	stmibmi	r1, {r8, ip, pc}
    163c:	blt	4ae0b0 <__snprintf_chk@plt+0x4ad3f0>
    1640:			; <UNDEFINED> instruction: 0xf7ff4479
    1644:	str	lr, [r1], -r8, lsl #22
    1648:	andcs	r4, r1, lr, ror r9
    164c:	mulcs	r4, r9, r8
    1650:	b	9283c <__snprintf_chk@plt+0x91b7c>
    1654:	movwls	r0, #4864	; 0x1300
    1658:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    165c:	vsubw.u8	<illegal reg q12.5>, q1, d0
    1660:	vsubw.u8	q8, q9, d0
    1664:			; <UNDEFINED> instruction: 0xf7ff02c0
    1668:	strb	lr, [pc, #2806]!	; 2166 <__snprintf_chk@plt+0x14a6>
    166c:	strcs	r9, [r3], #-256	; 0xffffff00
    1670:	andcs	r4, r1, r5, ror r9
    1674:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1678:	b	ffb3f67c <__snprintf_chk@plt+0xffb3e9bc>
    167c:	ldclle	14, cr2, [r8, #-28]	; 0xffffffe4
    1680:	mulcs	r4, r9, r8
    1684:	bcs	143bd4 <__snprintf_chk@plt+0x142f14>
    1688:	ldm	pc, {r1, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    168c:	svccc	0x0042f002
    1690:	ldrtne	r4, [r9], #-1340	; 0xfffffac4
    1694:	strcs	r9, [r2], #-256	; 0xffffff00
    1698:	andcs	r4, r1, ip, ror #18
    169c:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    16a0:	b	ff63f6a4 <__snprintf_chk@plt+0xff63e9e4>
    16a4:	ldcle	14, cr2, [pc], {7}
    16a8:	ldrtmi	r4, [sl], -r9, ror #18
    16ac:	ldrbtmi	r2, [r9], #-1
    16b0:	b	ff43f6b4 <__snprintf_chk@plt+0xff43e9f4>
    16b4:	bmi	19fade4 <__snprintf_chk@plt+0x19fa124>
    16b8:	stmdbmi	r7!, {r1, r3, r4, r5, r6, sl, lr}^
    16bc:	ldrbtmi	r2, [r9], #-1
    16c0:	b	ff23f6c4 <__snprintf_chk@plt+0xff23ea04>
    16c4:	mulcs	r4, r9, r8
    16c8:	andcs	r4, r1, r4, ror #18
    16cc:	movweq	lr, #2562	; 0xa02
    16d0:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    16d4:	orreq	pc, r0, #134217731	; 0x8000003
    16d8:	vsubw.u8	<illegal reg q12.5>, q1, d0
    16dc:			; <UNDEFINED> instruction: 0xf3c203c0
    16e0:			; <UNDEFINED> instruction: 0xf7ff1200
    16e4:	ldr	lr, [r1, #2744]!	; 0xab8
    16e8:	mulcs	r4, r9, r8
    16ec:	ldmdbmi	ip, {r0, sp}^
    16f0:	movweq	lr, #2562	; 0xa02
    16f4:	subeq	pc, r0, #134217731	; 0x8000003
    16f8:			; <UNDEFINED> instruction: 0xf7ff4479
    16fc:	str	lr, [r5, #2732]!	; 0xaac
    1700:	ldrbtmi	r4, [sl], #-2648	; 0xfffff5a8
    1704:	bmi	163b670 <__snprintf_chk@plt+0x163a9b0>
    1708:			; <UNDEFINED> instruction: 0xe7d6447a
    170c:	ldrbtmi	r4, [sl], #-2647	; 0xfffff5a9
    1710:	bmi	15fb664 <__snprintf_chk@plt+0x15fa9a4>
    1714:			; <UNDEFINED> instruction: 0xe7d0447a
    1718:	svcmi	0x0056ac4b
    171c:	andls	r2, r1, #128, 6
    1720:	andcs	r4, r1, #2130706432	; 0x7f000000
    1724:	ldrmi	r4, [r9], -r0, lsr #12
    1728:			; <UNDEFINED> instruction: 0xf7ff9700
    172c:	strtmi	lr, [r2], -sl, asr #21
    1730:	ldmdbmi	r1, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    1734:	andcs	r4, r1, sl, lsr r6
    1738:			; <UNDEFINED> instruction: 0xf7ff4479
    173c:	str	lr, [r5, #2700]	; 0xa8c
    1740:	andeq	r4, r1, r0, lsr #6
    1744:	andeq	r4, r1, r4, ror #4
    1748:	ldrdeq	r1, [r0], -sl
    174c:	andeq	r0, r0, r8, lsl #1
    1750:	andeq	r4, r1, ip, lsr r2
    1754:	andeq	r0, r0, r0, lsr #1
    1758:			; <UNDEFINED> instruction: 0x000022b8
    175c:	andeq	r2, r0, sl, ror r2
    1760:	ldrdeq	r1, [r0], -r2
    1764:	andeq	r4, r1, ip, lsr r1
    1768:	andeq	r2, r0, r2, asr r2
    176c:	muleq	r0, r8, sp
    1770:	andeq	r0, r0, ip, lsl #1
    1774:	andeq	r4, r1, ip, lsl r3
    1778:	andeq	r2, r0, r6, ror #2
    177c:	andeq	r1, r0, r2, ror ip
    1780:	andeq	r2, r0, sl, asr r1
    1784:	andeq	r2, r0, lr, ror r1
    1788:	andeq	r2, r0, ip, lsl #3
    178c:	ldrdeq	r2, [r0], -r8
    1790:	andeq	r2, r0, r0, ror #3
    1794:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1798:	andeq	r2, r0, ip, lsl r2
    179c:	strdeq	r2, [r0], -ip
    17a0:	andeq	r3, r1, r6, lsr #24
    17a4:	andeq	r2, r0, r0, lsl #2
    17a8:	andeq	r2, r0, sl, ror #1
    17ac:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    17b0:	ldrdeq	r2, [r0], -r0
    17b4:	andeq	r1, r0, r2, asr #22
    17b8:	andeq	r2, r0, r2, lsl #26
    17bc:	andeq	r2, r0, lr, lsl #27
    17c0:	strdeq	r2, [r0], -r0
    17c4:	strdeq	r2, [r0], -r4
    17c8:	strdeq	r2, [r0], -sl
    17cc:	andeq	r2, r0, lr, asr #1
    17d0:	muleq	r0, sl, ip
    17d4:			; <UNDEFINED> instruction: 0x00002cb0
    17d8:	andeq	r4, r1, sl, lsl #1
    17dc:	andeq	r2, r0, r8, asr #2
    17e0:	andeq	r2, r0, lr, ror #2
    17e4:	andeq	r2, r0, r4, asr r1
    17e8:	andeq	r4, r1, r6, asr #32
    17ec:	strdeq	r1, [r0], -r0
    17f0:	andeq	r3, r1, r2, lsr #21
    17f4:	andeq	r2, r0, r4, lsr #23
    17f8:	andeq	r2, r0, r2, lsr #20
    17fc:	andeq	r2, r0, r4, ror #1
    1800:	ldrdeq	r2, [r0], -r6
    1804:	andeq	r2, r0, r2, lsl #17
    1808:	andeq	r1, r0, r0, asr #28
    180c:	andeq	r2, r0, r8, lsl r9
    1810:	andeq	r1, r0, r2, asr r5
    1814:	andeq	r1, r0, r6, ror sp
    1818:	andeq	r1, r0, r2, lsr sp
    181c:	ldrdeq	r1, [r0], -r6
    1820:	ldrdeq	r1, [r0], -ip
    1824:	andeq	r1, r0, r6, lsr #27
    1828:	andeq	r1, r0, sl, lsr #28
    182c:	andeq	r1, r0, r4, lsl #27
    1830:	andeq	r1, r0, r8, lsl #28
    1834:	andeq	r1, r0, r2, ror #26
    1838:	andeq	r1, r0, r6, ror #27
    183c:	andeq	r1, r0, r4, lsl pc
    1840:			; <UNDEFINED> instruction: 0x00001eb4
    1844:	andeq	r1, r0, r8, ror lr
    1848:	ldrdeq	r1, [r0], -lr
    184c:			; <UNDEFINED> instruction: 0x00001cb6
    1850:	andeq	r1, r0, sl, lsr sp
    1854:	andeq	r1, r0, r8, ror #9
    1858:			; <UNDEFINED> instruction: 0x00001db2
    185c:			; <UNDEFINED> instruction: 0x00001dbe
    1860:	andeq	r1, r0, ip, asr sp
    1864:	andeq	r1, r0, sl, ror #8
    1868:	andeq	r1, r0, r8, asr r4
    186c:			; <UNDEFINED> instruction: 0x000014b6
    1870:	andeq	r1, r0, ip, lsr r4
    1874:	strdeq	r1, [r0], -r0
    1878:			; <UNDEFINED> instruction: 0x00001cb0
    187c:	stmib	sp, {r0, sl, sp}^
    1880:			; <UNDEFINED> instruction: 0xf8df1400
    1884:	strtmi	r1, [r0], -r0, lsl #28
    1888:			; <UNDEFINED> instruction: 0xf7ff4479
    188c:	vmlscs.f16	s28, s15, s9	; <UNPREDICTABLE>
    1890:			; <UNDEFINED> instruction: 0xf8d9dd4e
    1894:	blt	68d8ac <__snprintf_chk@plt+0x68cbec>
    1898:	ldmdale	sp!, {r3, r9, fp, sp}
    189c:	blcs	1c91f0 <__snprintf_chk@plt+0x1c8530>
    18a0:	eorhi	pc, r4, r1, lsl #4
    18a4:			; <UNDEFINED> instruction: 0xf003e8df
    18a8:	cfldrscs	mvf3, [r0], #-16
    18ac:	cfstrsne	mvf2, [r0], #-160	; 0xffffff60
    18b0:	ldclcs	8, cr15, [r4, #892]	; 0x37c
    18b4:			; <UNDEFINED> instruction: 0xf8df447a
    18b8:	ldrdcs	r1, [r1], -r4
    18bc:			; <UNDEFINED> instruction: 0xf7ff4479
    18c0:	vmlscs.f16	s28, s17, s20	; <UNPREDICTABLE>
    18c4:			; <UNDEFINED> instruction: 0xf899d030
    18c8:	andcs	r2, r1, r8
    18cc:	stclne	8, cr15, [r0, #892]	; 0x37c
    18d0:	movweq	lr, #2562	; 0xa02
    18d4:	subeq	pc, r0, #134217731	; 0x8000003
    18d8:			; <UNDEFINED> instruction: 0xf7ff4479
    18dc:	ldrt	lr, [r5], #2492	; 0x9bc
    18e0:	ldccs	8, cr15, [r0, #892]!	; 0x37c
    18e4:			; <UNDEFINED> instruction: 0xe7e6447a
    18e8:	stccs	8, cr15, [ip, #892]!	; 0x37c
    18ec:			; <UNDEFINED> instruction: 0xe7e2447a
    18f0:	stccs	8, cr15, [r8, #892]!	; 0x37c
    18f4:			; <UNDEFINED> instruction: 0xe7de447a
    18f8:	stccs	8, cr15, [r4, #892]!	; 0x37c
    18fc:			; <UNDEFINED> instruction: 0xe7da447a
    1900:	stccs	8, cr15, [r0, #892]!	; 0x37c
    1904:			; <UNDEFINED> instruction: 0xe7d6447a
    1908:	ldccs	8, cr15, [ip, #892]	; 0x37c
    190c:			; <UNDEFINED> instruction: 0xe7d2447a
    1910:	ldccs	8, cr15, [r8, #892]	; 0x37c
    1914:			; <UNDEFINED> instruction: 0xe7ce447a
    1918:	mvnsvc	pc, #82837504	; 0x4f00000
    191c:	teqle	r9, sl	; <illegal shifter operand>
    1920:	stccs	8, cr15, [ip, #892]	; 0x37c
    1924:			; <UNDEFINED> instruction: 0xe7c6447a
    1928:			; <UNDEFINED> instruction: 0xf7ff200a
    192c:	str	lr, [sp], #2446	; 0x98e
    1930:	stcne	8, cr15, [r0, #892]	; 0x37c
    1934:			; <UNDEFINED> instruction: 0x4620463a
    1938:			; <UNDEFINED> instruction: 0xf7ff4479
    193c:	str	lr, [r5], #2444	; 0x98c
    1940:	strcs	r9, [r0], #-256	; 0xffffff00
    1944:	ldclne	8, cr15, [r0, #-892]!	; 0xfffffc84
    1948:	strls	r2, [r1], #-1
    194c:	blvc	fe5bed88 <__snprintf_chk@plt+0xfe5be0c8>
    1950:			; <UNDEFINED> instruction: 0xf8df4479
    1954:			; <UNDEFINED> instruction: 0xf7ff7d68
    1958:			; <UNDEFINED> instruction: 0xf8dfe97e
    195c:			; <UNDEFINED> instruction: 0xf1090d64
    1960:	ldrbtmi	r0, [pc], #-1028	; 1968 <__snprintf_chk@plt+0xca8>
    1964:			; <UNDEFINED> instruction: 0xf7ff4478
    1968:	and	lr, lr, r2, asr r9
    196c:	ldrbmi	r8, [r9], -r0, lsr #16
    1970:	blt	100e988 <__snprintf_chk@plt+0x100dcc8>
    1974:			; <UNDEFINED> instruction: 0xf001b280
    1978:			; <UNDEFINED> instruction: 0xf814f849
    197c:	ldrtmi	r3, [r9], -r2, lsl #24
    1980:	andcs	r4, r1, r2, lsl #12
    1984:			; <UNDEFINED> instruction: 0xf7ff4003
    1988:	bl	fe93bf28 <__snprintf_chk@plt+0xfe93b268>
    198c:	addsmi	r0, lr, #603979776	; 0x24000000
    1990:	ldrb	sp, [fp], #-3308	; 0xfffff314
    1994:	strtmi	r9, [r2], -r1, lsl #4
    1998:	stcne	8, cr15, [r8, #-892]!	; 0xfffffc84
    199c:	orrcs	sl, r0, #19200	; 0x4b00
    19a0:			; <UNDEFINED> instruction: 0x46204479
    19a4:	ldrmi	r9, [r9], -r0, lsl #2
    19a8:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19ac:	str	r4, [r2, r2, lsr #12]
    19b0:	strtcs	r9, [r9], #-256	; 0xffffff00
    19b4:	ldcne	8, cr15, [r0, #-892]	; 0xfffffc84
    19b8:	strls	r2, [r1], #-1
    19bc:			; <UNDEFINED> instruction: 0xf7ff4479
    19c0:	vmlscs.f16	s28, s14, s20	; <UNPREDICTABLE>
    19c4:	msrhi	SP_abt, r0
    19c8:	stcne	8, cr15, [r0, #-892]	; 0xfffffc84
    19cc:	andcs	r4, r1, sl, lsr r6
    19d0:			; <UNDEFINED> instruction: 0xf7ff4479
    19d4:	ldrt	lr, [r9], #-2368	; 0xfffff6c0
    19d8:	strtcs	r9, [r8], #-256	; 0xffffff00
    19dc:	ldclne	8, cr15, [r0], #892	; 0x37c
    19e0:	strls	r2, [r1], #-1
    19e4:			; <UNDEFINED> instruction: 0xf7ff4479
    19e8:			; <UNDEFINED> instruction: 0x2e04e936
    19ec:	cfstrsge	mvf15, [lr], #-252	; 0xffffff04
    19f0:	mulcs	r4, r9, r8
    19f4:			; <UNDEFINED> instruction: 0xf8df2001
    19f8:	b	88d70 <__snprintf_chk@plt+0x880b0>
    19fc:	movwls	r0, #768	; 0x300
    1a00:	vmvn.i32	q10, #11075584	; 0x00a90000
    1a04:			; <UNDEFINED> instruction: 0xf3c20340
    1a08:			; <UNDEFINED> instruction: 0xf7ff0280
    1a0c:	ldr	lr, [sp], #-2340	; 0xfffff6dc
    1a10:	strtcs	r9, [r3], #-256	; 0xffffff00
    1a14:	stclne	8, cr15, [r0], {223}	; 0xdf
    1a18:	strls	r2, [r1], #-1
    1a1c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a20:			; <UNDEFINED> instruction: 0x2e04e91a
    1a24:	cfldrsge	mvf15, [r2], {63}	; 0x3f
    1a28:	mulcc	r5, r9, r9
    1a2c:			; <UNDEFINED> instruction: 0xf8992001
    1a30:			; <UNDEFINED> instruction: 0xf8df2004
    1a34:	svceq	0x00db1ca8
    1a38:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    1a3c:	movweq	lr, #2562	; 0xa02
    1a40:	vsubw.u8	<illegal reg q12.5>, q1, d1
    1a44:	movwls	r0, #832	; 0x340
    1a48:	orreq	pc, r0, #134217731	; 0x8000003
    1a4c:	sbceq	pc, r0, #134217731	; 0x8000003
    1a50:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a54:			; <UNDEFINED> instruction: 0xf77f2e08
    1a58:			; <UNDEFINED> instruction: 0xf899abf9
    1a5c:	andcs	r2, r1, r8
    1a60:	ldclne	8, cr15, [ip], #-892	; 0xfffffc84
    1a64:	ldrbtmi	r4, [r9], #-2
    1a68:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a6c:	bllt	ffbbfa70 <__snprintf_chk@plt+0xffbbedb0>
    1a70:	strtcs	r9, [r1], #-256	; 0xffffff00
    1a74:	stclne	8, cr15, [ip], #-892	; 0xfffffc84
    1a78:	strls	r2, [r1], #-1
    1a7c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a80:	cdpcs	8, 0, cr14, cr7, cr10, {7}
    1a84:			; <UNDEFINED> instruction: 0xf8dfdc3a
    1a88:	ldrtmi	r1, [sl], -r0, ror #24
    1a8c:	ldrbtmi	r2, [r9], #-1
    1a90:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a94:	bllt	ff6bfa98 <__snprintf_chk@plt+0xff6bedd8>
    1a98:	strtcs	r9, [r0], #-256	; 0xffffff00
    1a9c:	mcrrne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    1aa0:	strls	r2, [r1], #-1
    1aa4:			; <UNDEFINED> instruction: 0xf7ff4479
    1aa8:	mcrcs	8, 0, lr, cr15, cr6, {6}
    1aac:			; <UNDEFINED> instruction: 0xf8dfdc5b
    1ab0:	ldrtmi	r1, [sl], -r0, asr #24
    1ab4:	ldrbtmi	r2, [r9], #-1
    1ab8:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1abc:	bllt	ff1bfac0 <__snprintf_chk@plt+0xff1bee00>
    1ac0:	ldrcs	r9, [pc], #-256	; 1ac8 <__snprintf_chk@plt+0xe08>
    1ac4:	stcne	8, cr15, [ip], #-892	; 0xfffffc84
    1ac8:	strls	r2, [r1], #-1
    1acc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ad0:	cdpcs	8, 0, cr14, cr7, cr2, {6}
    1ad4:	blge	feebf8d8 <__snprintf_chk@plt+0xfeebec18>
    1ad8:	mulcc	r6, r9, r8
    1adc:			; <UNDEFINED> instruction: 0xf8992001
    1ae0:	b	c9af8 <__snprintf_chk@plt+0xc8e38>
    1ae4:	mrsls	r0, (UNDEF: 16)
    1ae8:	stcne	8, cr15, [ip], {223}	; 0xdf
    1aec:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    1af0:	ldrbtmi	r4, [r9], #-2
    1af4:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1af8:	bllt	fea3fafc <__snprintf_chk@plt+0xfea3ee3c>
    1afc:			; <UNDEFINED> instruction: 0x2004f8b9
    1b00:			; <UNDEFINED> instruction: 0xf8992001
    1b04:	strbmi	r3, [ip], -r6
    1b08:	blne	ffc3fe8c <__snprintf_chk@plt+0xffc3f1cc>
    1b0c:	b	f045c <__snprintf_chk@plt+0xef79c>
    1b10:	strls	r0, [r1, -r0, lsl #14]
    1b14:	vmvn.i32	q10, #12124160	; 0x00b90000
    1b18:	addslt	r0, r2, #64, 14	; 0x1000000
    1b1c:	orreq	pc, r0, #201326595	; 0xc000003
    1b20:			; <UNDEFINED> instruction: 0xf64f9700
    1b24:			; <UNDEFINED> instruction: 0xf7ff7bf9
    1b28:			; <UNDEFINED> instruction: 0xf814e896
    1b2c:			; <UNDEFINED> instruction: 0xf8df7f07
    1b30:	ldrdcs	r1, [r1], -r0
    1b34:	blvc	fffff678 <__snprintf_chk@plt+0xffffe9b8>
    1b38:			; <UNDEFINED> instruction: 0x463a4479
    1b3c:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b40:	blne	ff03fec4 <__snprintf_chk@plt+0xff03f204>
    1b44:	bleq	27c9f8 <__snprintf_chk@plt+0x27bd38>
    1b48:	and	r4, r6, r9, ror r4
    1b4c:	svccs	0x0001f814
    1b50:	tstls	r9, r1
    1b54:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b58:	bl	2e7f84 <__snprintf_chk@plt+0x2e72c4>
    1b5c:	addsmi	r0, pc, #4, 6	; 0x10000000
    1b60:			; <UNDEFINED> instruction: 0xf7ffdcf4
    1b64:			; <UNDEFINED> instruction: 0xf8b9bb73
    1b68:	andcs	r1, r1, ip
    1b6c:	mulmi	lr, r9, r8
    1b70:			; <UNDEFINED> instruction: 0xf8d9ba49
    1b74:			; <UNDEFINED> instruction: 0xf8d92004
    1b78:	andmi	r3, r4, r8
    1b7c:	smlabbls	r0, r9, r2, fp
    1b80:	blne	fe13ff04 <__snprintf_chk@plt+0xfe13f244>
    1b84:	blt	6f03d4 <__snprintf_chk@plt+0x6ef714>
    1b88:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1b8c:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b90:	bllt	173fb94 <__snprintf_chk@plt+0x173eed4>
    1b94:	strtcs	r9, [r5], #-256	; 0xffffff00
    1b98:	blne	1c3ff1c <__snprintf_chk@plt+0x1c3f25c>
    1b9c:	strls	r2, [r1], #-1
    1ba0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ba4:	mcrcs	8, 0, lr, cr11, cr8, {2}
    1ba8:			; <UNDEFINED> instruction: 0xf8dfdc1f
    1bac:	ldrtmi	r1, [sl], -r4, ror #22
    1bb0:	ldrbtmi	r2, [r9], #-1
    1bb4:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bb8:	bllt	123fbbc <__snprintf_chk@plt+0x123eefc>
    1bbc:	strtcs	r9, [r4], #-256	; 0xffffff00
    1bc0:	blne	143ff44 <__snprintf_chk@plt+0x143f284>
    1bc4:	strls	r2, [r1], #-1
    1bc8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bcc:	cdpcs	8, 0, cr14, cr4, cr4, {2}
    1bd0:	blge	f3ecd4 <__snprintf_chk@plt+0xf3e014>
    1bd4:	mulcs	r4, r9, r9
    1bd8:			; <UNDEFINED> instruction: 0xf8df2001
    1bdc:	svceq	0x00d21b3c
    1be0:			; <UNDEFINED> instruction: 0xf7ff4479
    1be4:			; <UNDEFINED> instruction: 0xf7ffe838
    1be8:			; <UNDEFINED> instruction: 0xf8b9bb31
    1bec:	andcs	r2, r1, r4
    1bf0:			; <UNDEFINED> instruction: 0x3008f8b9
    1bf4:	mulmi	sl, r9, r8
    1bf8:			; <UNDEFINED> instruction: 0xf8dfba52
    1bfc:	blt	16c8884 <__snprintf_chk@plt+0x16c7bc4>
    1c00:	addslt	r4, r2, #4
    1c04:	addslt	r4, fp, #2030043136	; 0x79000000
    1c08:			; <UNDEFINED> instruction: 0xf7ff9400
    1c0c:			; <UNDEFINED> instruction: 0xf7ffe824
    1c10:			; <UNDEFINED> instruction: 0xf8b9bb1d
    1c14:	andcs	r4, r1, r6
    1c18:	mulcs	r4, r9, r8
    1c1c:	blne	3ffa0 <__snprintf_chk@plt+0x3f2e0>
    1c20:			; <UNDEFINED> instruction: 0xf899ba64
    1c24:	andmi	r3, r2, r5
    1c28:	ldrbtmi	fp, [r9], #-676	; 0xfffffd5c
    1c2c:			; <UNDEFINED> instruction: 0xf7ff9400
    1c30:			; <UNDEFINED> instruction: 0xf7ffe812
    1c34:	tstls	r0, fp, lsl #22
    1c38:	strtvc	pc, [r1], #1103	; 0x44f
    1c3c:	bne	ff93ffc0 <__snprintf_chk@plt+0xff93f300>
    1c40:	strls	r2, [r1], #-1
    1c44:			; <UNDEFINED> instruction: 0xf7ff4479
    1c48:	cdpcs	8, 0, cr14, cr7, cr6, {0}
    1c4c:	bicshi	pc, r1, #0, 6
    1c50:	bne	ff53ffd4 <__snprintf_chk@plt+0xff53f314>
    1c54:	andcs	r4, r1, sl, lsr r6
    1c58:			; <UNDEFINED> instruction: 0xf7fe4479
    1c5c:			; <UNDEFINED> instruction: 0xf7ffeffc
    1c60:	strdls	fp, [r0, -r5]
    1c64:	ldrvc	pc, [r0], #1103	; 0x44f
    1c68:	bne	ff03ffec <__snprintf_chk@plt+0xff03f32c>
    1c6c:	strls	r2, [r1], #-1
    1c70:			; <UNDEFINED> instruction: 0xf7fe4479
    1c74:	mcrcs	15, 0, lr, cr7, cr0, {7}
    1c78:	adchi	pc, sl, #0, 6
    1c7c:	bne	fec40000 <__snprintf_chk@plt+0xfec3f340>
    1c80:	andcs	r4, r1, sl, lsr r6
    1c84:			; <UNDEFINED> instruction: 0xf7fe4479
    1c88:			; <UNDEFINED> instruction: 0xf7ffefe6
    1c8c:	ldrdls	fp, [r0, -pc]
    1c90:			; <UNDEFINED> instruction: 0xf8df2452
    1c94:	andcs	r1, r1, r0, lsr #21
    1c98:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1c9c:	svc	0x00daf7fe
    1ca0:	vcge.f32	d2, d0, d7
    1ca4:			; <UNDEFINED> instruction: 0xf8df84cd
    1ca8:			; <UNDEFINED> instruction: 0x463a1a90
    1cac:	ldrbtmi	r2, [r9], #-1
    1cb0:	svc	0x00d0f7fe
    1cb4:	blt	ff2bfcb8 <__snprintf_chk@plt+0xff2beff8>
    1cb8:	vrhadd.s8	d25, d0, d0
    1cbc:			; <UNDEFINED> instruction: 0xf8df1407
    1cc0:	andcs	r1, r1, ip, ror sl
    1cc4:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1cc8:	svc	0x00c4f7fe
    1ccc:	vcge.f32	d2, d0, d7
    1cd0:			; <UNDEFINED> instruction: 0xf8df813e
    1cd4:	ldrtmi	r1, [sl], -ip, ror #20
    1cd8:	ldrbtmi	r2, [r9], #-1
    1cdc:	svc	0x00baf7fe
    1ce0:	blt	fed3fce4 <__snprintf_chk@plt+0xfed3f024>
    1ce4:	ldrtcs	r9, [r4], #-256	; 0xffffff00
    1ce8:	bne	164006c <__snprintf_chk@plt+0x163f3ac>
    1cec:	strls	r2, [r1], #-1
    1cf0:			; <UNDEFINED> instruction: 0xf7fe4479
    1cf4:	mcrcs	15, 0, lr, cr7, cr0, {5}
    1cf8:	cmphi	lr, #0, 6	; <UNPREDICTABLE>
    1cfc:	bne	1240080 <__snprintf_chk@plt+0x123f3c0>
    1d00:	andcs	r4, r1, sl, lsr r6
    1d04:			; <UNDEFINED> instruction: 0xf7fe4479
    1d08:			; <UNDEFINED> instruction: 0xf7ffefa6
    1d0c:			; <UNDEFINED> instruction: 0x9100ba9f
    1d10:	strvc	pc, [r6], #1103	; 0x44f
    1d14:	bne	d40098 <__snprintf_chk@plt+0xd3f3d8>
    1d18:	strls	r2, [r1], #-1
    1d1c:			; <UNDEFINED> instruction: 0xf7fe4479
    1d20:	mrccs	15, 0, lr, cr3, cr10, {4}
    1d24:	andshi	pc, sl, #0, 6
    1d28:	bne	9400ac <__snprintf_chk@plt+0x93f3ec>
    1d2c:	andcs	r4, r1, sl, lsr r6
    1d30:			; <UNDEFINED> instruction: 0xf7fe4479
    1d34:			; <UNDEFINED> instruction: 0xf7ffef90
    1d38:	smlabbls	r0, r9, sl, fp
    1d3c:			; <UNDEFINED> instruction: 0xf8df2440
    1d40:	andcs	r1, r1, r4, lsl sl
    1d44:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1d48:	svc	0x0084f7fe
    1d4c:	vacge.f32	d2, d0, d15
    1d50:			; <UNDEFINED> instruction: 0xf8df8435
    1d54:	ldrtmi	r1, [sl], -r4, lsl #20
    1d58:	ldrbtmi	r2, [r9], #-1
    1d5c:	svc	0x007af7fe
    1d60:	blt	1d3fd64 <__snprintf_chk@plt+0x1d3f0a4>
    1d64:	vrhadd.s8	d25, d0, d0
    1d68:			; <UNDEFINED> instruction: 0xf8df1403
    1d6c:	strdcs	r1, [r1], -r0
    1d70:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1d74:	svc	0x006ef7fe
    1d78:	vcge.f32	d2, d0, d7
    1d7c:			; <UNDEFINED> instruction: 0xf8df8179
    1d80:	ldrtmi	r1, [sl], -r0, ror #19
    1d84:	ldrbtmi	r2, [r9], #-1
    1d88:	svc	0x0064f7fe
    1d8c:	blt	17bfd90 <__snprintf_chk@plt+0x17bf0d0>
    1d90:	strtcs	r9, [sp], #-256	; 0xffffff00
    1d94:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d98:	strls	r2, [r1], #-1
    1d9c:			; <UNDEFINED> instruction: 0xf7fe4479
    1da0:	mcrcs	15, 0, lr, cr7, cr10, {2}
    1da4:	msrhi	SPSR_xc, #0, 6
    1da8:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dac:	andcs	r4, r1, sl, lsr r6
    1db0:			; <UNDEFINED> instruction: 0xf7fe4479
    1db4:			; <UNDEFINED> instruction: 0xf7ffef50
    1db8:	tstls	r0, r9, asr #20
    1dbc:	strvc	pc, [r7], #1103	; 0x44f
    1dc0:	stmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dc4:	strls	r2, [r1], #-1
    1dc8:			; <UNDEFINED> instruction: 0xf7fe4479
    1dcc:	cdpcs	15, 0, cr14, cr7, cr4, {2}
    1dd0:	eorshi	pc, r2, #0, 6
    1dd4:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dd8:	andcs	r4, r1, sl, lsr r6
    1ddc:			; <UNDEFINED> instruction: 0xf7fe4479
    1de0:			; <UNDEFINED> instruction: 0xf7ffef3a
    1de4:	tstls	r0, r3, lsr sl
    1de8:			; <UNDEFINED> instruction: 0xf8df2450
    1dec:	andcs	r1, r1, r8, lsl #19
    1df0:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1df4:	svc	0x002ef7fe
    1df8:	vcge.f32	d2, d0, d7
    1dfc:			; <UNDEFINED> instruction: 0xf8df8435
    1e00:			; <UNDEFINED> instruction: 0x463a1978
    1e04:	ldrbtmi	r2, [r9], #-1
    1e08:	svc	0x0024f7fe
    1e0c:	blt	7bfe10 <__snprintf_chk@plt+0x7bf150>
    1e10:	vrhadd.s8	d25, d0, d0
    1e14:			; <UNDEFINED> instruction: 0xf8df1405
    1e18:	andcs	r1, r1, r4, ror #18
    1e1c:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1e20:	svc	0x0018f7fe
    1e24:			; <UNDEFINED> instruction: 0xf77f2e07
    1e28:			; <UNDEFINED> instruction: 0xf8b9aa11
    1e2c:	andcs	r3, r1, r6
    1e30:	mulcs	r4, r9, r8
    1e34:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e38:	andmi	fp, r2, fp, asr sl
    1e3c:	addslt	r4, fp, #2030043136	; 0x79000000
    1e40:	svc	0x0008f7fe
    1e44:	blt	bfe48 <__snprintf_chk@plt+0xbf188>
    1e48:	strtcs	r9, [pc], #-256	; 1e50 <__snprintf_chk@plt+0x1190>
    1e4c:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e50:	strls	r2, [r1], #-1
    1e54:			; <UNDEFINED> instruction: 0xf7fe4479
    1e58:	mcrcs	14, 0, lr, cr7, cr14, {7}
    1e5c:			; <UNDEFINED> instruction: 0xf8dfdc1c
    1e60:	ldrtmi	r1, [sl], -r8, lsr #18
    1e64:	ldrbtmi	r2, [r9], #-1
    1e68:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    1e6c:	stmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e70:	strtcs	r9, [lr], #-256	; 0xffffff00
    1e74:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e78:	strls	r2, [r1], #-1
    1e7c:			; <UNDEFINED> instruction: 0xf7fe4479
    1e80:	cdpcs	14, 0, cr14, cr7, cr10, {7}
    1e84:			; <UNDEFINED> instruction: 0xf8dfdc1c
    1e88:	ldrtmi	r1, [sl], -r8, lsl #18
    1e8c:	ldrbtmi	r2, [r9], #-1
    1e90:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1e94:	ldmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e98:	mulcs	r4, r9, r8
    1e9c:			; <UNDEFINED> instruction: 0xf8df2001
    1ea0:			; <UNDEFINED> instruction: 0xf3c218f4
    1ea4:	movwls	r0, #4928	; 0x1340
    1ea8:	vmvn.i32	q10, #11075584	; 0x00a90000
    1eac:	movwls	r0, #896	; 0x380
    1eb0:	biceq	pc, r0, #134217731	; 0x8000003
    1eb4:	addne	pc, r0, #134217731	; 0x8000003
    1eb8:	mcr	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1ebc:	stmiblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ec0:	mulcs	r4, r9, r8
    1ec4:			; <UNDEFINED> instruction: 0xf8df2001
    1ec8:			; <UNDEFINED> instruction: 0xf3c218d0
    1ecc:	movwls	r0, #5056	; 0x13c0
    1ed0:	vmvn.i32	q10, #11075584	; 0x00a90000
    1ed4:	movwls	r1, #768	; 0x300
    1ed8:	movtne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    1edc:	addne	pc, r0, #134217731	; 0x8000003
    1ee0:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    1ee4:	mulcs	r4, r9, r8
    1ee8:	ldmne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1eec:	b	89ef8 <__snprintf_chk@plt+0x89238>
    1ef0:	movwls	r0, #768	; 0x300
    1ef4:	vmvn.i32	q10, #11075584	; 0x00a90000
    1ef8:			; <UNDEFINED> instruction: 0xf3c20340
    1efc:			; <UNDEFINED> instruction: 0xf7fe0280
    1f00:			; <UNDEFINED> instruction: 0xf899eeaa
    1f04:			; <UNDEFINED> instruction: 0xf8993006
    1f08:	andcs	r4, r1, r5
    1f0c:	mulcs	r7, r9, r8
    1f10:	stmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f14:	b	10c2788 <__snprintf_chk@plt+0x10c1ac8>
    1f18:	ldrbtmi	r4, [r9], #-772	; 0xfffffcfc
    1f1c:			; <UNDEFINED> instruction: 0xf7fe431a
    1f20:			; <UNDEFINED> instruction: 0xf7ffee9a
    1f24:			; <UNDEFINED> instruction: 0x9100b993
    1f28:			; <UNDEFINED> instruction: 0xf8df2433
    1f2c:	andcs	r1, r1, r8, ror r8
    1f30:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1f34:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1f38:	ldcle	14, cr2, [pc], {7}
    1f3c:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f40:	andcs	r4, r1, sl, lsr r6
    1f44:			; <UNDEFINED> instruction: 0xf7fe4479
    1f48:			; <UNDEFINED> instruction: 0xf7ffee86
    1f4c:			; <UNDEFINED> instruction: 0xf899b97f
    1f50:	andcs	r2, r1, r4
    1f54:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f58:	movweq	lr, #2562	; 0xa02
    1f5c:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    1f60:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    1f64:	vsubw.u8	<illegal reg q12.5>, q1, d1
    1f68:	movwls	r0, #896	; 0x380
    1f6c:	biceq	pc, r0, #134217731	; 0x8000003
    1f70:	andne	pc, r0, #134217731	; 0x8000003
    1f74:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1f78:	stmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f7c:			; <UNDEFINED> instruction: 0xf8df464f
    1f80:			; <UNDEFINED> instruction: 0xf8171830
    1f84:	andcs	r4, r1, r7, lsl #30
    1f88:			; <UNDEFINED> instruction: 0xf64f4479
    1f8c:			; <UNDEFINED> instruction: 0xf6cf7bf9
    1f90:			; <UNDEFINED> instruction: 0x46227bff
    1f94:	bleq	27ce48 <__snprintf_chk@plt+0x27c188>
    1f98:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    1f9c:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1fa0:	and	r4, r6, r9, ror r4
    1fa4:	svccs	0x0001f817
    1fa8:	tstls	r9, r1
    1fac:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    1fb0:	bl	2e83dc <__snprintf_chk@plt+0x2e771c>
    1fb4:	addsmi	r0, ip, #469762048	; 0x1c000000
    1fb8:			; <UNDEFINED> instruction: 0xf7ffdcf4
    1fbc:	tstls	r0, r7, asr #18
    1fc0:			; <UNDEFINED> instruction: 0xf8df242b
    1fc4:	strdcs	r1, [r1], -r4
    1fc8:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1fcc:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    1fd0:	ldcle	14, cr2, [ip], {7}
    1fd4:	ubfxne	pc, pc, #17, #5
    1fd8:	andcs	r4, r1, sl, lsr r6
    1fdc:			; <UNDEFINED> instruction: 0xf7fe4479
    1fe0:			; <UNDEFINED> instruction: 0xf7ffee3a
    1fe4:	tstls	r0, r3, lsr r9
    1fe8:			; <UNDEFINED> instruction: 0xf8df242a
    1fec:	ldrdcs	r1, [r1], -r4
    1ff0:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1ff4:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1ff8:	ldcle	14, cr2, [r3], {7}
    1ffc:			; <UNDEFINED> instruction: 0x17c4f8df
    2000:	andcs	r4, r1, sl, lsr r6
    2004:			; <UNDEFINED> instruction: 0xf7fe4479
    2008:			; <UNDEFINED> instruction: 0xf7ffee26
    200c:			; <UNDEFINED> instruction: 0xf899b91f
    2010:	andcs	r2, r1, r4
    2014:	sbfxne	pc, pc, #17, #17
    2018:	ldrbtmi	r4, [r9], #-2
    201c:	mrc	7, 0, APSR_nzcv, cr10, cr14, {7}
    2020:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2024:	mulcc	r5, r9, r8
    2028:			; <UNDEFINED> instruction: 0xf8992001
    202c:	b	ca044 <__snprintf_chk@plt+0xc9384>
    2030:	mrsls	r0, (UNDEF: 16)
    2034:			; <UNDEFINED> instruction: 0x1794f8df
    2038:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    203c:	ldrbtmi	r4, [r9], #-2
    2040:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2044:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2048:	strtcs	r9, [ip], #-256	; 0xffffff00
    204c:			; <UNDEFINED> instruction: 0x1780f8df
    2050:	strls	r2, [r1], #-1
    2054:			; <UNDEFINED> instruction: 0xf7fe4479
    2058:	mcrcs	13, 0, lr, cr7, cr14, {7}
    205c:			; <UNDEFINED> instruction: 0xf8dfdc1e
    2060:			; <UNDEFINED> instruction: 0x463a1774
    2064:	ldrbtmi	r2, [r9], #-1
    2068:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    206c:	stmialt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2070:			; <UNDEFINED> instruction: 0x3006f8b9
    2074:			; <UNDEFINED> instruction: 0xf8992001
    2078:			; <UNDEFINED> instruction: 0xf8df2004
    207c:	blt	16c7df4 <__snprintf_chk@plt+0x16c7134>
    2080:	streq	lr, [r0], #-2562	; 0xfffff5fe
    2084:	addslt	r9, fp, #0, 8
    2088:	movwls	r4, #5241	; 0x1479
    208c:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2090:	addeq	pc, r0, #134217731	; 0x8000003
    2094:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    2098:	ldmlt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    209c:			; <UNDEFINED> instruction: 0x173cf8df
    20a0:			; <UNDEFINED> instruction: 0xf8992001
    20a4:	ldrbtmi	r2, [r9], #-4
    20a8:	blt	ff5000ac <__snprintf_chk@plt+0xff4ff3ec>
    20ac:	ldrtcs	r9, [sl], #-256	; 0xffffff00
    20b0:			; <UNDEFINED> instruction: 0x172cf8df
    20b4:	strls	r2, [r1], #-1
    20b8:			; <UNDEFINED> instruction: 0xf7fe4479
    20bc:	cdpcs	13, 0, cr14, cr7, cr12, {6}
    20c0:			; <UNDEFINED> instruction: 0xf8dfdc1c
    20c4:	ldrtmi	r1, [sl], -r0, lsr #14
    20c8:	ldrbtmi	r2, [r9], #-1
    20cc:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    20d0:	ldmlt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20d4:	ldrtcs	r9, [r7], #-256	; 0xffffff00
    20d8:			; <UNDEFINED> instruction: 0x170cf8df
    20dc:	strls	r2, [r1], #-1
    20e0:			; <UNDEFINED> instruction: 0xf7fe4479
    20e4:	mcrcs	13, 0, lr, cr7, cr8, {5}
    20e8:			; <UNDEFINED> instruction: 0xf8dfdc1a
    20ec:	ldrtmi	r1, [sl], -r0, lsl #14
    20f0:	ldrbtmi	r2, [r9], #-1
    20f4:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    20f8:	stmialt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20fc:	mulcc	r5, r9, r8
    2100:			; <UNDEFINED> instruction: 0xf8992001
    2104:	b	ca11c <__snprintf_chk@plt+0xc945c>
    2108:	mrsls	r0, (UNDEF: 16)
    210c:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    2110:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    2114:	ldrbtmi	r4, [r9], #-2
    2118:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    211c:	ldmlt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2120:			; <UNDEFINED> instruction: 0x16d0f8df
    2124:			; <UNDEFINED> instruction: 0xf8992001
    2128:	ldrbtmi	r2, [r9], #-5
    212c:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    2130:	stmlt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2134:	ldrtcs	r9, [fp], #-256	; 0xffffff00
    2138:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    213c:	strls	r2, [r1], #-1
    2140:			; <UNDEFINED> instruction: 0xf7fe4479
    2144:	cdpcs	13, 0, cr14, cr7, cr8, {4}
    2148:			; <UNDEFINED> instruction: 0xf8dfdc23
    214c:			; <UNDEFINED> instruction: 0x463a16b0
    2150:	ldrbtmi	r2, [r9], #-1
    2154:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2158:	ldmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    215c:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    2160:	andseq	pc, r0, #1073741826	; 0x40000002
    2164:	movweq	pc, #57609	; 0xe109	; <UNPREDICTABLE>
    2168:	movwls	r9, #12804	; 0x3204
    216c:	andeq	pc, ip, #1073741826	; 0x40000002
    2170:	movweq	pc, #41225	; 0xa109	; <UNPREDICTABLE>
    2174:	movwls	r9, #4610	; 0x1202
    2178:	andeq	pc, r8, #1073741826	; 0x40000002
    217c:	movweq	pc, #24841	; 0x6109	; <UNPREDICTABLE>
    2180:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    2184:	andeq	pc, r4, #1073741826	; 0x40000002
    2188:			; <UNDEFINED> instruction: 0xf7fe2001
    218c:			; <UNDEFINED> instruction: 0xf7ffed64
    2190:			; <UNDEFINED> instruction: 0xf899b85d
    2194:	andcs	r2, r1, r4
    2198:			; <UNDEFINED> instruction: 0x1668f8df
    219c:	ldrbtmi	r4, [r9], #-2
    21a0:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    21a4:	ldmdalt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21a8:	ldrbcs	r9, [r1], #-256	; 0xffffff00
    21ac:			; <UNDEFINED> instruction: 0x1658f8df
    21b0:	strls	r2, [r1], #-1
    21b4:			; <UNDEFINED> instruction: 0xf7fe4479
    21b8:	cdpcs	13, 0, cr14, cr7, cr14, {2}
    21bc:			; <UNDEFINED> instruction: 0xf8dfdc1a
    21c0:	ldrtmi	r1, [sl], -ip, asr #12
    21c4:	ldrbtmi	r2, [r9], #-1
    21c8:	stcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    21cc:	ldmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21d0:	mulcs	r5, r9, r8
    21d4:			; <UNDEFINED> instruction: 0xf8992001
    21d8:			; <UNDEFINED> instruction: 0xf8df4006
    21dc:			; <UNDEFINED> instruction: 0xf0021634
    21e0:			; <UNDEFINED> instruction: 0xf004030f
    21e4:	ldmdbeq	r2, {r0, r1, sl}
    21e8:	strls	r4, [r0], #-1145	; 0xfffffb87
    21ec:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    21f0:	stmdalt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21f4:	mulcc	r6, r9, r8
    21f8:			; <UNDEFINED> instruction: 0xf8992001
    21fc:			; <UNDEFINED> instruction: 0xf8df2004
    2200:	andmi	r1, r3, r4, lsl r6
    2204:	ldrbtmi	r4, [r9], #-2
    2208:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    220c:	ldmdalt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2210:	strbcs	r9, [r1], #-256	; 0xffffff00
    2214:			; <UNDEFINED> instruction: 0x1600f8df
    2218:	strls	r2, [r1], #-1
    221c:			; <UNDEFINED> instruction: 0xf7fe4479
    2220:	mrccs	13, 0, lr, cr15, cr10, {0}
    2224:			; <UNDEFINED> instruction: 0xf8dfdc12
    2228:			; <UNDEFINED> instruction: 0x463a15f4
    222c:	ldrbtmi	r2, [r9], #-1
    2230:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    2234:	stmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2238:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    223c:			; <UNDEFINED> instruction: 0xf8992001
    2240:	ldrbtmi	r2, [r9], #-4
    2244:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    2248:	stmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    224c:	mulcs	r4, r9, r8
    2250:			; <UNDEFINED> instruction: 0xf8df2001
    2254:	ldrdmi	r1, [r2], -r0
    2258:	strbmi	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    225c:			; <UNDEFINED> instruction: 0xf7fe4479
    2260:			; <UNDEFINED> instruction: 0xf8dfecfa
    2264:	ldrbtmi	r0, [ip], #-1480	; 0xfffffa38
    2268:			; <UNDEFINED> instruction: 0xf7fe4478
    226c:			; <UNDEFINED> instruction: 0xf8b9ecd0
    2270:			; <UNDEFINED> instruction: 0xf8b9300c
    2274:	strtmi	r0, [r1], -lr
    2278:			; <UNDEFINED> instruction: 0x2008f8b9
    227c:			; <UNDEFINED> instruction: 0xf8b9ba5b
    2280:	blt	101e2b0 <__snprintf_chk@plt+0x101d5f0>
    2284:	blt	14a72b0 <__snprintf_chk@plt+0x14a65f0>
    2288:	blt	1eeed00 <__snprintf_chk@plt+0x1eee040>
    228c:	addlt	fp, r0, #536870921	; 0x20000009
    2290:	stmib	sp, {r0, r1, r3, r4, r7, r9, ip, sp, pc}^
    2294:	andcs	r4, r1, r0
    2298:	ldcl	7, cr15, [ip], {254}	; 0xfe
    229c:	ldreq	pc, [r0, #2271]	; 0x8df
    22a0:			; <UNDEFINED> instruction: 0xf7fe4478
    22a4:			; <UNDEFINED> instruction: 0xf8b9ecb4
    22a8:			; <UNDEFINED> instruction: 0xf8b93014
    22ac:			; <UNDEFINED> instruction: 0xf8b90016
    22b0:	blt	16ca2f8 <__snprintf_chk@plt+0x16c9638>
    22b4:			; <UNDEFINED> instruction: 0x4012f8b9
    22b8:	blt	14b0bc0 <__snprintf_chk@plt+0x14aff00>
    22bc:	blt	192ed30 <__snprintf_chk@plt+0x192e070>
    22c0:	stmdbls	r9, {r7, r9, ip, sp, pc}
    22c4:	stmib	sp, {r1, r4, r7, r9, ip, sp, pc}^
    22c8:	adclt	r3, r3, #0
    22cc:			; <UNDEFINED> instruction: 0xf7fe2001
    22d0:			; <UNDEFINED> instruction: 0xf8dfecc2
    22d4:	ldrbtmi	r0, [r8], #-1376	; 0xfffffaa0
    22d8:	ldc	7, cr15, [r8], {254}	; 0xfe
    22dc:			; <UNDEFINED> instruction: 0x301cf8b9
    22e0:			; <UNDEFINED> instruction: 0x001ef8b9
    22e4:			; <UNDEFINED> instruction: 0x2018f8b9
    22e8:			; <UNDEFINED> instruction: 0xf8b9ba5b
    22ec:	blt	101e35c <__snprintf_chk@plt+0x101d69c>
    22f0:	blt	14aed68 <__snprintf_chk@plt+0x14ae0a8>
    22f4:	addlt	fp, r0, #503808	; 0x7b000
    22f8:	addslt	r9, r2, #147456	; 0x24000
    22fc:	andmi	lr, r0, sp, asr #19
    2300:	mulcs	r1, fp, r2
    2304:	stc	7, cr15, [r6], #1016	; 0x3f8
    2308:	svclt	0x00a0f7fe
    230c:	vst4.8	{d25,d27,d29,d31}, [pc], r0
    2310:			; <UNDEFINED> instruction: 0xf8df7485
    2314:	andcs	r1, r1, r4, lsr #10
    2318:	strcs	r9, [r4], #-1025	; 0xfffffbff
    231c:			; <UNDEFINED> instruction: 0xf7fe4479
    2320:			; <UNDEFINED> instruction: 0xf8dfec9a
    2324:	ldrbtmi	r0, [r8], #-1304	; 0xfffffae8
    2328:	ldcl	7, cr15, [r0], #-1016	; 0xfffffc08
    232c:			; <UNDEFINED> instruction: 0xf859e008
    2330:	andcs	r2, r1, r4
    2334:	bne	43dba0 <__snprintf_chk@plt+0x43cee0>
    2338:	blt	48f350 <__snprintf_chk@plt+0x48e690>
    233c:	stc	7, cr15, [sl], {254}	; 0xfe
    2340:	lfmle	f4, 2, [r4], #664	; 0x298
    2344:	svclt	0x0082f7fe
    2348:	tstls	r0, pc, ror pc
    234c:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2350:	strvc	pc, [r4], #1103	; 0x44f
    2354:	cfstrdge	mvd9, [fp], {1}
    2358:	ldrbcs	fp, [pc, -r8, lsr #31]!
    235c:	andcs	r4, r1, r9, ror r4
    2360:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2364:	tsteq	r4, r9, lsl #2	; <UNPREDICTABLE>
    2368:			; <UNDEFINED> instruction: 0x4620463a
    236c:			; <UNDEFINED> instruction: 0xf7fe2380
    2370:	blge	1b3d3f0 <__snprintf_chk@plt+0x1b3c730>
    2374:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2378:			; <UNDEFINED> instruction: 0x4622441f
    237c:	ldrbtmi	r2, [r9], #-1
    2380:			; <UNDEFINED> instruction: 0xf8072300
    2384:			; <UNDEFINED> instruction: 0xf7fe3c84
    2388:			; <UNDEFINED> instruction: 0xf7feec66
    238c:	tstls	r0, pc, asr pc
    2390:	strne	pc, [fp], #-576	; 0xfffffdc0
    2394:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2398:	strls	r2, [r1], #-1
    239c:			; <UNDEFINED> instruction: 0xf7fe4479
    23a0:	mcrcs	12, 0, lr, cr7, cr10, {2}
    23a4:			; <UNDEFINED> instruction: 0xf8dfdc1b
    23a8:	ldrtmi	r1, [sl], -r4, lsr #9
    23ac:	ldrbtmi	r2, [r9], #-1
    23b0:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    23b4:	svclt	0x004af7fe
    23b8:	mulcs	r4, r9, r8
    23bc:			; <UNDEFINED> instruction: 0xf8df2001
    23c0:	mulmi	r2, r0, r4
    23c4:			; <UNDEFINED> instruction: 0xf7fe4479
    23c8:			; <UNDEFINED> instruction: 0xf8dfec46
    23cc:			; <UNDEFINED> instruction: 0xf8991488
    23d0:	andcs	r2, r1, r7
    23d4:			; <UNDEFINED> instruction: 0xf7fe4479
    23d8:			; <UNDEFINED> instruction: 0xf7feec3e
    23dc:			; <UNDEFINED> instruction: 0xf8dfbf37
    23e0:	andcs	r1, r1, r8, ror r4
    23e4:	mulcs	r7, r9, r8
    23e8:			; <UNDEFINED> instruction: 0xf7fe4479
    23ec:			; <UNDEFINED> instruction: 0xf7feec34
    23f0:			; <UNDEFINED> instruction: 0xf899bf2d
    23f4:	andcs	r2, r1, r4
    23f8:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    23fc:	b	8b41c <__snprintf_chk@plt+0x8a75c>
    2400:	movwls	r0, #768	; 0x300
    2404:	vmvn.i32	q10, #11075584	; 0x00a90000
    2408:	ldmibeq	r2, {r7, r8, r9, ip}^
    240c:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    2410:	strbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2414:	mulvc	r5, r9, r8
    2418:			; <UNDEFINED> instruction: 0xf7fe4478
    241c:	strd	lr, [sp], -r8
    2420:			; <UNDEFINED> instruction: 0xf77e42a6
    2424:			; <UNDEFINED> instruction: 0xf839af13
    2428:	andcs	r2, r1, r4
    242c:	bne	fe43dc94 <__snprintf_chk@plt+0xfe43cfd4>
    2430:	blt	149203c <__snprintf_chk@plt+0x149137c>
    2434:	addslt	r3, r2, #33554432	; 0x2000000
    2438:	stc	7, cr15, [ip], {254}	; 0xfe
    243c:	stclle	15, cr2, [pc]	; 2444 <__snprintf_chk@plt+0x1784>
    2440:	svclt	0x0004f7fe
    2444:	vrhadd.s8	d25, d0, d0
    2448:			; <UNDEFINED> instruction: 0xf8df140d
    244c:	andcs	r1, r1, r8, lsl r4
    2450:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    2454:	bl	fffc0454 <__snprintf_chk@plt+0xfffbf794>
    2458:	stcle	14, cr2, [fp], #-28	; 0xffffffe4
    245c:	strne	pc, [r8], #-2271	; 0xfffff721
    2460:	andcs	r4, r1, sl, lsr r6
    2464:			; <UNDEFINED> instruction: 0xf7fe4479
    2468:			; <UNDEFINED> instruction: 0xf7feebf6
    246c:			; <UNDEFINED> instruction: 0xf899beef
    2470:	andcs	r2, r1, r4
    2474:			; <UNDEFINED> instruction: 0xf3c249fd
    2478:	movwls	r0, #4992	; 0x1380
    247c:	vmvn.i32	q10, #11075584	; 0x00a90000
    2480:	movwls	r0, #960	; 0x3c0
    2484:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2488:	addne	pc, r0, #134217731	; 0x8000003
    248c:	bl	ff8c048c <__snprintf_chk@plt+0xff8bf7cc>
    2490:			; <UNDEFINED> instruction: 0x4006f8b9
    2494:	mulcs	r4, r9, r8
    2498:	ldmibmi	r5!, {r0, sp}^
    249c:	b	b0e34 <__snprintf_chk@plt+0xb0174>
    24a0:	vsubw.u8	q8, q1, d0
    24a4:	adclt	r0, r4, #64, 4
    24a8:	strls	r4, [r0], #-1145	; 0xfffffb87
    24ac:	bl	ff4c04ac <__snprintf_chk@plt+0xff4bf7ec>
    24b0:	mcrlt	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    24b4:	mulcs	r4, r9, r8
    24b8:	stmibmi	lr!, {r0, sp}^
    24bc:	mulcc	r5, r9, r8
    24c0:	ldrbtmi	r4, [r9], #-2
    24c4:	bl	ff1c04c4 <__snprintf_chk@plt+0xff1bf804>
    24c8:	mulcs	r6, r9, r8
    24cc:	andcs	r4, r1, sl, ror #19
    24d0:	mulcc	r7, r9, r8
    24d4:	andeq	pc, pc, #2
    24d8:			; <UNDEFINED> instruction: 0xf7fe4479
    24dc:			; <UNDEFINED> instruction: 0xf7feebbc
    24e0:			; <UNDEFINED> instruction: 0x9100beb5
    24e4:	strne	pc, [r1], #-576	; 0xfffffdc0
    24e8:	andcs	r4, r1, r4, ror #19
    24ec:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    24f0:	bl	fec404f0 <__snprintf_chk@plt+0xfec3f830>
    24f4:	mrrcle	14, 0, r2, r7, cr7
    24f8:	ldrtmi	r4, [sl], -r1, ror #19
    24fc:	ldrbtmi	r2, [r9], #-1
    2500:	bl	fea40500 <__snprintf_chk@plt+0xfea3f840>
    2504:	mcrlt	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2508:	strcs	r9, [r0], #256	; 0x100
    250c:	ldrdcs	r4, [r1], -sp
    2510:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    2514:	bl	fe7c0514 <__snprintf_chk@plt+0xfe7bf854>
    2518:	vcge.f32	d2, d0, d7
    251c:	ldmibmi	sl, {r0, r1, r3, r4, r7, pc}^
    2520:	andcs	r4, r1, sl, lsr r6
    2524:			; <UNDEFINED> instruction: 0xf7fe4479
    2528:			; <UNDEFINED> instruction: 0xf7feeb96
    252c:	smlabbls	r0, pc, lr, fp	; <UNPREDICTABLE>
    2530:	strvc	pc, [r3], #1103	; 0x44f
    2534:	ldrdcs	r4, [r1], -r5
    2538:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    253c:	bl	fe2c053c <__snprintf_chk@plt+0xfe2bf87c>
    2540:	ldclle	14, cr2, [r4], #-28	; 0xffffffe4
    2544:			; <UNDEFINED> instruction: 0x463a49d2
    2548:	ldrbtmi	r2, [r9], #-1
    254c:	bl	fe0c054c <__snprintf_chk@plt+0xfe0bf88c>
    2550:	mrclt	7, 3, APSR_nzcv, cr12, cr14, {7}
    2554:	vst4.8	{d25,d27,d29,d31}, [pc], r0
    2558:	stmibmi	lr, {r0, r7, sl, ip, sp, lr}^
    255c:	strls	r2, [r1], #-1
    2560:			; <UNDEFINED> instruction: 0xf7fe4479
    2564:	vmovcs.16	d7[1], lr
    2568:			; <UNDEFINED> instruction: 0x81aef300
    256c:	ldrtmi	r4, [sl], -sl, asr #19
    2570:	ldrbtmi	r2, [r9], #-1
    2574:	bl	1bc0574 <__snprintf_chk@plt+0x1bbf8b4>
    2578:	mcrlt	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    257c:	vst4.8	{d25,d27,d29,d31}, [pc], r0
    2580:	stmibmi	r6, {r1, r7, sl, ip, sp, lr}^
    2584:	strls	r2, [r1], #-1
    2588:			; <UNDEFINED> instruction: 0xf7fe4479
    258c:	vmlscs.f64	d14, d4, d20
    2590:	mrcge	4, 2, APSR_nzcv, cr12, cr14, {1}
    2594:	mulcs	r4, r9, r8
    2598:	stmibmi	r1, {r0, sp}^
    259c:	ldrbtmi	r4, [r9], #-2
    25a0:	bl	16405a0 <__snprintf_chk@plt+0x163f8e0>
    25a4:	mrclt	7, 2, APSR_nzcv, cr2, cr14, {7}
    25a8:	mulcs	r4, r9, r8
    25ac:	ldmibmi	sp!, {r0, sp}
    25b0:	ldrbtmi	r4, [r9], #-2
    25b4:	bl	13c05b4 <__snprintf_chk@plt+0x13bf8f4>
    25b8:	mcrlt	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    25bc:	ldrbtmi	r4, [r8], #-2234	; 0xfffff746
    25c0:	bl	9405c0 <__snprintf_chk@plt+0x93f900>
    25c4:			; <UNDEFINED> instruction: 0x700cf8b9
    25c8:			; <UNDEFINED> instruction: 0x400ef8b9
    25cc:			; <UNDEFINED> instruction: 0xf8b92001
    25d0:	blt	1fca5f8 <__snprintf_chk@plt+0x1fc9938>
    25d4:			; <UNDEFINED> instruction: 0x300af8b9
    25d8:	ldmibmi	r4!, {r2, r5, r6, r9, fp, ip, sp, pc}
    25dc:	blt	16f0f2c <__snprintf_chk@plt+0x16f026c>
    25e0:	ldrbtmi	fp, [r9], #-676	; 0xfffffd5c
    25e4:	addslt	fp, fp, #536870921	; 0x20000009
    25e8:	adcslt	r9, pc, #16777216	; 0x1000000
    25ec:	tstls	r9, r0, lsl #14
    25f0:	bl	c405f0 <__snprintf_chk@plt+0xc3f930>
    25f4:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
    25f8:	bl	2405f8 <__snprintf_chk@plt+0x23f938>
    25fc:			; <UNDEFINED> instruction: 0x3014f8b9
    2600:			; <UNDEFINED> instruction: 0x0016f8b9
    2604:			; <UNDEFINED> instruction: 0x2010f8b9
    2608:			; <UNDEFINED> instruction: 0xf8b9ba5b
    260c:	blt	101265c <__snprintf_chk@plt+0x101199c>
    2610:	addslt	fp, fp, #335872	; 0x52000
    2614:	addlt	fp, r0, #100, 20	; 0x64000
    2618:	addslt	r9, r2, #147456	; 0x24000
    261c:	andcc	lr, r0, sp, asr #19
    2620:	andcs	fp, r1, r3, lsr #5
    2624:	bl	5c0624 <__snprintf_chk@plt+0x5bf964>
    2628:	ldrbtmi	r4, [r8], #-2210	; 0xfffff75e
    262c:	stmibmi	r2!, {r2, r4, r6, r9, sl, sp, lr, pc}
    2630:			; <UNDEFINED> instruction: 0xf8992001
    2634:	ldrbtmi	r2, [r9], #-7
    2638:	bl	340638 <__snprintf_chk@plt+0x33f978>
    263c:	mcrlt	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2640:	mulcs	r4, r9, r8
    2644:	ldmibmi	sp, {r0, sp}
    2648:	ldrbtmi	r4, [r9], #-2
    264c:	bl	c064c <__snprintf_chk@plt+0xbf98c>
    2650:	ldcllt	7, cr15, [ip, #1016]!	; 0x3f8
    2654:	mulcs	r4, r9, r8
    2658:	ldmibmi	r9, {r0, sp}
    265c:	ldrbtmi	r4, [r9], #-2
    2660:	b	ffe40660 <__snprintf_chk@plt+0xffe3f9a0>
    2664:	ldcllt	7, cr15, [r2, #1016]!	; 0x3f8
    2668:	mulcc	r6, r9, r8
    266c:			; <UNDEFINED> instruction: 0xf8992001
    2670:	ldmibmi	r4, {r2, sp}
    2674:	andmi	r4, r2, r3
    2678:			; <UNDEFINED> instruction: 0xf7fe4479
    267c:			; <UNDEFINED> instruction: 0xf7feeaec
    2680:	svclt	0x0000bde5
    2684:	andeq	r1, r0, ip, asr #21
    2688:	andeq	r1, r0, r0, lsl #5
    268c:	andeq	r1, r0, ip, asr fp
    2690:	andeq	r1, r0, r8, ror #22
    2694:	andeq	r1, r0, ip, lsr r2
    2698:	andeq	r1, r0, r4, lsr #4
    269c:	andeq	r1, r0, r0, lsl r2
    26a0:	strdeq	r1, [r0], -r8
    26a4:	andeq	r1, r0, r4, ror #3
    26a8:	andeq	r1, r0, r8, asr #3
    26ac:			; <UNDEFINED> instruction: 0x000011b8
    26b0:	andeq	r1, r0, ip, lsl r2
    26b4:			; <UNDEFINED> instruction: 0x00001ab0
    26b8:	andeq	r1, r0, r4, lsl #20
    26bc:	andeq	r1, r0, r2, ror #20
    26c0:	andeq	r1, r0, r0, lsr #20
    26c4:	andeq	r1, r0, r0, ror sl
    26c8:	muleq	r0, r8, r9
    26cc:	andeq	r1, r0, r8, lsl sl
    26d0:	andeq	r1, r0, r0, ror r9
    26d4:	muleq	r0, r8, ip
    26d8:	andeq	r1, r0, r8, lsr r9
    26dc:	strdeq	r1, [r0], -sl
    26e0:	andeq	r1, r0, lr, lsl #24
    26e4:	ldrdeq	r1, [r0], -r8
    26e8:	andeq	r1, r0, sl, asr r9
    26ec:			; <UNDEFINED> instruction: 0x000018b0
    26f0:	andeq	r1, r0, r2, lsr r9
    26f4:	andeq	r1, r0, r8, lsl #17
    26f8:	andeq	r1, r0, r2, ror #20
    26fc:			; <UNDEFINED> instruction: 0x00001ab0
    2700:	ldrdeq	r1, [r0], -r0
    2704:	andeq	r1, r0, r0, ror #21
    2708:	strdeq	r1, [r0], -r6
    270c:			; <UNDEFINED> instruction: 0x000017b4
    2710:	andeq	r1, r0, r6, lsr r8
    2714:	andeq	r1, r0, ip, lsl #15
    2718:	andeq	r1, r0, r8, lsr #21
    271c:	strdeq	r1, [r0], -r0
    2720:	muleq	r0, sl, sl
    2724:	andeq	r1, r0, r0, lsl r7
    2728:	muleq	r0, r0, r7
    272c:	andeq	r1, r0, r4, ror #13
    2730:	andeq	r1, r0, r4, ror #14
    2734:			; <UNDEFINED> instruction: 0x000016ba
    2738:	andeq	r1, r0, sl, lsr r7
    273c:	andeq	r1, r0, lr, lsl #13
    2740:	andeq	r1, r0, lr, lsl #14
    2744:	andeq	r1, r0, r4, ror #12
    2748:	andeq	r1, r0, r4, ror #13
    274c:	andeq	r1, r0, r8, lsr r6
    2750:			; <UNDEFINED> instruction: 0x000016b8
    2754:	andeq	r1, r0, lr, lsl #12
    2758:	andeq	r1, r0, lr, lsl #13
    275c:	andeq	r1, r0, r2, ror #11
    2760:	andeq	r1, r0, r2, ror #12
    2764:			; <UNDEFINED> instruction: 0x000015b8
    2768:	andeq	r1, r0, r8, lsr r6
    276c:	andeq	r1, r0, ip, lsl #11
    2770:	andeq	r1, r0, ip, lsl #12
    2774:	andeq	r1, r0, r2, ror #10
    2778:	andeq	r1, r0, r2, ror #11
    277c:	andeq	r1, r0, r6, lsr r5
    2780:	andeq	r1, r0, ip, lsl sp
    2784:	andeq	r1, r0, r0, lsl #10
    2788:	andeq	r1, r0, r2, lsl #11
    278c:	ldrdeq	r1, [r0], -r8
    2790:	andeq	r1, r0, sl, asr r5
    2794:	andeq	r1, r0, ip, asr #19
    2798:	andeq	r1, r0, r8, lsr #18
    279c:	andeq	r1, r0, r0, lsr r9
    27a0:	andeq	r1, r0, r2, lsr r9
    27a4:	andeq	r1, r0, r2, lsr #8
    27a8:	andeq	r1, r0, r4, lsr #9
    27ac:	andeq	r1, r0, r6, lsr ip
    27b0:	andeq	r1, r0, r0, lsl #13
    27b4:	andeq	r1, r0, r8, lsl #13
    27b8:	andeq	r1, r0, sl, lsl #7
    27bc:	andeq	r1, r0, ip, lsl #8
    27c0:	andeq	r1, r0, r2, ror #6
    27c4:	andeq	r1, r0, r4, ror #7
    27c8:	andeq	r1, r0, r6, lsr #14
    27cc:	ldrdeq	r1, [r0], -r2
    27d0:	andeq	r1, r0, r0, lsl #6
    27d4:	andeq	r1, r0, r2, lsl #7
    27d8:	andeq	r1, r0, r4, lsl #21
    27dc:	andeq	r1, r0, sl, lsr #13
    27e0:	muleq	r0, ip, r2
    27e4:	andeq	r1, r0, lr, lsl r3
    27e8:	andeq	r1, r0, r4, ror r2
    27ec:	strdeq	r1, [r0], -r6
    27f0:	strdeq	r1, [r0], -r2
    27f4:	andeq	r1, r0, sl, lsr #15
    27f8:	andeq	r1, r0, r4, lsl r2
    27fc:	muleq	r0, r6, r2
    2800:	andeq	r1, r0, r6, lsr #21
    2804:	muleq	r0, sl, r7
    2808:	andeq	r1, r0, r0, lsr #3
    280c:	andeq	r1, r0, r2, lsr #4
    2810:	andeq	r1, r0, ip, lsl #22
    2814:	andeq	r1, r0, r2, lsl #17
    2818:	andeq	r1, r0, r8, lsr r1
    281c:			; <UNDEFINED> instruction: 0x000011ba
    2820:	andeq	r1, r0, lr, ror #20
    2824:	andeq	r1, r0, r4, lsr #15
    2828:	andeq	r1, r0, sl, lsl #14
    282c:	andeq	r1, r0, r8, lsr #15
    2830:	muleq	r0, r8, r7
    2834:	andeq	r1, r0, sl, lsl #15
    2838:	andeq	r1, r0, r8, lsr r0
    283c:			; <UNDEFINED> instruction: 0x000018be
    2840:	strdeq	r0, [r0], -r8
    2844:	andeq	r1, r0, r6, asr #16
    2848:			; <UNDEFINED> instruction: 0x00000fb8
    284c:	andeq	r1, r0, sl, lsr r0
    2850:	andeq	r1, r0, r4, ror #9
    2854:	andeq	r1, r0, r4, ror #9
    2858:	andeq	r1, r0, r8, lsr #16
    285c:	andeq	r1, r0, r4, lsr r9
    2860:	andeq	r1, r0, r0, asr #18
    2864:	andeq	r0, r0, r2, lsl #30
    2868:	andeq	r0, r0, r4, lsl #31
    286c:	andeq	r1, r0, r8, lsl #6
    2870:	andeq	r1, r0, r4, lsl r3
    2874:	muleq	r0, r2, r7
    2878:	andeq	r1, r0, ip, lsr #15
    287c:	andeq	r0, r0, r6, ror #28
    2880:	andeq	r0, r0, sl, ror #29
    2884:	andeq	r0, r0, r2, asr #28
    2888:	andeq	r0, r0, r4, asr #29
    288c:	andeq	r0, r0, sl, lsl lr
    2890:	muleq	r0, lr, lr
    2894:	strdeq	r0, [r0], -r4
    2898:	andeq	r0, r0, r6, ror lr
    289c:	andeq	r0, r0, ip, asr #27
    28a0:	andeq	r1, r0, sl, lsr #11
    28a4:	andeq	r1, r0, sl, lsl r5
    28a8:	andeq	r1, r0, sl, lsl #7
    28ac:	andeq	r1, r0, lr, lsl #7
    28b0:			; <UNDEFINED> instruction: 0x000013ba
    28b4:	andeq	r1, r0, lr, lsr #7
    28b8:	andeq	r1, r0, r6, asr #10
    28bc:	andeq	r1, r0, r2, ror #8
    28c0:	andeq	r1, r0, lr, asr r4
    28c4:	andeq	r1, r0, r0, lsl r4
    28c8:	mulcs	r4, r9, r8
    28cc:			; <UNDEFINED> instruction: 0xf8992001
    28d0:	stmdbmi	r8, {r0, r1, r2, ip, sp}
    28d4:	tsteq	pc, #3	; <UNPREDICTABLE>
    28d8:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    28dc:	orreq	pc, r0, #134217731	; 0x8000003
    28e0:	andne	pc, r0, #134217731	; 0x8000003
    28e4:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28e8:	ldclt	7, cr15, [r0], #1016	; 0x3f8
    28ec:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    28f0:	svclt	0x00e1f7fe
    28f4:	andeq	r1, r0, r2, lsl #4
    28f8:	ldrdeq	r0, [r0], -r2
    28fc:	bleq	3ea40 <__snprintf_chk@plt+0x3dd80>
    2900:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2904:	strbtmi	fp, [sl], -r2, lsl #24
    2908:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    290c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2910:	ldrmi	sl, [sl], #776	; 0x308
    2914:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2918:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    291c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2920:			; <UNDEFINED> instruction: 0xf85a4b06
    2924:	stmdami	r6, {r0, r1, ip, sp}
    2928:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    292c:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2930:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2934:	andeq	r2, r1, r8, lsr #12
    2938:	andeq	r0, r0, ip, ror r0
    293c:	muleq	r0, r4, r0
    2940:	muleq	r0, r8, r0
    2944:	ldr	r3, [pc, #20]	; 2960 <__snprintf_chk@plt+0x1ca0>
    2948:	ldr	r2, [pc, #20]	; 2964 <__snprintf_chk@plt+0x1ca4>
    294c:	add	r3, pc, r3
    2950:	ldr	r2, [r3, r2]
    2954:	cmp	r2, #0
    2958:	bxeq	lr
    295c:	b	c24 <__gmon_start__@plt>
    2960:	andeq	r2, r1, r8, lsl #12
    2964:	muleq	r0, r0, r0
    2968:	blmi	1d4988 <__snprintf_chk@plt+0x1d3cc8>
    296c:	bmi	1d3b54 <__snprintf_chk@plt+0x1d2e94>
    2970:	addmi	r4, r3, #2063597568	; 0x7b000000
    2974:	andle	r4, r3, sl, ror r4
    2978:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    297c:	ldrmi	fp, [r8, -r3, lsl #2]
    2980:	svclt	0x00004770
    2984:	muleq	r1, r0, r8
    2988:	andeq	r2, r1, ip, lsl #17
    298c:	andeq	r2, r1, r4, ror #11
    2990:	andeq	r0, r0, r4, lsl #1
    2994:	stmdbmi	r9, {r3, fp, lr}
    2998:	bmi	253b80 <__snprintf_chk@plt+0x252ec0>
    299c:	bne	253b88 <__snprintf_chk@plt+0x252ec8>
    29a0:	svceq	0x00cb447a
    29a4:			; <UNDEFINED> instruction: 0x01a1eb03
    29a8:	andle	r1, r3, r9, asr #32
    29ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    29b0:	ldrmi	fp, [r8, -r3, lsl #2]
    29b4:	svclt	0x00004770
    29b8:	andeq	r2, r1, r4, ror #16
    29bc:	andeq	r2, r1, r0, ror #16
    29c0:			; <UNDEFINED> instruction: 0x000125b8
    29c4:	muleq	r0, ip, r0
    29c8:	blmi	2afdf0 <__snprintf_chk@plt+0x2af130>
    29cc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    29d0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    29d4:	blmi	270f88 <__snprintf_chk@plt+0x2702c8>
    29d8:	ldrdlt	r5, [r3, -r3]!
    29dc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    29e0:			; <UNDEFINED> instruction: 0xf7fe6818
    29e4:			; <UNDEFINED> instruction: 0xf7ffe8d8
    29e8:	blmi	1c28ec <__snprintf_chk@plt+0x1c1c2c>
    29ec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    29f0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    29f4:	andeq	r2, r1, lr, lsr #16
    29f8:	andeq	r2, r1, r8, lsl #11
    29fc:	andeq	r0, r0, r0, lsl #1
    2a00:	andeq	r2, r1, r2, lsr #12
    2a04:	andeq	r2, r1, lr, lsl #16
    2a08:	svclt	0x0000e7c4
    2a0c:	ldrlt	r4, [r0, #-2834]!	; 0xfffff4ee
    2a10:			; <UNDEFINED> instruction: 0x460d447b
    2a14:	ldmdavs	r9, {r0, r1, r7, ip, sp, pc}^
    2a18:	movwcc	fp, #33145	; 0x8179
    2a1c:			; <UNDEFINED> instruction: 0xf853e002
    2a20:	cmplt	r1, r4, lsl #24
    2a24:	stcmi	8, cr15, [r8], {83}	; 0x53
    2a28:	addmi	r3, r4, #8, 6	; 0x20000000
    2a2c:			; <UNDEFINED> instruction: 0x4628d1f7
    2a30:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a34:	andlt	r4, r3, r8, lsr #12
    2a38:	stcmi	13, cr11, [r8], {48}	; 0x30
    2a3c:	mvnscc	pc, #79	; 0x4f
    2a40:	andcs	r9, r1, #1
    2a44:	hvccs	1100	; 0x44c
    2a48:	strls	r4, [r0], #-1576	; 0xfffff9d8
    2a4c:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a50:	andlt	r4, r3, r8, lsr #12
    2a54:	svclt	0x0000bd30
    2a58:	strdeq	r2, [r1], -r4
    2a5c:	andeq	r0, r0, r8, rrx
    2a60:	mvnsmi	lr, #737280	; 0xb4000
    2a64:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2a68:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2a6c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2a70:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a74:	blne	1d93c70 <__snprintf_chk@plt+0x1d92fb0>
    2a78:	strhle	r1, [sl], -r6
    2a7c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2a80:	svccc	0x0004f855
    2a84:	strbmi	r3, [sl], -r1, lsl #8
    2a88:	ldrtmi	r4, [r8], -r1, asr #12
    2a8c:	adcmi	r4, r6, #152, 14	; 0x2600000
    2a90:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2a94:	svclt	0x000083f8
    2a98:	strdeq	r2, [r1], -r6
    2a9c:	andeq	r2, r1, ip, ror #3
    2aa0:	svclt	0x00004770

Disassembly of section .fini:

00002aa4 <.fini>:
    2aa4:	push	{r3, lr}
    2aa8:	pop	{r3, pc}
