

================================================================
== Vivado HLS Report for 'create_codeword'
================================================================
* Date:           Tue Aug  3 13:09:59 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       optimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.950 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1080|     1080| 10.800 us | 10.800 us |  1080|  1080|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- first_codewords   |       52|       52|         2|          2|          1|    26|    yes   |
        |- assign_codewords  |     1024|     1024|         4|          4|          5|   256|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    360|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      54|     12|    0|
|Multiplexer      |        -|      -|       -|    158|    -|
|Register         |        -|      -|      76|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     130|    530|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |first_codeword_V_U  |create_codeword_fkbM  |        0|  54|  12|    0|    27|   27|     1|          729|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0|  54|  12|    0|    27|   27|     1|          729|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1503_fu_212_p2    |     +    |      0|  0|  33|          26|          26|
    |add_ln16_fu_187_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln700_fu_334_p2     |     +    |      0|  0|  34|           1|          27|
    |i_2_fu_239_p2           |     +    |      0|  0|  15|           9|           1|
    |i_fu_227_p2             |     +    |      0|  0|  15|           1|           5|
    |ret_V_fu_274_p2         |     -    |      0|  0|  15|           5|           6|
    |sub_ln556_fu_292_p2     |     -    |      0|  0|  12|           1|           3|
    |icmp_ln14_fu_181_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln22_fu_233_p2     |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln883_fu_250_p2    |   icmp   |      0|  0|  11|           5|           1|
    |lshr_ln808_fu_312_p2    |   lshr   |      0|  0|  81|          27|          27|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |select_ln796_fu_326_p3  |  select  |      0|  0|  22|           1|          22|
    |r_V_fu_302_p2           |    shl   |      0|  0|  81|          27|          27|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 360|         120|         165|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  47|         10|    1|         10|
    |ap_done                    |   9|          2|    1|          2|
    |encoding_V_address0        |  15|          3|    8|         24|
    |encoding_V_d0              |  15|          3|   32|         96|
    |first_codeword_V_address0  |  33|          6|    5|         30|
    |first_codeword_V_d0        |  21|          4|   27|        108|
    |i1_0_reg_170               |   9|          2|    9|         18|
    |i_0_reg_158                |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 158|         32|   88|        298|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |first_codeword_V_add_3_reg_400  |   5|   0|    5|          0|
    |i1_0_reg_170                    |   9|   0|    9|          0|
    |i_0_reg_158                     |   5|   0|    5|          0|
    |i_2_reg_374                     |   9|   0|    9|          0|
    |icmp_ln22_reg_370               |   1|   0|    1|          0|
    |icmp_ln883_reg_396              |   1|   0|    1|          0|
    |length_V_reg_390                |   5|   0|    5|          0|
    |select_ln796_reg_405            |  22|   0|   22|          0|
    |zext_ln24_reg_379               |   9|   0|   64|         55|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  76|   0|  131|         55|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_rst                                |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_start                              |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_done                               | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_continue                           |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_idle                               | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_ready                              | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|symbol_bits_V_address0                | out |    8|  ap_memory |        symbol_bits_V        |     array    |
|symbol_bits_V_ce0                     | out |    1|  ap_memory |        symbol_bits_V        |     array    |
|symbol_bits_V_q0                      |  in |    5|  ap_memory |        symbol_bits_V        |     array    |
|codeword_length_histogram_V_address0  | out |    6|  ap_memory | codeword_length_histogram_V |     array    |
|codeword_length_histogram_V_ce0       | out |    1|  ap_memory | codeword_length_histogram_V |     array    |
|codeword_length_histogram_V_q0        |  in |   32|  ap_memory | codeword_length_histogram_V |     array    |
|encoding_V_address0                   | out |    8|  ap_memory |          encoding_V         |     array    |
|encoding_V_ce0                        | out |    1|  ap_memory |          encoding_V         |     array    |
|encoding_V_we0                        | out |    1|  ap_memory |          encoding_V         |     array    |
|encoding_V_d0                         | out |   32|  ap_memory |          encoding_V         |     array    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 4, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%first_codeword_V = alloca [27 x i27], align 4" [./hls-src/huffman_create_codeword.cpp:9]   --->   Operation 10 'alloca' 'first_codeword_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%first_codeword_V_add = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 0" [./hls-src/huffman_create_codeword.cpp:12]   --->   Operation 11 'getelementptr' 'first_codeword_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "store i27 0, i27* %first_codeword_V_add, align 16" [./hls-src/huffman_create_codeword.cpp:12]   --->   Operation 12 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 1, %0 ], [ %i, %first_codewords ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %i_0, -5" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 15 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.preheader.preheader, label %first_codewords" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln16 = add i5 -1, %i_0" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 18 'add' 'add_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i5 %add_ln16 to i64" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 19 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%first_codeword_V_add_1 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln16_1" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 20 'getelementptr' 'first_codeword_V_add_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%first_codeword_V_loa = load i27* %first_codeword_V_add_1, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 21 'load' 'first_codeword_V_loa' <Predicate = (!icmp_ln14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%codeword_length_hist = getelementptr [64 x i32]* %codeword_length_histogram_V, i64 0, i64 %zext_ln16_1" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 22 'getelementptr' 'codeword_length_hist' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%codeword_length_hist_1 = load i32* %codeword_length_hist, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 23 'load' 'codeword_length_hist_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>

State 3 <SV = 2> <Delay = 7.94>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 24 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str9)" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str210) nounwind" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i5 %i_0 to i64" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 27 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%first_codeword_V_loa = load i27* %first_codeword_V_add_1, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 28 'load' 'first_codeword_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%codeword_length_hist_1 = load i32* %codeword_length_hist, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 29 'load' 'codeword_length_hist_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i32 %codeword_length_hist_1 to i26" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 30 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = trunc i27 %first_codeword_V_loa to i26" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 31 'trunc' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.37ns)   --->   "%add_ln1503 = add i26 %trunc_ln1503, %trunc_ln1503_1" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 32 'add' 'add_ln1503' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i27 @_ssdm_op_BitConcatenate.i27.i26.i1(i26 %add_ln1503, i1 false)" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%first_codeword_V_add_2 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln16" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 34 'getelementptr' 'first_codeword_V_add_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.32ns)   --->   "store i27 %shl_ln, i27* %first_codeword_V_add_2, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str9, i32 %tmp)" [./hls-src/huffman_create_codeword.cpp:19]   --->   Operation 36 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%i = add i5 1, %i_0" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%i1_0 = phi i9 [ %i_2, %assign_codewords_end ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.66ns)   --->   "%icmp_ln22 = icmp eq i9 %i1_0, -256" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 41 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i1_0, 1" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 43 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %3, label %assign_codewords_begin" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %i1_0 to i64" [./hls-src/huffman_create_codeword.cpp:24]   --->   Operation 45 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%symbol_bits_V_addr = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_create_codeword.cpp:24]   --->   Operation 46 'getelementptr' 'symbol_bits_V_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (3.25ns)   --->   "%length_V = load i5* %symbol_bits_V_addr, align 1" [./hls-src/huffman_create_codeword.cpp:24]   --->   Operation 47 'load' 'length_V' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>

State 6 <SV = 4> <Delay = 5.57>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str311) nounwind" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 48 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str311)" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 49 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str210) nounwind" [./hls-src/huffman_create_codeword.cpp:23]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (3.25ns)   --->   "%length_V = load i5* %symbol_bits_V_addr, align 1" [./hls-src/huffman_create_codeword.cpp:24]   --->   Operation 51 'load' 'length_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_6 : Operation 52 [1/1] (1.36ns)   --->   "%icmp_ln883 = icmp eq i5 %length_V, 0" [./hls-src/huffman_create_codeword.cpp:27]   --->   Operation 52 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %2, label %_ifconv" [./hls-src/huffman_create_codeword.cpp:27]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %length_V to i64" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 54 'zext' 'zext_ln544' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%first_codeword_V_add_3 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 55 'getelementptr' 'first_codeword_V_add_3' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (2.32ns)   --->   "%out_reversed_V_1 = load i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 56 'load' 'out_reversed_V_1' <Predicate = (!icmp_ln883)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%encoding_V_addr = getelementptr [256 x i32]* %encoding_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_create_codeword.cpp:36]   --->   Operation 57 'getelementptr' 'encoding_V_addr' <Predicate = (icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (3.25ns)   --->   "store i32 0, i32* %encoding_V_addr, align 4" [./hls-src/huffman_create_codeword.cpp:36]   --->   Operation 58 'store' <Predicate = (icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>

State 7 <SV = 5> <Delay = 7.76>
ST_7 : Operation 59 [1/2] (2.32ns)   --->   "%out_reversed_V_1 = load i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 59 'load' 'out_reversed_V_1' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_s = call i27 @llvm.part.select.i27(i27 %out_reversed_V_1, i32 26, i32 0) nounwind" [./hls-src/huffman_create_codeword.cpp:30]   --->   Operation 60 'partselect' 'p_Result_s' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i5 %length_V to i6" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 61 'zext' 'zext_ln215' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.82ns)   --->   "%ret_V = sub i6 27, %zext_ln215" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 62 'sub' 'ret_V' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V, i32 5)" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 63 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln790 = trunc i6 %ret_V to i3" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 64 'trunc' 'trunc_ln790' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.65ns)   --->   "%sub_ln556 = sub i3 0, %trunc_ln790" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 65 'sub' 'sub_ln556' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%zext_ln556 = zext i3 %sub_ln556 to i27" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 66 'zext' 'zext_ln556' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%r_V = shl i27 %p_Result_s, %zext_ln556" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 67 'shl' 'r_V' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%zext_ln808 = zext i6 %ret_V to i27" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 68 'zext' 'zext_ln808' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%lshr_ln808 = lshr i27 %p_Result_s, %zext_ln808" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 69 'lshr' 'lshr_ln808' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%trunc_ln796 = trunc i27 %r_V to i22" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 70 'trunc' 'trunc_ln796' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%trunc_ln796_1 = trunc i27 %lshr_ln808 to i22" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 71 'trunc' 'trunc_ln796_1' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (4.28ns) (out node of the LUT)   --->   "%select_ln796 = select i1 %p_Result_1, i22 %trunc_ln796, i22 %trunc_ln796_1" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 72 'select' 'select_ln796' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (2.40ns)   --->   "%add_ln700 = add i27 1, %out_reversed_V_1" [./hls-src/huffman_create_codeword.cpp:34]   --->   Operation 73 'add' 'add_ln700' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (2.32ns)   --->   "store i27 %add_ln700, i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:34]   --->   Operation 74 'store' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = call i27 @_ssdm_op_BitConcatenate.i27.i22.i5(i22 %select_ln796, i5 %length_V)" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 75 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i27 %tmp_2 to i32" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 76 'zext' 'zext_ln209' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%encoding_V_addr_1 = getelementptr [256 x i32]* %encoding_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 77 'getelementptr' 'encoding_V_addr_1' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (3.25ns)   --->   "store i32 %zext_ln209, i32* %encoding_V_addr_1, align 4" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 78 'store' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br label %assign_codewords_end" [./hls-src/huffman_create_codeword.cpp:35]   --->   Operation 79 'br' <Predicate = (!icmp_ln22 & !icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br label %assign_codewords_end"   --->   Operation 80 'br' <Predicate = (!icmp_ln22 & icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str311, i32 %tmp_s)" [./hls-src/huffman_create_codeword.cpp:38]   --->   Operation 81 'specregionend' 'empty_29' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 82 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_create_codeword.cpp:39]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ symbol_bits_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ codeword_length_histogram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ encoding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
first_codeword_V       (alloca           ) [ 0011111110]
first_codeword_V_add   (getelementptr    ) [ 0000000000]
store_ln12             (store            ) [ 0000000000]
br_ln14                (br               ) [ 0111000000]
i_0                    (phi              ) [ 0011000000]
icmp_ln14              (icmp             ) [ 0011000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln14                (br               ) [ 0000000000]
add_ln16               (add              ) [ 0000000000]
zext_ln16_1            (zext             ) [ 0000000000]
first_codeword_V_add_1 (getelementptr    ) [ 0001000000]
codeword_length_hist   (getelementptr    ) [ 0001000000]
specloopname_ln14      (specloopname     ) [ 0000000000]
tmp                    (specregionbegin  ) [ 0000000000]
specpipeline_ln15      (specpipeline     ) [ 0000000000]
zext_ln16              (zext             ) [ 0000000000]
first_codeword_V_loa   (load             ) [ 0000000000]
codeword_length_hist_1 (load             ) [ 0000000000]
trunc_ln1503           (trunc            ) [ 0000000000]
trunc_ln1503_1         (trunc            ) [ 0000000000]
add_ln1503             (add              ) [ 0000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000]
first_codeword_V_add_2 (getelementptr    ) [ 0000000000]
store_ln16             (store            ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
i                      (add              ) [ 0111000000]
br_ln14                (br               ) [ 0111000000]
br_ln22                (br               ) [ 0000111110]
i1_0                   (phi              ) [ 0000010000]
icmp_ln22              (icmp             ) [ 0000011110]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
i_2                    (add              ) [ 0000111110]
br_ln22                (br               ) [ 0000000000]
zext_ln24              (zext             ) [ 0000001110]
symbol_bits_V_addr     (getelementptr    ) [ 0000001000]
specloopname_ln22      (specloopname     ) [ 0000000000]
tmp_s                  (specregionbegin  ) [ 0000000110]
specpipeline_ln23      (specpipeline     ) [ 0000000000]
length_V               (load             ) [ 0000000110]
icmp_ln883             (icmp             ) [ 0000011110]
br_ln27                (br               ) [ 0000000000]
zext_ln544             (zext             ) [ 0000000000]
first_codeword_V_add_3 (getelementptr    ) [ 0000000100]
encoding_V_addr        (getelementptr    ) [ 0000000000]
store_ln36             (store            ) [ 0000000000]
out_reversed_V_1       (load             ) [ 0000000000]
p_Result_s             (partselect       ) [ 0000000000]
zext_ln215             (zext             ) [ 0000000000]
ret_V                  (sub              ) [ 0000000000]
p_Result_1             (bitselect        ) [ 0000000000]
trunc_ln790            (trunc            ) [ 0000000000]
sub_ln556              (sub              ) [ 0000000000]
zext_ln556             (zext             ) [ 0000000000]
r_V                    (shl              ) [ 0000000000]
zext_ln808             (zext             ) [ 0000000000]
lshr_ln808             (lshr             ) [ 0000000000]
trunc_ln796            (trunc            ) [ 0000000000]
trunc_ln796_1          (trunc            ) [ 0000000000]
select_ln796           (select           ) [ 0000000010]
add_ln700              (add              ) [ 0000000000]
store_ln34             (store            ) [ 0000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000]
zext_ln209             (zext             ) [ 0000000000]
encoding_V_addr_1      (getelementptr    ) [ 0000000000]
store_ln33             (store            ) [ 0000000000]
br_ln35                (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
empty_29               (specregionend    ) [ 0000000000]
br_ln22                (br               ) [ 0000111110]
ret_ln39               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="symbol_bits_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbol_bits_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="codeword_length_histogram_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codeword_length_histogram_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="encoding_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoding_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i26.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i22.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="first_codeword_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="first_codeword_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="first_codeword_V_add_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="27" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_codeword_V_add/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="27" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln12/1 first_codeword_V_loa/2 store_ln16/3 out_reversed_V_1/6 store_ln34/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="first_codeword_V_add_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_codeword_V_add_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="codeword_length_hist_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeword_length_hist/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="codeword_length_hist_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="first_codeword_V_add_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_codeword_V_add_2/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="symbol_bits_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="9" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symbol_bits_V_addr/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="length_V/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="first_codeword_V_add_3_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_codeword_V_add_3/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="encoding_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="1"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="encoding_V_addr/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/6 store_ln33/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="encoding_V_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="3"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="encoding_V_addr_1/8 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="5" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i1_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="1"/>
<pin id="172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i1_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln14_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln16_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln16_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln16_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln1503_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln1503_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="27" slack="0"/>
<pin id="210" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln1503_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="0" index="1" bw="26" slack="0"/>
<pin id="215" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1503/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shl_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="27" slack="0"/>
<pin id="220" dir="0" index="1" bw="26" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="1"/>
<pin id="230" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln22_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln24_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln883_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln544_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="27" slack="0"/>
<pin id="263" dir="0" index="1" bw="27" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln215_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="ret_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Result_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln790_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln790/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln556_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln556/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln556_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln556/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="r_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="27" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln808_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln808/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="lshr_ln808_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="27" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln808/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln796_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="27" slack="0"/>
<pin id="320" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln796/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln796_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="27" slack="0"/>
<pin id="324" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln796_1/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln796_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="22" slack="0"/>
<pin id="329" dir="0" index="2" bw="22" slack="0"/>
<pin id="330" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln796/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln700_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="27" slack="0"/>
<pin id="337" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="27" slack="0"/>
<pin id="343" dir="0" index="1" bw="22" slack="1"/>
<pin id="344" dir="0" index="2" bw="5" slack="2"/>
<pin id="345" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln209_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="27" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/8 "/>
</bind>
</comp>

<comp id="355" class="1005" name="first_codeword_V_add_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="first_codeword_V_add_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="codeword_length_hist_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="1"/>
<pin id="362" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="codeword_length_hist "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln22_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="2"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="zext_ln24_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="385" class="1005" name="symbol_bits_V_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="symbol_bits_V_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="length_V_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="1"/>
<pin id="392" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="length_V "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln883_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln883 "/>
</bind>
</comp>

<comp id="400" class="1005" name="first_codeword_V_add_3_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="1"/>
<pin id="402" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="first_codeword_V_add_3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="select_ln796_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="22" slack="1"/>
<pin id="407" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="select_ln796 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="74" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="89" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="109" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="162" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="162" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="202"><net_src comp="158" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="207"><net_src comp="103" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="82" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="158" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="174" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="174" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="174" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="254"><net_src comp="123" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="123" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="82" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="274" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="261" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="274" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="261" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="302" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="312" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="280" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="318" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="82" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="341" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="358"><net_src comp="89" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="363"><net_src comp="96" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="368"><net_src comp="227" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="373"><net_src comp="233" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="239" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="382"><net_src comp="245" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="388"><net_src comp="116" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="393"><net_src comp="123" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="399"><net_src comp="250" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="129" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="408"><net_src comp="326" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="341" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encoding_V | {6 8 }
 - Input state : 
	Port: create_codeword : symbol_bits_V | {5 6 }
	Port: create_codeword : codeword_length_histogram_V | {2 3 }
	Port: create_codeword : encoding_V | {}
  - Chain level:
	State 1
		first_codeword_V_add : 1
		store_ln12 : 2
	State 2
		icmp_ln14 : 1
		br_ln14 : 2
		add_ln16 : 1
		zext_ln16_1 : 2
		first_codeword_V_add_1 : 3
		first_codeword_V_loa : 4
		codeword_length_hist : 3
		codeword_length_hist_1 : 4
	State 3
		trunc_ln1503 : 1
		trunc_ln1503_1 : 1
		add_ln1503 : 2
		shl_ln : 3
		first_codeword_V_add_2 : 1
		store_ln16 : 4
		empty : 1
	State 4
	State 5
		icmp_ln22 : 1
		i_2 : 1
		br_ln22 : 2
		zext_ln24 : 1
		symbol_bits_V_addr : 2
		length_V : 3
	State 6
		icmp_ln883 : 1
		br_ln27 : 2
		zext_ln544 : 1
		first_codeword_V_add_3 : 2
		out_reversed_V_1 : 3
		store_ln36 : 1
	State 7
		p_Result_s : 1
		ret_V : 1
		p_Result_1 : 2
		trunc_ln790 : 2
		sub_ln556 : 3
		zext_ln556 : 4
		r_V : 5
		zext_ln808 : 2
		lshr_ln808 : 3
		trunc_ln796 : 6
		trunc_ln796_1 : 4
		select_ln796 : 7
		add_ln700 : 1
		store_ln34 : 2
	State 8
		zext_ln209 : 1
		store_ln33 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln16_fu_187    |    0    |    15   |
|          |   add_ln1503_fu_212   |    0    |    33   |
|    add   |        i_fu_227       |    0    |    15   |
|          |       i_2_fu_239      |    0    |    15   |
|          |    add_ln700_fu_334   |    0    |    34   |
|----------|-----------------------|---------|---------|
|    shl   |       r_V_fu_302      |    0    |    81   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln808_fu_312   |    0    |    81   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln14_fu_181   |    0    |    11   |
|   icmp   |    icmp_ln22_fu_233   |    0    |    13   |
|          |   icmp_ln883_fu_250   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    sub   |      ret_V_fu_274     |    0    |    15   |
|          |    sub_ln556_fu_292   |    0    |    12   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln796_fu_326  |    0    |    22   |
|----------|-----------------------|---------|---------|
|          |   zext_ln16_1_fu_193  |    0    |    0    |
|          |    zext_ln16_fu_199   |    0    |    0    |
|          |    zext_ln24_fu_245   |    0    |    0    |
|   zext   |   zext_ln544_fu_256   |    0    |    0    |
|          |   zext_ln215_fu_271   |    0    |    0    |
|          |   zext_ln556_fu_298   |    0    |    0    |
|          |   zext_ln808_fu_308   |    0    |    0    |
|          |   zext_ln209_fu_347   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  trunc_ln1503_fu_204  |    0    |    0    |
|          | trunc_ln1503_1_fu_208 |    0    |    0    |
|   trunc  |   trunc_ln790_fu_288  |    0    |    0    |
|          |   trunc_ln796_fu_318  |    0    |    0    |
|          |  trunc_ln796_1_fu_322 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_218     |    0    |    0    |
|          |      tmp_2_fu_341     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|   p_Result_s_fu_261   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|   p_Result_1_fu_280   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   358   |
|----------|-----------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|first_codeword_V|    0   |   54   |   12   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   54   |   12   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| codeword_length_hist_reg_360 |    6   |
|first_codeword_V_add_1_reg_355|    5   |
|first_codeword_V_add_3_reg_400|    5   |
|         i1_0_reg_170         |    9   |
|          i_0_reg_158         |    5   |
|          i_2_reg_374         |    9   |
|           i_reg_365          |    5   |
|       icmp_ln22_reg_370      |    1   |
|      icmp_ln883_reg_396      |    1   |
|       length_V_reg_390       |    5   |
|     select_ln796_reg_405     |   22   |
|  symbol_bits_V_addr_reg_385  |    8   |
|       zext_ln24_reg_379      |   64   |
+------------------------------+--------+
|             Total            |   145  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_82 |  p0  |   6  |   5  |   30   ||    33   |
|  grp_access_fu_82 |  p1  |   3  |  27  |   81   ||    15   |
| grp_access_fu_103 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_143 |  p1  |   2  |  32  |   64   ||    9    |
|    i_0_reg_158    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   229  || 12.6118 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   358  |    -   |
|   Memory  |    0   |    -   |   54   |   12   |    0   |
|Multiplexer|    -   |   12   |    -   |   93   |    -   |
|  Register |    -   |    -   |   145  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   199  |   463  |    0   |
+-----------+--------+--------+--------+--------+--------+
