# RV32I_piped
WIP pipelined implementation of the RISC-V RV32I instruction set architecture.

## Current Instruction Support
• ADD/SUB

## Current Modules
• Instruction Decoder

• Register File

• Arithmetic Logic Unit

• Finite State Machine

## Testbench Status
• Barebone SystsemVerilog unit

## Immediate Next Steps
• Support the rest of R-type instructions

• Support I-type instructions   