{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746401870024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746401870025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 04 20:37:49 2025 " "Processing started: Sun May 04 20:37:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746401870025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401870025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401870025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746401870699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746401870700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simmar.v 1 1 " "Found 1 design units, including 1 entities, in source file simmar.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimMAR " "Found entity 1: SimMAR" {  } { { "SimMAR.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimMAR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simram.v 1 1 " "Found 1 design units, including 1 entities, in source file simram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimRAM " "Found entity 1: SimRAM" {  } { { "SimRAM.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simci74173.v 1 1 " "Found 1 design units, including 1 entities, in source file simci74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimReg74173 " "Found entity 1: SimReg74173" {  } { { "SimCi74173.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimCi74173.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74173.v 1 1 " "Found 1 design units, including 1 entities, in source file ci74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ci74173 " "Found entity 1: Ci74173" {  } { { "Ci74173.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/Ci74173.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux74157.v 1 1 " "Found 1 design units, including 1 entities, in source file mux74157.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux74157 " "Found entity 1: mux74157" {  } { { "mux74157.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/mux74157.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1.v 0 0 " "Found 0 design units, including 0 entities, in source file sap1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simmux74157.v 1 1 " "Found 1 design units, including 1 entities, in source file simmux74157.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimMux74157 " "Found entity 1: SimMux74157" {  } { { "SimMux74157.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimMux74157.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acumulador.v(31) " "Verilog HDL warning at acumulador.v(31): extended using \"x\" or \"z\"" {  } { { "acumulador.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/acumulador.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1746401886261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simacumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file simacumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimAcumulador " "Found entity 1: SimAcumulador" {  } { { "SimAcumulador.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimAcumulador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorb.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorB " "Found entity 1: registradorB" {  } { { "registradorB.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/registradorB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simregistradorb.v 1 1 " "Found 1 design units, including 1 entities, in source file simregistradorb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimRegistradorB " "Found entity 1: SimRegistradorB" {  } { { "SimRegistradorB.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorsaida.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorsaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorSaida " "Found entity 1: registradorSaida" {  } { { "registradorSaida.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/registradorSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simregistradorsaida.v 1 1 " "Found 1 design units, including 1 entities, in source file simregistradorsaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimRegistradorSaida " "Found entity 1: SimRegistradorSaida" {  } { { "SimRegistradorSaida.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorSaida.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradordeinstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file registradordeinstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorDeInstrucoes " "Found entity 1: registradorDeInstrucoes" {  } { { "registradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/registradorDeInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simregistradordeinstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file simregistradordeinstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimRegistradorDeInstrucoes " "Found entity 1: SimRegistradorDeInstrucoes" {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746401886291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886291 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "EI_LSB SimRegistradorDeInstrucoes.v(72) " "Verilog HDL error at SimRegistradorDeInstrucoes.v(72): object \"EI_LSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 72 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746401886296 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLR_MSB SimRegistradorDeInstrucoes.v(73) " "Verilog HDL error at SimRegistradorDeInstrucoes.v(73): object \"CLR_MSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746401886296 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLR_MSB SimRegistradorDeInstrucoes.v(79) " "Verilog HDL error at SimRegistradorDeInstrucoes.v(79): object \"CLR_MSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746401886297 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLR_MSB SimRegistradorDeInstrucoes.v(81) " "Verilog HDL error at SimRegistradorDeInstrucoes.v(81): object \"CLR_MSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746401886297 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD SimRegistradorDeInstrucoes.v(88) " "Verilog HDL error at SimRegistradorDeInstrucoes.v(88): object \"LOAD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746401886297 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "EI_LSB SimRegistradorDeInstrucoes.v(89) " "Verilog HDL error at SimRegistradorDeInstrucoes.v(89): object \"EI_LSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746401886297 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLR_MSB SimRegistradorDeInstrucoes.v(90) " "Verilog HDL error at SimRegistradorDeInstrucoes.v(90): object \"CLR_MSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 90 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746401886297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/output_files/SAP1.map.smsg " "Generated suppressed messages file D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/output_files/SAP1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886360 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746401886495 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 04 20:38:06 2025 " "Processing ended: Sun May 04 20:38:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746401886495 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746401886495 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746401886495 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401886495 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746401887401 ""}
