*$
* TPS50601A-SP
*****************************************************************************
* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS50601A-SP
* Date: 14NOV2018
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS50601ASPEVM-S
* EVM Users Guide: NA
* Datasheet: SLVSDF5 â€“REV. 1.1 - JUNE 30, 2017
* Topologies Supported: Buck
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Implementation of SYNC functionality is changed.
* Initial condition to SS_TR node is removed to validate for master slave configuration.
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. SYNC functionality
*      b. PVIN and VIN UVLO and hysteresis
*      c. Minimum on time and dead time
*      d. Enable threshold and hysteresis
*      e. High side switch current limit
*      f. Low side switch source and sink current limit
* 2. Temperature effects are not modeled. 
*
*****************************************************************************
.SUBCKT TPS50601A-SP_TRANS AGND COMP EN PGND_0 PGND_1 PGND_2 PH_0 PH_1 PH_2 PH_3 
+  PH_4 PVIN_0 PVIN_1 PWPD PWRGD REFCAP RT SS_TR SYNC VIN VSENSE  PARAMS: SS=0
V_U12_V77         U12_N167743080 0 3
X_U12_U685         SYNC_IN U12_N16774072 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
X_U12_U686         SYNC_IN U12_N16774072 U12_SYNC_IN_PLS AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U666         SYNC_IN U12_SYNC_IN_180 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U12_E1         U12_N16773836 U12_N16773840 U12_N16773860 0 1
X_U12_U117         U12_SYNC_IN_PLS U12_SYNC_IN_180_PLS U12_N16773718
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U687         U12_SYNC_IN_180 U12_N16774170 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
C_U12_C3         0 U12_N16773860  1n IC=0 
X_U12_U118         U12_N16773848 U12_N16773840 U12_N16773818 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U12_U688         U12_SYNC_IN_180 U12_N16774170 U12_SYNC_IN_180_PLS
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U12_V4         U12_N16773836 0 2.0Vdc
X_U12_U689         U12_N16773818 SDWN SYNC_ACTIVE NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U12_R6         U12_N16773860 U12_N16773818  10  
I_U12_I1         U12_N16774256 U12_N16773848 DC 1m  
X_U12_S1    U12_N16773718 0 U12_N16773848 0 Sync_Detect_U12_S1 
V_U12_V74         U12_N16774256 0 1.0
C_U12_C1         0 U12_N16773848  12.5n IC=0 
D_U12_D66         U12_N16773848 U12_N167743080 D_D1 
R_R3         PVIN_1 PVIN_0  1m  
V_U5_V81         U5_N16589086 0 10
X_U5_U608         U5_N16589086 U5_N16589110 U5_VALLEY_ILIMIT COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U5_ABM165         U5_N16589110 0 VALUE { (-V(OCLOW))     }
R_U5_R255         U5_N16489395 U5_N16489275  11.54k  
X_U5_U618         U5_CBC_ILIMIT U5_VALLEY_ILIMIT U5_ILIM AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U603         PWM_CLK N16815638 SYSCLK SET1 U5_N16815533 SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U5_ABM152         U5_ISWF 0 VALUE { {IF(V(U5_N16489275) > 0.5,  
+ V(ISW),0.0)}   }
V_U5_V85         U5_N16589943 0 1
V_U5_V84         U5_N16587716 0 0.25
X_U5_U600         U5_ICTRL U5_ISWF U5_N16588145 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U5_U606         COMP U5_N16587716 U5_PULSE_SKIP_B COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U5_ABM164         U5_ICTRL 0 VALUE { (((V(COMP)
+  -0.25)/55.56k)-V(ISLOPE))*1MEG    }
X_U5_U604         U5_N16589002 ISW U5_CBC_ILIMIT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
D_U5_D58         U5_N16489275 U5_N16489395 D_D1 
X_U5_U619         U5_N16805239 OVP U5_N16815533 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U609         U5_N16588145 U5_PULSE_SKIP_B U5_ILIM U5_N16589943
+  U5_N16805239 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V80         U5_N16589002 0 11
E_U5_ABM151         U5_N16489395 0 VALUE { {IF(V(HDRV) < 0.5, 1,0)}    }
C_U5_C146         0 U5_N16489275  5p  
R_U4_R292         COMP U4_N16801398  1  
C_U4_C5         0 COMP  20.7p  
E_U4_ABM9         U4_N16779469 0 VALUE { {IF(V(SDWN) > 0.5,62m,0.25)}    }
C_U4_C167         0 U4_VGM  1n  
E_U4_ABM178         U4_VID 0 VALUE { { V(VSENSEINT) - V(VREF_GM) }    }
R_U4_R291         U4_N16793650 U4_VGM  1  
V_U4_V6         U4_N7407271 0 2
E_U4_ABM179         U4_N16793650 0 VALUE { IF(V(U4_N16793617) > 1475u,
+  1475u,V(U4_N16793617))    }
E_U4_ABM172         U4_N16793647 0 VALUE { {IF(V(SS_TR) < 0.1, 10u, 10u +
+  (1290u *((V(SS_TR) -100m)/299m)))}    }
G_U4_ABMI1         U4_N16801398 0 VALUE { IF(V(U4_CHANGE_GM) < 0.5,
+  (LIMIT(V(U4_VGM)*V(U4_VID),-115u,115u)),  
+ (LIMIT(V(U4_ICOMP), -115u, 115u)))   }
R_U4_R287         U4_N16793647 U4_N16793617  1  
X_U4_U614         U4_N7414364 U4_SDWN_N OCB AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C163         0 U4_N16793617  1n  
X_U4_U606         SS_TR U4_N16788670 U4_N16788673 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U4_R11         U4_N7414368 U4_N7414364  1  
V_U4_V84         U4_N16788670 0 0.804
R_U4_R4         0 COMP  17MEG  
C_U4_C9         0 U4_N7414364  1n  
X_U4_U625         U4_N16788673 U4_N16789730 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500u
D_U4_D9         U4_N16779469 COMP D_D1 
E_U4_ABM173         U4_ICOMP 0 VALUE { 
+ {-2.23914*V(U4_VID)*V(U4_VID)*V(U4_VID)*V(U4_VID)+
+  1.1902*V(U4_VID)*V(U4_VID)*V(U4_VID)+ 0.0159*V(U4_VID)*V(U4_VID) +
+  0.0019*V(U4_VID) -5u}    }
E_U4_ABM180         U4_N16800294 0 VALUE { IF(V(SDWN) > 0.5,1,0)    }
E_U4_ABM8         U4_N7414368 0 VALUE { {IF(V(COMP) > 1.6,1,0)}    }
C_U4_C15         0 U4_N16800297  1n  
R_U4_R15         U4_N16800294 U4_N16800297  1  
D_U4_D10         COMP U4_N7407271 D_D1 
X_U4_U626         U4_N16788673 U4_N16789730 U4_CHANGE_GM AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S68    U4_N16800297 0 COMP 0 ErrorAmp_U4_S68 
X_U4_U624         SDWN U4_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U616         U7_N16831584 U7_N16831587 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U610         U7_N16831496 U7_N16844464 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U7_ABM79         U7_N16831630 0 VALUE { {IF((V(PVIN_0) - V(HDRV)) > 1.1  
+ ,0,1)}   }
D_U7_D14         U7_N16831598 PH_0 D_D1 
R_U7_R144         U7_N16831630 U7_N16820141  1  
V_U7_V1         0 U7_N16831598 0.6
X_U7_U613         SDWN U7_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U621         PWM_FINAL U7_N16831633 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U619         U7_SDWN_N PWM_FINAL U7_N16831621 U7_HDRVIN AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_S31    LDRV 0 PH_0 U7_N16831607 Driver_U7_S31 
E_U7_ABM170         U7_N16831622 0 VALUE { {IF(V(LDRV) > 1.1,0,1)}    }
X_U7_U620         U7_N16816085 VIN U7_LDRVIN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U7_C77         U7_N16831621 0  1n  
X_U7_S30    PVIN_0 HDRV U7_N16831495 PH_0 Driver_U7_S30 
X_U7_S4    U7_N16831584 0 PVIN_0 LDRV Driver_U7_S4 
X_U7_S2    U7_N16844464 0 U7_N16868310 HDRV Driver_U7_S2 
X_U7_H2    U7_N16831607 0 OCLOW 0 Driver_U7_H2 
D_U7_D13         U7_N167652921 PVIN_0 D_D1 
X_U7_U608         U7_HDRVIN U7_N16831549 U7_N16831496 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U615         U7_LDRVIN U7_N16831565 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=30n
R_U7_R143         U7_N16831622 U7_N16831621  1  
X_U7_U611         U7_HDRVIN U7_N16831549 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=80n
V_U7_V2         PH_0 U7_N167652921 0.4
X_U7_S3    U7_N16831496 0 HDRV 0 Driver_U7_S3 
X_U7_H1    PVIN_0 U7_N16831495 ISW 0 Driver_U7_H1 
X_U7_S5    U7_N16831587 0 LDRV 0 Driver_U7_S5 
X_U7_U625         U7_SDWN_N U7_N16831633 U7_N16820141 OCLOWLIMIT U7_N16816085
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U7_ABM171         U7_N16868310 0 VALUE { V(VIN)    }
C_U7_C78         U7_N16820141 0  1n  
X_U7_U614         U7_LDRVIN U7_N16831565 U7_N16831584 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U613         PVIN_0 U9_N16676690 U9_N16676626 U9_PVIN_UVLO
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U9_C163         U9_N16673535 U9_N16673393  140.5p  
X_U9_U612         ENAB U9_VIN_UVLO U9_PVIN_UVLO SDWN NAND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U9_V2         U9_N16624961 0 2.75
R_U9_R287         0 U9_N16673393  1k  
V_U9_V1         U9_N16624965 0 150m
E_U9_ABM173         SS_DISCH 0 VALUE { {IF(V(SS_TR)  < 20m,0,  
+ IF(V(U9_N16673393) > 0.5,1,0))}   }
V_U9_V3         U9_N16676690 0 2.5
X_U9_U2         VIN U9_N16624961 U9_N16624965 U9_VIN_UVLO COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U9_V4         U9_N16676626 0 450m
X_U9_U603         SDWN U9_N16673535 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R2         PH_0 PH_1  1m  
R_R1         PGND_1 PGND_0  1m  
V_V48         REFCAP PGND_0 1.211
C_U11_C154         0 U11_N16785302  5p  
E_U11_ABM159         U11_N16785340 0 VALUE { {IF(V(LDRV) > 0.5, 1,0)}    }
X_U11_U615         OCLOWLIMIT U11_N16775381 U11_N16775359 SET1 U11_N16775367
+  SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U616         U11_N16754868 U11_N16754934 U11_N16775367 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11_U609         ENAB PWM_FINAL U11_N16775359 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U11_D59         U11_N16785302 U11_N16785340 D_D1 
R_U11_R272         U11_N16785340 U11_N16785302  11.54k  
R_U11_R268         0 U11_N16775381  100MEG  
V_U11_V67         U11_N16754868 0 3
E_U11_ABM158         U11_N16754934 0 VALUE { {IF(V(U11_N16785302) > 0.5,   
+ V(OCLOW),1)}   }
V_V47         SET0 PGND_0 0Vdc
R_R7         PH_0 PH_2  1m  
C_U1_C7         0 U1_N16765519  1n  
D_U1_D10         EN VIN D_D1 
X_U1_U7         EN U1_N16765519 ENAB COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
G_U1_ABMII1         VIN EN VALUE { {6.1u+ 3u*V(ENAB)}    }
E_U1_ABM6         U1_N167656191 0 VALUE { (-(V(ENAB) *0.03) + 1.14)    }
R_U1_R7         U1_N167656191 U1_N16765519  1  
R_U3_R14         U3_N7398284 VREF_GM  1  
G_U3_ABMII1         U3_N7397984 SS_TR VALUE { {IF(V(SDWN) > 0.5,0,2u)}    }
X_U3_S68    U3_N7411100 0 SS_TR 0 SoftStart_U3_S68 
C_U3_C8         SS_TR 0  0.1p   IC={{SS}*0.8} 
D_U3_D62         SS_TR U3_N7397984 D_D1 
E_U3_ABM180         U3_N7411094 0 VALUE { IF(V(OCB) > 0.5,1,0)    }
D_U3_D63         0 SS_TR D_D1 
C_U3_C14         0 VREF_GM  1n  
E_U3_ABM178         U3_N7398284 0 VALUE { IF(V(SS_TR) < 0.804, V(SS_TR),0.804) 
+    }
C_U3_C15         0 U3_N7411100  1n  
R_U3_R15         U3_N7411094 U3_N7411100  1  
V_U3_V70         U3_N7397984 0 1.4
G_U3_ABMI5         SS_TR 0 VALUE { {IF(V(SS_DISCH) > 0.5, 1.25,0)}    }
R_U6_R272         U6_N16489522 U6_INDELAYED1  36.72k  
X_U6_U620         U6_N16489522 U6_INDELAYED1 d_d PARAMS:
X_U6_U824         U6_N16489522 U6_INDELAYED1 PWM_CLK PWM_FINAL OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U822         PWM_CLK U6_N16497188 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
C_U6_C172         0 U6_INDELAYED1  10p  
X_U6_U823         U6_N16497188 PWM_CLK U6_N16489522 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_V46         SET1 PGND_0 1
R_R8         PH_0 PH_3  1m  
R_R4         PGND_2 PGND_0  1m  
V_U8_V5         U8_N16633294 0 0.6Vdc
X_U8_U6         VSENSEINT U8_N16764280 U8_UVP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U8_U614         VIN U8_N16633294 U8_N16633723 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U8_C160         0 U8_N16630346  2n  
X_U8_U7         U8_N16766982 VSENSEINT OVP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U8_ABM4         U8_N167643001 0 VALUE { (-(V(U8_UVP) *0.025) + 0.756)    }
E_U8_ABM164         U8_N16621864 0 VALUE { V(VSENSE)    }
R_U8_R5         U8_N167643001 U8_N16764280  1  
E_U8_ABM5         U8_N167669721 0 VALUE { ((V(OVP) *0.024) + 0.876)    }
R_U8_R284         U8_N16630509 U8_N16630346  14k  
R_U8_R6         U8_N167669721 U8_N16766982  1  
R_U8_R282         U8_N16621864 VSENSEINT  1  
C_U8_C5         0 U8_N16764280  1n  
X_U8_U611         SDWN U8_N16557840 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U8_C6         0 U8_N16766982  1n  
X_U8_U615         U8_N16630695 U8_N16633723 U8_N16634012 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U8_C159         0 VSENSEINT  1n  
X_U8_U612         U8_UVP OVP U8_N16557840 U8_N16630509 NAND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_S19    U8_N16634012 0 PWRGD 0 PGOOD_U8_S19 
X_U8_U613         U8_N16630346 U8_N16630695 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_R6         AGND PGND_0  1m  
E_U2_ABM186         U2_N16778134 0 VALUE { {IF(V(I_RT) < 0.2u , 1,0)}    }
X_U2_U613         U2_N16952561 U2_N16943060 U2_N16943157 U2_N16943971
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U118         RAMP U2_N16785215 U2_RT_CLK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U2_V47         U2_N16785215 0 2
E_U2_E3         U2_SYNC_OUT 0 U2_N16947984 0 1
V_U2_V48         U2_N16898922 0 1
X_U2_U651         U2_RT_CLK U2_SYNC_IN_180_PULSE SYNC_ACTIVE SYSCLK
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U696         SDWN U2_N16779741 U2_N16779575 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U2_V49         U2_N16943060 0 2
X_U2_U135         U2_N16871365 U2_N16779741 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=30n
X_U2_U698         U2_N16944576 U2_N16944533 U2_N16944549 U2_N16944803
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U690         U2_SYNC_IN_INT U2_N16880410 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
X_U2_U668         SYNC_ACTIVE U2_N16871577 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V51         U2_N16944533 0 1.9
X_U2_S27    U2_N16842149 0 U2_N16779614 0 Oscillator_Sync_U2_S27 
X_U2_U691         U2_SYNC_IN_INT U2_N16880410 U2_SYNC_IN_180_PULSE AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U689         U2_IS_INT_CLK U2_SDWN_N U2_N16833268 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U2_V52         U2_N16944549 0 0.9
X_U2_U119         U2_N16898922 RAMP U2_N16952589 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U2_V46         U2_N16806989 0 0.5
X_U2_S26    U2_N16779575 0 RAMP 0 Oscillator_Sync_U2_S26 
G_U2_ABMI1         U2_N16779620 U2_N16779614 VALUE { IF(V(U2_IS_INT_CLK)>0.5,
+  5.25u,V(I_RT))    }
R_U2_R276         0 RT  500MEG  
E_U2_ABM4         ISLOPE 0 VALUE { MAX(V(U2_N16779614)-0.4,0)*8.8085u    }
X_U2_S71    U2_SYNC_OUT_INT 0 U2_N16947984 U2_SYNC_OUT_INT
+  Oscillator_Sync_U2_S71 
R_U2_R1         U2_N16944803 SYNC_IN  1  
X_U2_U694         SDWN SYSCLK U2_N16842149 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_H2    RT U2_N16806989 I_RT 0 Oscillator_Sync_U2_H2 
C_U2_C39         0 SYNC_IN  1n  
V_U2_V45         U2_N16779620 0 5
C_U2_C170         0 U2_N16947984  1n  
E_U2_ABM188         U2_SYNC_OUT_INT 0 VALUE { IF{V(U2_N16943971) >
+  0.5,V(VIN),0}    }
R_U2_R281         U2_N16959843 U2_N16952561  10  
X_U2_U692         U2_N16871577 SYSCLK U2_N16871365 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U2_D11         RAMP U2_N16779620 D_D1 
X_U2_U666         U2_RT_CLK U2_RT_CLK_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V50         U2_N16943157 0 1.4
D_U2_D12         U2_N16779614 U2_N16779620 D_D1 
E_U2_ABM189         U2_N16959843 0 VALUE { V(VIN)    }
E_U2_ABM185         U2_N16944576 0 VALUE { IF(V(U2_IS_INT_CLK) > 0.5,0,  
+ V(SYNC))   }
R_U2_R280         I_RT 0  1  
X_U2_S72    U2_N16952589 0 U2_N16952561 0 Oscillator_Sync_U2_S72 
C_U2_C79         RAMP 0  5.154p  
X_U2_S20    U2_N16833268 0 SYNC U2_SYNC_OUT Oscillator_Sync_U2_S20 
X_U2_U669         SDWN U2_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U670         SYNC_IN U2_SYNC_IN_INT INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMI2         U2_N16779620 RAMP VALUE { IF(V(U2_IS_INT_CLK)>0.5,
+  5.25u,V(I_RT))    }
C_U2_C81         U2_IS_INT_CLK 0  1n  
R_U2_R279         U2_N16778134 U2_IS_INT_CLK  1  
C_U2_C80         U2_N16779614 0  5.154p  
R_R9         PH_0 PH_4  1m  
.ENDS TPS50601A-SP_TRANS
*$
.subckt Sync_Detect_U12_S1 1 2 3 4  
S_U12_S1         3 4 1 2 _U12_S1
RS_U12_S1         1 2 1G
.MODEL         _U12_S1 VSWITCH Roff=1e7 Ron=10m Voff=0.2 Von=0.8
.ends Sync_Detect_U12_S1
*$
.subckt ErrorAmp_U4_S68 1 2 3 4  
S_U4_S68         3 4 1 2 _U4_S68
RS_U4_S68         1 2 1G
.MODEL         _U4_S68 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends ErrorAmp_U4_S68
*$
.subckt Driver_U7_S31 1 2 3 4  
S_U7_S31         3 4 1 2 _U7_S31
RS_U7_S31         1 2 1G
.MODEL         _U7_S31 VSWITCH Roff=10e6 Ron=50m Voff=0.4 Von=1.6
.ends Driver_U7_S31
*$
.subckt Driver_U7_S30 1 2 3 4  
S_U7_S30         3 4 1 2 _U7_S30
RS_U7_S30         1 2 1G
.MODEL         _U7_S30 VSWITCH Roff=10e6 Ron=64m Voff=0.4 Von=0.7
.ends Driver_U7_S30
*$
.subckt Driver_U7_S4 1 2 3 4  
S_U7_S4         3 4 1 2 _U7_S4
RS_U7_S4         1 2 1G
.MODEL         _U7_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U7_S4
*$
.subckt Driver_U7_S2 1 2 3 4  
S_U7_S2         3 4 1 2 _U7_S2
RS_U7_S2         1 2 1G
.MODEL         _U7_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U7_S2
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt Driver_U7_S3 1 2 3 4  
S_U7_S3         3 4 1 2 _U7_S3
RS_U7_S3         1 2 1G
.MODEL         _U7_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U7_S3
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt Driver_U7_S5 1 2 3 4  
S_U7_S5         3 4 1 2 _U7_S5
RS_U7_S5         1 2 1G
.MODEL         _U7_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U7_S5
*$
.subckt SoftStart_U3_S68 1 2 3 4  
S_U3_S68         3 4 1 2 _U3_S68
RS_U3_S68         1 2 1G
.MODEL         _U3_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends SoftStart_U3_S68
*$
.subckt PGOOD_U8_S19 1 2 3 4  
S_U8_S19         3 4 1 2 _U8_S19
RS_U8_S19         1 2 1G
.MODEL         _U8_S19 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends PGOOD_U8_S19
*$
.subckt Oscillator_Sync_U2_S27 1 2 3 4  
S_U2_S27         3 4 1 2 _U2_S27
RS_U2_S27         1 2 1G
.MODEL         _U2_S27 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_Sync_U2_S27
*$
.subckt Oscillator_Sync_U2_S26 1 2 3 4  
S_U2_S26         3 4 1 2 _U2_S26
RS_U2_S26         1 2 1G
.MODEL         _U2_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_Sync_U2_S26
*$
.subckt Oscillator_Sync_U2_S71 1 2 3 4  
S_U2_S71         3 4 1 2 _U2_S71
RS_U2_S71         1 2 1G
.MODEL         _U2_S71 VSWITCH Roff=2.73 Ron=31.86 Voff=0.2 Von=0.8
.ends Oscillator_Sync_U2_S71
*$
.subckt Oscillator_Sync_U2_H2 1 2 3 4  
H_U2_H2         3 4 VH_U2_H2 -1
VH_U2_H2         1 2 0V
.ends Oscillator_Sync_U2_H2
*$
.subckt Oscillator_Sync_U2_S72 1 2 3 4  
S_U2_S72         3 4 1 2 _U2_S72
RS_U2_S72         1 2 1G
.MODEL         _U2_S72 VSWITCH Roff=1 Ron=10MEG Voff=0.2 Von=0.8
.ends Oscillator_Sync_U2_S72
*$
.subckt Oscillator_Sync_U2_S20 1 2 3 4  
S_U2_S20         3 4 1 2 _U2_S20
RS_U2_S20         1 2 1G
.MODEL         _U2_S20 VSWITCH Roff=2e6 Ron=10 Voff=0.2V Von=0.8V
.ends Oscillator_Sync_U2_S20
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.001
+ n=0.1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.MODEL B230-13-F D( IS=1e-15 TT=10p Rs=0.001 N=1  )
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$ 
