INFILE=/home/iaa7519/Documents/Architecture/GrosProjet/UART_VHDL/UART_emission/UART_FPGA_N4.ncd
OUTFILE=/home/iaa7519/Documents/Architecture/GrosProjet/UART_VHDL/UART_emission/UART_FPGA_N4.bit
FAMILY=Artix7
PART=xc7a100t-1csg324
WORKINGDIR=/home/iaa7519/Documents/Architecture/GrosProjet/UART_VHDL/UART_emission
LICENSE=WebPack
USER_INFO=210842349_0_0_819
