2673

W:\Desktop\kmeans\kmeans\solution1\sim\verilog>call xelab xil_defaultlib.apatb_kmeans_top -prj kmeans.prj --initfile "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s kmeans  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kmeans_top -prj kmeans.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s kmeans 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/kmeans/kmeans/solution1/sim/verilog/kmeans.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kmeans_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/kmeans/kmeans/solution1/sim/verilog/AESL_automem_image_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_image_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/kmeans/kmeans/solution1/sim/verilog/AESL_automem_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_final
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/kmeans/kmeans/solution1/sim/verilog/kmeans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/kmeans/kmeans/solution1/sim/verilog/kmeans_mux_42_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans_mux_42_32_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Desktop/kmeans/kmeans/solution1/sim/verilog/kmeans_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans_empty_ram
INFO: [VRFC 10-311] analyzing module kmeans_empty
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.kmeans_empty_ram
Compiling module xil_defaultlib.kmeans_empty(DataWidth=16,Addres...
Compiling module xil_defaultlib.kmeans_mux_42_32_1(ID=1,din5_WID...
Compiling module xil_defaultlib.kmeans
Compiling module xil_defaultlib.AESL_automem_image_in
Compiling module xil_defaultlib.AESL_automem_final
Compiling module xil_defaultlib.apatb_kmeans_top
Built simulation snapshot kmeans

****** xsim v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kmeans/xsim_script.tcl
# xsim {kmeans} -autoloadwcfg -tclbatch {kmeans.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source kmeans.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "12467375000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 12467415 ns : File "W:/Desktop/kmeans/kmeans/solution1/sim/verilog/kmeans.autotb.v" Line 268
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 207.348 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 29 21:47:40 2020...
