Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sun Nov 24 12:15:55 2024
| Host              : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 2           
SYNTH-16   Warning           Address collision                                          1           
TIMING-15  Warning           Large hold violation                                       1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.039        0.000                      0                 7187       -1.250       -1.250                      1                 7187        0.750        0.000                       0                  2932  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clkin200_p       {0.000 2.500}        5.000           200.000         
  clk125_90_int  {0.000 4.000}        8.000           125.000         
  clk125_int     {0.000 4.000}        8.000           125.000         
eth_mii_rx_clk   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin200_p                                                                                                                                                         0.750        0.000                       0                     2  
  clk125_90_int                                                                                                                                                    3.280        0.000                       0                     3  
  clk125_int           4.411        0.000                      0                 6658        0.012        0.000                      0                 6658        3.280        0.000                       0                  2720  
eth_mii_rx_clk         0.039        0.000                      0                  476        0.022        0.000                      0                  476        3.227        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk125_int      clk125_90_int         3.842        0.000                      0                    2       -1.250       -1.250                      1                    2  
eth_mii_rx_clk  clk125_int            4.953        0.000                      0                   16        0.037        0.000                      0                   16  
clk125_int      eth_mii_rx_clk        4.864        0.000                      0                   16        1.136        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk125_int         clk125_int               6.419        0.000                      0                    5        0.175        0.000                      0                    5  
**async_default**  clk125_int         eth_mii_rx_clk           3.921        0.000                      0                    4        1.764        0.000                      0                    4  
**async_default**  eth_mii_rx_clk     eth_mii_rx_clk           7.130        0.000                      0                    1        0.245        0.000                      0                    1  
**default**        clk125_90_int                               9.795        0.000                      0                    1        4.577        0.000                      0                    1  
**default**        clk125_int                                  9.000        0.000                      0                    8        2.921        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin200_p
  To Clock:  clkin200_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkin200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         5.000       3.501      BUFGCE_X0Y11  clkgen_inst/BUFG_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y0     clkgen_inst/MMCME3_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0     clkgen_inst/MMCME3_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0     clkgen_inst/MMCME3_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk125_90_int
  To Clock:  clk125_90_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_90_int
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkgen_inst/MMCME3_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y139  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y139  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y139  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk125_int
  To Clock:  clk125_int

Setup :            0  Failing Endpoints,  Worst Slack        4.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_int rise@8.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.390ns (40.649%)  route 2.029ns (59.351%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 12.037 - 8.000 ) 
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.773ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.704ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.766    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.794 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        2.008     3.802    core_inst/eth_axis_rx_inst/clk125
    SLICE_X44Y166        FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.898 r  core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[0]/Q
                         net (fo=42, routed)          0.886     4.783    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_source_ip_reg_reg[7]_0[0]
    SLICE_X48Y143        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.961 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[15]_i_20/O
                         net (fo=1, routed)           0.018     4.979    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[15]_i_20_n_0
    SLICE_X48Y143        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.217 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_12/CO[7]
                         net (fo=1, routed)           0.028     5.245    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_12_n_0
    SLICE_X48Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055     5.300 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_11/CO[1]
                         net (fo=2, routed)           0.225     5.525    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_11_n_6
    SLICE_X48Y140        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.675 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[7]_i_10/O
                         net (fo=1, routed)           0.014     5.689    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[7]_i_10_n_0
    SLICE_X48Y140        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.930 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.958    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1_n_0
    SLICE_X48Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.111 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.203     6.314    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/in29[15]
    SLICE_X48Y142        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     6.430 f  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.163     6.593    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_8_n_0
    SLICE_X48Y139        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     6.693 f  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.407     7.100    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X46Y136        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.163 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_i_1/O
                         net (fo=1, routed)           0.058     7.221    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_next
    SLICE_X46Y136        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_int rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     8.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     8.482 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.522    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.522 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     8.824    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.848 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.536     9.384    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    10.028 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233    10.261    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.752    12.037    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk125
    SLICE_X46Y136        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/C
                         clock pessimism             -0.367    11.670    
                         clock uncertainty           -0.064    11.606    
    SLICE_X46Y136        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.633    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  4.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_14_27/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk125_int rise@0.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.070ns (28.422%)  route 0.176ns (71.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.852ns
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.762ns (routing 0.704ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.773ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     0.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     0.482 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.522    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.824    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.848 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.536     1.384    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.028 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.261    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.285 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.762     4.047    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk125
    SLICE_X44Y142        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y142        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.117 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[21]/Q
                         net (fo=3, routed)           0.176     4.293    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_14_27/DID1
    SLICE_X45Y137        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_14_27/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.766    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.794 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        2.058     3.852    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_14_27/WCLK
    SLICE_X45Y137        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_14_27/RAMD_D1/CLK
                         clock pessimism              0.367     4.219    
    SLICE_X45Y137        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     4.281    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_14_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_int
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkgen_inst/MMCME3_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB36_X5Y32           core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y154  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y154  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_mii_rx_clk
  To Clock:  eth_mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 eth_mii_rxd[1]
                            (input port clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
                            (rising edge-triggered cell IDDRE1 clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_mii_rx_clk fall@4.000ns - eth_mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.326ns (64.547%)  route 0.179ns (35.453%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.900ns
  Clock Path Skew:        0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 4.629 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.335ns (routing 0.000ns, distribution 0.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.900     3.900    
    B5                                                0.000     3.900 r  eth_mii_rxd[1] (IN)
                         net (fo=0)                   0.000     3.900    eth_mii_rxd_IBUF[1]_inst/I
    B5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     4.226 r  eth_mii_rxd_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.226    eth_mii_rxd_IBUF[1]_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.226 r  eth_mii_rxd_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.179     4.405    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/d[2]
    BITSLICE_RX_TX_X0Y143
                         IDDRE1                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_mii_rx_clk fall edge)
                                                      4.000     4.000 f  
    E5                                                0.000     4.000 f  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.128     4.128 f  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.128    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.128 f  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     4.277    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.294 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.335     4.629    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    BITSLICE_RX_TX_X0Y143
                         IDDRE1                                       r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.629    
                         clock uncertainty           -0.235     4.393    
    BITSLICE_RX_TX_X0Y143
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.051     4.444    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  0.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_mii_rx_clk rise@0.000ns - eth_mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.075ns  (logic 0.039ns (51.936%)  route 0.036ns (48.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.128     0.128 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.128    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.128 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     0.277    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.294 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.426     0.719    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X46Y170        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.758 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[2]/Q
                         net (fo=2, routed)           0.036     0.794    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1[2]
    SLICE_X46Y170        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.189     0.501    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.486     1.007    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X46Y170        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[2]/C
                         clock pessimism             -0.281     0.725    
    SLICE_X46Y170        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.772    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_mii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_mii_rx_clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     IDDRE1/C   n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y150  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y150  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         4.000       3.280      BITSLICE_RX_TX_X0Y150  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       3.500         0.273       3.227      BITSLICE_RX_TX_X0Y138  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/CB



---------------------------------------------------------------------------------------------------
From Clock:  clk125_int
  To Clock:  clk125_90_int

Setup :            0  Failing Endpoints,  Worst Slack        3.842ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.250ns,  Total Violation       -1.250ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk125_90_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_90_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_90_int rise@8.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.095ns (1.900%)  route 4.904ns (98.100%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.992ns (routing 0.773ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.170ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.766    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.794 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.992     3.785    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk125
    SLICE_X48Y161        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y161        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.880 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/Q
                         net (fo=3, routed)           4.904     8.785    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst_0
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3                                    r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk125_90_int rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     8.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     8.482 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.522    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.522 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     8.824    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.848 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.536     9.384    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      2.644    12.028 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.230    12.258    clkgen_inst/clk125_90_int
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.282 r  clkgen_inst/BUFG_125_90/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.108    13.390    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/gtx_clk90
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3                                    r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK
                         clock pessimism             -0.525    12.865    
                         clock uncertainty           -0.184    12.680    
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[4])
                                                     -0.054    12.626    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  3.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.250ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk125_90_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_90_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_90_int rise@0.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.041ns (4.967%)  route 0.784ns (95.033%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.320ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.010ns (routing 0.394ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.108ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     0.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.314 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.354    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.510    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.527 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.306     0.833    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.063 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.212    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.229 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.010     2.238    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk125
    SLICE_X48Y161        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y161        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.279 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/Q
                         net (fo=3, routed)           0.784     3.064    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/rgmii_tx_clk_1
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3                                    r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk125_90_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.433 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.680    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.699 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.339     1.038    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.705     2.743 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.167     2.910    clkgen_inst/clk125_90_int
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.929 r  clkgen_inst/BUFG_125_90/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.826     3.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/gtx_clk90
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3                                    r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK
                         clock pessimism              0.320     4.075    
                         clock uncertainty            0.184     4.259    
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[0])
                                                      0.055     4.314    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                 -1.250    





---------------------------------------------------------------------------------------------------
From Clock:  eth_mii_rx_clk
  To Clock:  clk125_int

Setup :            0  Failing Endpoints,  Worst Slack        4.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_int rise@8.000ns - eth_mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.096ns (1.825%)  route 5.164ns (98.175%))
  Logic Levels:           0  
  Clock Path Skew:        2.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 12.051 - 8.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.834ns (routing 0.001ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.704ns, distribution 1.062ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519     0.519 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.329     0.848    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.834     1.710    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X47Y175        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y175        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.806 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=5, routed)           5.164     6.970    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg
    SLICE_X48Y175        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_int rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     8.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     8.482 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.522    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.522 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     8.824    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.848 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.536     9.384    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    10.028 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233    10.261    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.766    12.051    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk125
    SLICE_X48Y175        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C
                         clock pessimism              0.000    12.051    
                         clock uncertainty           -0.154    11.897    
    SLICE_X48Y175        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    11.924    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  4.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk125_int rise@0.000ns - eth_mii_rx_clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.073ns (2.665%)  route 2.666ns (97.335%))
  Logic Levels:           0  
  Clock Path Skew:        2.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.726ns (routing 0.001ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.773ns, distribution 1.221ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.543    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.726     1.293    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X46Y177        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y177        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.366 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           2.666     4.032    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X46Y177        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.766    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.794 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.994     3.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk125
    SLICE_X46Y177        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C
                         clock pessimism              0.000     3.787    
                         clock uncertainty            0.154     3.941    
    SLICE_X46Y177        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     3.994    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.994    
                         arrival time                           4.032    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_int
  To Clock:  eth_mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_mii_rx_clk rise@8.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.097ns (18.063%)  route 0.440ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        -2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 9.297 - 8.000 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.975ns (routing 0.773ns, distribution 1.202ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.001ns, distribution 0.729ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.766    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.794 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.975     3.769    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk125
    SLICE_X44Y174        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.866 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.440     4.306    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X46Y175        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_mii_rx_clk rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     8.253 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.253    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.253 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     8.543    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.567 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.730     9.297    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X46Y175        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     9.297    
                         clock uncertainty           -0.154     9.143    
    SLICE_X46Y175        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     9.170    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  4.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_mii_rx_clk rise@0.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.003ns (routing 0.394ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     0.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.314 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.354    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.510    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.527 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.306     0.833    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.063 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.212    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.229 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.003     2.232    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk125
    SLICE_X44Y174        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.271 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.076     2.347    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X44Y174        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.189     0.501    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.489     1.009    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X44Y174        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     1.009    
                         clock uncertainty            0.154     1.163    
    SLICE_X44Y174        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.210    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_int
  To Clock:  clk125_int

Setup :            0  Failing Endpoints,  Worst Slack        6.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_int rise@8.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.093ns (6.870%)  route 1.261ns (93.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 12.047 - 8.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.773ns, distribution 1.205ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.704ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.766    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.794 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.978     3.771    clk125
    SLICE_X48Y151        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.864 f  reset_reg/Q
                         net (fo=280, routed)         1.261     5.125    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/reset
    SLICE_X47Y168        FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_int rise edge)
                                                      8.000     8.000 r  
    AE5                                               0.000     8.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     8.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     8.482 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.522    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.522 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     8.824    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.848 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.536     9.384    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    10.028 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233    10.261    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.285 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.762    12.047    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk125
    SLICE_X47Y168        FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                         clock pessimism             -0.367    11.680    
                         clock uncertainty           -0.064    11.616    
    SLICE_X47Y168        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.072    11.544    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.544    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  6.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_int rise@0.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.433%)  route 0.173ns (81.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.010ns (routing 0.394ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.437ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     0.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.314 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.354    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.510    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.527 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.306     0.833    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.063 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.212    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.229 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.010     2.238    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk125
    SLICE_X47Y168        FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.277 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.173     2.450    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2[0]
    SLICE_X45Y164        FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.433 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.680    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.699 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.339     1.038    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.743 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.913    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.932 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.143     2.074    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk125
    SLICE_X45Y164        FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.221     2.295    
    SLICE_X45Y164        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.275    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_int
  To Clock:  eth_mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_mii_rx_clk rise@8.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.093ns (6.823%)  route 1.270ns (93.177%))
  Logic Levels:           0  
  Clock Path Skew:        -2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 9.282 - 8.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.978ns (routing 0.773ns, distribution 1.205ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.001ns, distribution 0.714ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.766    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.794 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.978     3.771    clk125
    SLICE_X48Y151        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.864 f  reset_reg/Q
                         net (fo=280, routed)         1.270     5.134    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/reset
    SLICE_X48Y174        FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_mii_rx_clk rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     8.253 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.253    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.253 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     8.543    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.567 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.715     9.282    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X48Y174        FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                         clock pessimism              0.000     9.282    
                         clock uncertainty           -0.154     9.127    
    SLICE_X48Y174        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072     9.055    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                  3.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_mii_rx_clk rise@0.000ns - clk125_int rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.038ns (5.703%)  route 0.628ns (94.297%))
  Logic Levels:           0  
  Clock Path Skew:        -1.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.003ns (routing 0.394ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.079     0.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.314 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.354    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.510    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.527 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.306     0.833    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.063 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.212    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.229 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.003     2.231    clk125
    SLICE_X48Y151        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.269 f  reset_reg/Q
                         net (fo=280, routed)         0.628     2.898    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/reset
    SLICE_X48Y174        FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.189     0.501    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.479     0.999    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X48Y174        FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.154     1.153    
    SLICE_X48Y174        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.133    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  1.764    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_mii_rx_clk
  To Clock:  eth_mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_mii_rx_clk rise@8.000ns - eth_mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.093ns (13.663%)  route 0.588ns (86.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 9.294 - 8.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.001ns, distribution 0.825ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519     0.519 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.329     0.848    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.826     1.702    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X48Y174        FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.795 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.588     2.383    core_inst/eth_mac_inst/rx_fifo/fifo_inst/Q[0]
    SLICE_X44Y172        FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_mii_rx_clk rise edge)
                                                      8.000     8.000 r  
    E5                                                0.000     8.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     8.253 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.253    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.253 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     8.543    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.567 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.727     9.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X44Y172        FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.327     9.620    
                         clock uncertainty           -0.035     9.585    
    SLICE_X44Y172        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072     9.513    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  7.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock eth_mii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_mii_rx_clk rise@0.000ns - eth_mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.038ns (13.469%)  route 0.244ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.128     0.128 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.128    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.128 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     0.277    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.294 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.419     0.713    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X48Y174        FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.751 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.244     0.995    core_inst/eth_mac_inst/rx_fifo/fifo_inst/Q[0]
    SLICE_X44Y172        FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    E5                                                0.000     0.000 r  eth_mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_mii_rx_clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  eth_mii_rx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    eth_mii_rx_clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  eth_mii_rx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.189     0.501    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/rgmii_rx_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
    X1Y2 (CLOCK_ROOT)    net (fo=195, routed)         0.488     1.008    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X44Y172        FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.239     0.770    
    SLICE_X44Y172        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.750    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk125_90_int
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.795ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk125_90_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mii_tx_clk
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            16.666ns  (MaxDelay Path 16.666ns)
  Data Path Delay:        1.723ns  (logic 1.480ns (85.893%)  route 0.243ns (14.107%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Phase Shift in Clock Latency:
    Source Clock:         2.000ns
  Clock Path Skew:        -5.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.185ns, distribution 1.174ns)
  Timing Exception:       MaxDelay Path 16.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_90_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      1.894     3.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.259     3.762    clkgen_inst/clk125_90_int
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.790 r  clkgen_inst/BUFG_125_90/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.359     5.149    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/gtx_clk90
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3                                    r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.542     5.691 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/OQ
                         net (fo=1, routed)           0.243     5.934    eth_mii_tx_clk_OBUF
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.938     6.871 r  eth_mii_tx_clk_OBUF_inst/O
                         net (fo=0)                   0.000     6.871    eth_mii_tx_clk
    E8                                                                r  eth_mii_tx_clk (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   16.666    16.666    
                         clock pessimism              0.000    16.666    
                         output delay                -0.000    16.666    
  -------------------------------------------------------------------
                         required time                         16.666    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  9.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.577ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk125_90_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mii_tx_clk
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.674ns  (logic 0.574ns (85.159%)  route 0.100ns (14.841%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Phase Shift in Clock Latency:
    Source Clock:         2.000ns
  Clock Path Skew:        -3.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.676ns (routing 0.097ns, distribution 0.579ns)
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_90_int fall edge)
                                                      0.000     0.000 f  
    AE5                                               0.000     0.000 f  clkin200_p (IN)
                         net (fo=0)                   0.079     0.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.314 f  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.354    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 f  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.510    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.527 f  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.306     0.833    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      2.230     3.063 f  clkgen_inst/MMCME3_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.147     3.210    clkgen_inst/clk125_90_int
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.227 f  clkgen_inst/BUFG_125_90/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.676     3.903    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/gtx_clk90
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3                                    f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.210     4.113 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/OQ
                         net (fo=1, routed)           0.100     4.213    eth_mii_tx_clk_OBUF
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.364     4.577 r  eth_mii_tx_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.577    eth_mii_tx_clk
    E8                                                                r  eth_mii_tx_clk (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           4.577    
  -------------------------------------------------------------------
                         slack                                  4.577    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk125_int
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.000ns  (required time - arrival time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            16.666ns  (MaxDelay Path 16.666ns)
  Data Path Delay:        3.969ns  (logic 3.222ns (81.181%)  route 0.747ns (18.819%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.773ns, distribution 1.130ns)
  Timing Exception:       MaxDelay Path 16.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  clkin200_p (IN)
                         net (fo=0)                   0.100     0.100    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.584 r  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.634    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.634 r  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.977    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.005 r  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.604     1.609    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.503 r  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.766    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.794 r  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.903     3.697    clk125
    SLICE_X37Y27         FDRE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.790 r  led_reg/Q
                         net (fo=1, routed)           0.747     4.537    led_OBUF
    AE12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.129     7.666 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.666    led
    AE12                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   16.666    16.666    
                         clock pessimism              0.000    16.666    
                         output delay                -0.000    16.666    
  -------------------------------------------------------------------
                         required time                         16.666    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  9.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.921ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk125_int  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mii_txd[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.682ns  (logic 0.582ns (85.343%)  route 0.100ns (14.657%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.010ns (routing 0.394ns, distribution 0.616ns)
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_int fall edge)
                                                      0.000     0.000 f  
    AE5                                               0.000     0.000 f  clkin200_p (IN)
                         net (fo=0)                   0.079     0.079    clkgen_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.314 f  clkgen_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.354    clkgen_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 f  clkgen_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.510    clkgen_inst/clkin200
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.527 f  clkgen_inst/BUFG_inst/O
                         net (fo=1, routed)           0.306     0.833    clkgen_inst/clk200
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.063 f  clkgen_inst/MMCME3_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.212    clkgen_inst/clk125_int
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.229 f  clkgen_inst/BUFG_125/O
    X1Y1 (CLOCK_ROOT)    net (fo=2718, routed)        1.010     2.239    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk125
    BITSLICE_RX_TX_X0Y152
                         OSERDESE3                                    f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y152
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.210     2.449 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/OQ
                         net (fo=1, routed)           0.100     2.549    eth_mii_txd_OBUF[3]
    A8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.372     2.921 r  eth_mii_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.921    eth_mii_txd[3]
    A8                                                                r  eth_mii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  2.921    





