Analysis & Synthesis report for Signal_Filter
Mon Jun 05 13:31:34 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Signal_Filter|ControlUnitFSM:controlUnit|s_currentState
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: PulseGeneratorN:pulse2HzGen
 14. Parameter Settings for User Entity Instance: TimerN:pulse2Delay
 15. Parameter Settings for User Entity Instance: TimerN:pulse3Delay
 16. Parameter Settings for User Entity Instance: DebounceUnit:startStopDebounce
 17. Parameter Settings for User Entity Instance: DebounceUnit:resetRAMDebounce
 18. Parameter Settings for User Entity Instance: DebounceUnit:resetDebounce
 19. Parameter Settings for User Entity Instance: DebounceUnit:showDataDebounce
 20. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2
 21. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2
 26. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1
 27. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1
 28. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: PulseGeneratorN:pulse2HzGen|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: PulseGeneratorN:pulse2HzGen|lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: SignMagnitudeVGA:vgaDisplay|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: SignMagnitudeVGA:vgaDisplay|lpm_divide:Div1
 34. Port Connectivity Checks: "SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C"
 35. Port Connectivity Checks: "ArithmeticUnit:arithmeticUnit"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 05 13:31:34 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Signal_Filter                               ;
; Top-level Entity Name              ; Signal_Filter                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 13,854                                      ;
;     Total combinational functions  ; 7,669                                       ;
;     Dedicated logic registers      ; 6,489                                       ;
; Total registers                    ; 6489                                        ;
; Total pins                         ; 96                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Signal_Filter      ; Signal_Filter      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 1                  ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; NoisyTriangSignal_ROM_256x8.vhd  ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/NoisyTriangSignal_ROM_256x8.vhd ;         ;
; AddressGenerator.vhd             ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/AddressGenerator.vhd            ;         ;
; Bin2BCDSigned_8bits.vhd          ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd         ;         ;
; SignMagnitudeBCDDisplay.vhd      ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd     ;         ;
; Bin7SegDecoder.vhd               ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin7SegDecoder.vhd              ;         ;
; Signal_Filter.vhd                ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd               ;         ;
; DebounceUnit.vhd                 ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DebounceUnit.vhd                ;         ;
; PulseGeneratorN.vhd              ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd             ;         ;
; FilterSignal_RAM_256x8.vhd       ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/FilterSignal_RAM_256x8.vhd      ;         ;
; DelayLineRegister.vhd            ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DelayLineRegister.vhd           ;         ;
; ArithmeticUnit.vhd               ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ArithmeticUnit.vhd              ;         ;
; TimerN.vhd                       ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/TimerN.vhd                      ;         ;
; ControlUnitFSM.vhd               ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM.vhd              ;         ;
; HoldData.vhd                     ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/HoldData.vhd                    ;         ;
; SignMagnitudeVGA.vhd             ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd            ;         ;
; vga_config.vhd                   ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga_config.vhd                  ;         ;
; vga.vhd                          ; yes             ; User VHDL File               ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd                         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/quartu_prime_lite/quartus/libraries/megafunctions/lpm_divide.tdf                                                           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/quartu_prime_lite/quartus/libraries/megafunctions/abs_divider.inc                                                          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/quartu_prime_lite/quartus/libraries/megafunctions/sign_div_unsign.inc                                                      ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/quartu_prime_lite/quartus/libraries/megafunctions/aglobal201.inc                                                           ;         ;
; db/lpm_divide_r9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_r9m.tdf           ;         ;
; db/sign_div_unsign_gkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_gkh.tdf      ;         ;
; db/alt_u_div_k4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_k4f.tdf            ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/add_sub_7pc.tdf              ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/add_sub_8pc.tdf              ;         ;
; db/lpm_divide_fvo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_fvo.tdf           ;         ;
; db/abs_divider_aag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/abs_divider_aag.tdf          ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_i4f.tdf            ;         ;
; db/lpm_abs_5v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_abs_5v9.tdf              ;         ;
; db/lpm_divide_cvo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_cvo.tdf           ;         ;
; db/abs_divider_7ag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/abs_divider_7ag.tdf          ;         ;
; db/alt_u_div_c4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_c4f.tdf            ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_abs_2v9.tdf              ;         ;
; db/lpm_divide_ocm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_ocm.tdf           ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_dnh.tdf      ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_eaf.tdf            ;         ;
; db/lpm_divide_lkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_lkm.tdf           ;         ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_enh.tdf      ;         ;
; db/alt_u_div_faf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_faf.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 13,854         ;
;                                             ;                ;
; Total combinational functions               ; 7669           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 5109           ;
;     -- 3 input functions                    ; 1428           ;
;     -- <=2 input functions                  ; 1132           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 6818           ;
;     -- arithmetic mode                      ; 851            ;
;                                             ;                ;
; Total registers                             ; 6489           ;
;     -- Dedicated logic registers            ; 6489           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 96             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 6490           ;
; Total fan-out                               ; 46305          ;
; Average fan-out                             ; 3.23           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                     ; Entity Name                 ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Signal_Filter                                    ; 7669 (61)           ; 6489 (6)                  ; 0           ; 0            ; 0       ; 0         ; 96   ; 0            ; |Signal_Filter                                                                                                                                                                          ; Signal_Filter               ; work         ;
;    |AddressGenerator:addressGen|                  ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|AddressGenerator:addressGen                                                                                                                                              ; AddressGenerator            ; work         ;
;    |ArithmeticUnit:arithmeticUnit|                ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|ArithmeticUnit:arithmeticUnit                                                                                                                                            ; ArithmeticUnit              ; work         ;
;    |ControlUnitFSM:controlUnit|                   ; 32 (32)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|ControlUnitFSM:controlUnit                                                                                                                                               ; ControlUnitFSM              ; work         ;
;    |DebounceUnit:resetDebounce|                   ; 67 (67)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|DebounceUnit:resetDebounce                                                                                                                                               ; DebounceUnit                ; work         ;
;    |DebounceUnit:resetRAMDebounce|                ; 67 (67)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|DebounceUnit:resetRAMDebounce                                                                                                                                            ; DebounceUnit                ; work         ;
;    |DebounceUnit:showDataDebounce|                ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|DebounceUnit:showDataDebounce                                                                                                                                            ; DebounceUnit                ; work         ;
;    |DebounceUnit:startStopDebounce|               ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|DebounceUnit:startStopDebounce                                                                                                                                           ; DebounceUnit                ; work         ;
;    |DelayLineRegister:delayRegister|              ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|DelayLineRegister:delayRegister                                                                                                                                          ; DelayLineRegister           ; work         ;
;    |FilterSignal_RAM_256x8:RAM_256x8|             ; 1649 (1649)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|FilterSignal_RAM_256x8:RAM_256x8                                                                                                                                         ; FilterSignal_RAM_256x8      ; work         ;
;    |HoldData:holdDataROM|                         ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|HoldData:holdDataROM                                                                                                                                                     ; HoldData                    ; work         ;
;    |NoisyTriangSignal_ROM_256x8:ROM_256x8|        ; 180 (180)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|NoisyTriangSignal_ROM_256x8:ROM_256x8                                                                                                                                    ; NoisyTriangSignal_ROM_256x8 ; work         ;
;    |PulseGeneratorN:pulse2HzGen|                  ; 282 (34)            ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen                                                                                                                                              ; PulseGeneratorN             ; work         ;
;       |lpm_divide:Mod0|                           ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen|lpm_divide:Mod0                                                                                                                              ; lpm_divide                  ; work         ;
;          |lpm_divide_ocm:auto_generated|          ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen|lpm_divide:Mod0|lpm_divide_ocm:auto_generated                                                                                                ; lpm_divide_ocm              ; work         ;
;             |sign_div_unsign_dnh:divider|         ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                                                                    ; sign_div_unsign_dnh         ; work         ;
;                |alt_u_div_eaf:divider|            ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                                              ; alt_u_div_eaf               ; work         ;
;       |lpm_divide:Mod1|                           ; 228 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen|lpm_divide:Mod1                                                                                                                              ; lpm_divide                  ; work         ;
;          |lpm_divide_ocm:auto_generated|          ; 228 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen|lpm_divide:Mod1|lpm_divide_ocm:auto_generated                                                                                                ; lpm_divide_ocm              ; work         ;
;             |sign_div_unsign_dnh:divider|         ; 228 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen|lpm_divide:Mod1|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                                                                    ; sign_div_unsign_dnh         ; work         ;
;                |alt_u_div_eaf:divider|            ; 228 (228)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|PulseGeneratorN:pulse2HzGen|lpm_divide:Mod1|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                                              ; alt_u_div_eaf               ; work         ;
;    |SignMagnitudeBCDDisplay:RAM_magnitudeDisplay| ; 456 (1)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay                                                                                                                             ; SignMagnitudeBCDDisplay     ; work         ;
;       |Bin2BCDSigned_8bits:Bin2BCD|               ; 332 (40)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD                                                                                                 ; Bin2BCDSigned_8bits         ; work         ;
;          |lpm_divide:Div0|                        ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_cvo:auto_generated|       ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0|lpm_divide_cvo:auto_generated                                                   ; lpm_divide_cvo              ; work         ;
;                |abs_divider_7ag:divider|          ; 84 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider                           ; abs_divider_7ag             ; work         ;
;                   |alt_u_div_c4f:divider|         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider     ; alt_u_div_c4f               ; work         ;
;                   |lpm_abs_5v9:my_abs_num|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|lpm_abs_5v9:my_abs_num    ; lpm_abs_5v9                 ; work         ;
;          |lpm_divide:Div1|                        ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_fvo:auto_generated|       ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1|lpm_divide_fvo:auto_generated                                                   ; lpm_divide_fvo              ; work         ;
;                |abs_divider_aag:divider|          ; 34 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1|lpm_divide_fvo:auto_generated|abs_divider_aag:divider                           ; abs_divider_aag             ; work         ;
;                   |alt_u_div_i4f:divider|         ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1|lpm_divide_fvo:auto_generated|abs_divider_aag:divider|alt_u_div_i4f:divider     ; alt_u_div_i4f               ; work         ;
;                   |lpm_abs_5v9:my_abs_num|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1|lpm_divide_fvo:auto_generated|abs_divider_aag:divider|lpm_abs_5v9:my_abs_num    ; lpm_abs_5v9                 ; work         ;
;          |lpm_divide:Mod0|                        ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_r9m:auto_generated|       ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0|lpm_divide_r9m:auto_generated                                                   ; lpm_divide_r9m              ; work         ;
;                |sign_div_unsign_gkh:divider|      ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider                       ; sign_div_unsign_gkh         ; work         ;
;                   |alt_u_div_k4f:divider|         ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider|alt_u_div_k4f:divider ; alt_u_div_k4f               ; work         ;
;          |lpm_divide:Mod1|                        ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_r9m:auto_generated|       ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1|lpm_divide_r9m:auto_generated                                                   ; lpm_divide_r9m              ; work         ;
;                |sign_div_unsign_gkh:divider|      ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider                       ; sign_div_unsign_gkh         ; work         ;
;                   |alt_u_div_k4f:divider|         ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider|alt_u_div_k4f:divider ; alt_u_div_k4f               ; work         ;
;          |lpm_divide:Mod2|                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_r9m:auto_generated|       ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2|lpm_divide_r9m:auto_generated                                                   ; lpm_divide_r9m              ; work         ;
;                |sign_div_unsign_gkh:divider|      ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider                       ; sign_div_unsign_gkh         ; work         ;
;                   |alt_u_div_k4f:divider|         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider|alt_u_div_k4f:divider ; alt_u_div_k4f               ; work         ;
;       |Bin7SegDecoder:Cent7Seg|                   ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin7SegDecoder:Cent7Seg                                                                                                     ; Bin7SegDecoder              ; work         ;
;       |Bin7SegDecoder:Dezen7Seg|                  ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin7SegDecoder:Dezen7Seg                                                                                                    ; Bin7SegDecoder              ; work         ;
;       |Bin7SegDecoder:Unid7Seg|                   ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin7SegDecoder:Unid7Seg                                                                                                     ; Bin7SegDecoder              ; work         ;
;    |SignMagnitudeBCDDisplay:ROM_magnitudeDisplay| ; 455 (1)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay                                                                                                                             ; SignMagnitudeBCDDisplay     ; work         ;
;       |Bin2BCDSigned_8bits:Bin2BCD|               ; 332 (40)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD                                                                                                 ; Bin2BCDSigned_8bits         ; work         ;
;          |lpm_divide:Div0|                        ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_cvo:auto_generated|       ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0|lpm_divide_cvo:auto_generated                                                   ; lpm_divide_cvo              ; work         ;
;                |abs_divider_7ag:divider|          ; 84 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider                           ; abs_divider_7ag             ; work         ;
;                   |alt_u_div_c4f:divider|         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider     ; alt_u_div_c4f               ; work         ;
;                   |lpm_abs_5v9:my_abs_num|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|lpm_abs_5v9:my_abs_num    ; lpm_abs_5v9                 ; work         ;
;          |lpm_divide:Div1|                        ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_fvo:auto_generated|       ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1|lpm_divide_fvo:auto_generated                                                   ; lpm_divide_fvo              ; work         ;
;                |abs_divider_aag:divider|          ; 34 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1|lpm_divide_fvo:auto_generated|abs_divider_aag:divider                           ; abs_divider_aag             ; work         ;
;                   |alt_u_div_i4f:divider|         ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1|lpm_divide_fvo:auto_generated|abs_divider_aag:divider|alt_u_div_i4f:divider     ; alt_u_div_i4f               ; work         ;
;                   |lpm_abs_5v9:my_abs_num|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1|lpm_divide_fvo:auto_generated|abs_divider_aag:divider|lpm_abs_5v9:my_abs_num    ; lpm_abs_5v9                 ; work         ;
;          |lpm_divide:Mod0|                        ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_r9m:auto_generated|       ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0|lpm_divide_r9m:auto_generated                                                   ; lpm_divide_r9m              ; work         ;
;                |sign_div_unsign_gkh:divider|      ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider                       ; sign_div_unsign_gkh         ; work         ;
;                   |alt_u_div_k4f:divider|         ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider|alt_u_div_k4f:divider ; alt_u_div_k4f               ; work         ;
;          |lpm_divide:Mod1|                        ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_r9m:auto_generated|       ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1|lpm_divide_r9m:auto_generated                                                   ; lpm_divide_r9m              ; work         ;
;                |sign_div_unsign_gkh:divider|      ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider                       ; sign_div_unsign_gkh         ; work         ;
;                   |alt_u_div_k4f:divider|         ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider|alt_u_div_k4f:divider ; alt_u_div_k4f               ; work         ;
;          |lpm_divide:Mod2|                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2                                                                                 ; lpm_divide                  ; work         ;
;             |lpm_divide_r9m:auto_generated|       ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2|lpm_divide_r9m:auto_generated                                                   ; lpm_divide_r9m              ; work         ;
;                |sign_div_unsign_gkh:divider|      ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider                       ; sign_div_unsign_gkh         ; work         ;
;                   |alt_u_div_k4f:divider|         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2|lpm_divide_r9m:auto_generated|sign_div_unsign_gkh:divider|alt_u_div_k4f:divider ; alt_u_div_k4f               ; work         ;
;       |Bin7SegDecoder:Cent7Seg|                   ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin7SegDecoder:Cent7Seg                                                                                                     ; Bin7SegDecoder              ; work         ;
;       |Bin7SegDecoder:Dezen7Seg|                  ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin7SegDecoder:Dezen7Seg                                                                                                    ; Bin7SegDecoder              ; work         ;
;       |Bin7SegDecoder:Unid7Seg|                   ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin7SegDecoder:Unid7Seg                                                                                                     ; Bin7SegDecoder              ; work         ;
;    |SignMagnitudeVGA:vgaDisplay|                  ; 4086 (3389)         ; 4182 (4102)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay                                                                                                                                              ; SignMagnitudeVGA            ; work         ;
;       |lpm_divide:Div0|                           ; 362 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|lpm_divide:Div0                                                                                                                              ; lpm_divide                  ; work         ;
;          |lpm_divide_lkm:auto_generated|          ; 362 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|lpm_divide:Div0|lpm_divide_lkm:auto_generated                                                                                                ; lpm_divide_lkm              ; work         ;
;             |sign_div_unsign_enh:divider|         ; 362 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_enh:divider                                                                    ; sign_div_unsign_enh         ; work         ;
;                |alt_u_div_faf:divider|            ; 362 (362)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_faf:divider                                              ; alt_u_div_faf               ; work         ;
;       |lpm_divide:Div1|                           ; 262 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|lpm_divide:Div1                                                                                                                              ; lpm_divide                  ; work         ;
;          |lpm_divide_lkm:auto_generated|          ; 262 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|lpm_divide:Div1|lpm_divide_lkm:auto_generated                                                                                                ; lpm_divide_lkm              ; work         ;
;             |sign_div_unsign_enh:divider|         ; 262 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_enh:divider                                                                    ; sign_div_unsign_enh         ; work         ;
;                |alt_u_div_faf:divider|            ; 262 (262)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|lpm_divide:Div1|lpm_divide_lkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_faf:divider                                              ; alt_u_div_faf               ; work         ;
;       |vga_controller:VGA_C|                      ; 73 (73)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C                                                                                                                         ; vga_controller              ; work         ;
;       |vga_output:VGA_O|                          ; 0 (0)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|vga_output:VGA_O                                                                                                                             ; vga_output                  ; work         ;
;    |TimerN:pulse2Delay|                           ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|TimerN:pulse2Delay                                                                                                                                                       ; TimerN                      ; work         ;
;    |TimerN:pulse3Delay|                           ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Signal_Filter|TimerN:pulse3Delay                                                                                                                                                       ; TimerN                      ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Signal_Filter|ControlUnitFSM:controlUnit|s_currentState                                                                                                                                                                                                                                              ;
+-------------------------------+----------------------------+--------------------------+-------------------------------+-----------------------------+--------------------------+--------------------------+---------------------------+----------------------+--------------------------+-----------------------------+
; Name                          ; s_currentState.STOP_FILTER ; s_currentState.STOP_COPY ; s_currentState.EXECUTE_FILTER ; s_currentState.EXECUTE_COPY ; s_currentState.STOP_SHOW ; s_currentState.SHOW_DATA ; s_currentState.RESET_SHOW ; s_currentState.READY ; s_currentState.RESET_RAM ; s_currentState.RESET_GLOBAL ;
+-------------------------------+----------------------------+--------------------------+-------------------------------+-----------------------------+--------------------------+--------------------------+---------------------------+----------------------+--------------------------+-----------------------------+
; s_currentState.RESET_GLOBAL   ; 0                          ; 0                        ; 0                             ; 0                           ; 0                        ; 0                        ; 0                         ; 0                    ; 0                        ; 0                           ;
; s_currentState.RESET_RAM      ; 0                          ; 0                        ; 0                             ; 0                           ; 0                        ; 0                        ; 0                         ; 0                    ; 1                        ; 1                           ;
; s_currentState.READY          ; 0                          ; 0                        ; 0                             ; 0                           ; 0                        ; 0                        ; 0                         ; 1                    ; 0                        ; 1                           ;
; s_currentState.RESET_SHOW     ; 0                          ; 0                        ; 0                             ; 0                           ; 0                        ; 0                        ; 1                         ; 0                    ; 0                        ; 1                           ;
; s_currentState.SHOW_DATA      ; 0                          ; 0                        ; 0                             ; 0                           ; 0                        ; 1                        ; 0                         ; 0                    ; 0                        ; 1                           ;
; s_currentState.STOP_SHOW      ; 0                          ; 0                        ; 0                             ; 0                           ; 1                        ; 0                        ; 0                         ; 0                    ; 0                        ; 1                           ;
; s_currentState.EXECUTE_COPY   ; 0                          ; 0                        ; 0                             ; 1                           ; 0                        ; 0                        ; 0                         ; 0                    ; 0                        ; 1                           ;
; s_currentState.EXECUTE_FILTER ; 0                          ; 0                        ; 1                             ; 0                           ; 0                        ; 0                        ; 0                         ; 0                    ; 0                        ; 1                           ;
; s_currentState.STOP_COPY      ; 0                          ; 1                        ; 0                             ; 0                           ; 0                        ; 0                        ; 0                         ; 0                    ; 0                        ; 1                           ;
; s_currentState.STOP_FILTER    ; 1                          ; 0                        ; 0                             ; 0                           ; 0                        ; 0                        ; 0                         ; 0                    ; 0                        ; 1                           ;
+-------------------------------+----------------------------+--------------------------+-------------------------------+-----------------------------+--------------------------+--------------------------+---------------------------+----------------------+--------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+---------------------------------------------------------+----------------------------------------------------+
; Register name                                           ; Reason for Removal                                 ;
+---------------------------------------------------------+----------------------------------------------------+
; SignMagnitudeVGA:vgaDisplay|vga_output:VGA_O|vga_sync_n ; Stuck at GND due to stuck port data_in             ;
; SignMagnitudeVGA:vgaDisplay|rgb_1.r[0..6]               ; Merged with SignMagnitudeVGA:vgaDisplay|rgb_1.r[7] ;
; SignMagnitudeVGA:vgaDisplay|rgb_1.g[0..6]               ; Merged with SignMagnitudeVGA:vgaDisplay|rgb_1.g[7] ;
; SignMagnitudeVGA:vgaDisplay|rgb_1.b[0..6]               ; Merged with SignMagnitudeVGA:vgaDisplay|rgb_1.b[7] ;
; Total Number of Removed Registers = 22                  ;                                                    ;
+---------------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6489  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6276  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.x[12] ; 1       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.x[10] ; 1       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.x[9]  ; 1       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.x[8]  ; 1       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.x[7]  ; 1       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.x[6]  ; 1       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.x[5]  ; 1       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.y[11] ; 2       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.y[9]  ; 2       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.y[7]  ; 2       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.y[6]  ; 2       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.y[2]  ; 10      ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|vga_data_0.y[3]  ; 2       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|x[6]             ; 5       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|x[8]             ; 4       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|x[9]             ; 4       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|x[10]            ; 5       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|x[12]            ; 5       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|x[7]             ; 6       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|x[5]             ; 5       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|y[6]             ; 6       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|y[3]             ; 5       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|y[2]             ; 5       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|y[7]             ; 6       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|y[9]             ; 5       ;
; SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C|y[11]            ; 16      ;
; Total number of inverted registers = 26                           ;         ;
+-------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Signal_Filter|AddressGenerator:addressGen|s_value[2]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Signal_Filter|DelayLineRegister:delayRegister|s_reg[9]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Signal_Filter|TimerN:pulse3Delay|s_count[24]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Signal_Filter|SignMagnitudeVGA:vgaDisplay|rgb_1.b[7]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Signal_Filter|TimerN:pulse2Delay|s_count[28]                                                    ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Signal_Filter|DebounceUnit:startStopDebounce|s_debounceCnt[14]                                  ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Signal_Filter|DebounceUnit:resetRAMDebounce|s_debounceCnt[13]                                   ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Signal_Filter|DebounceUnit:showDataDebounce|s_debounceCnt[8]                                    ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Signal_Filter|DebounceUnit:resetDebounce|s_debounceCnt[17]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |Signal_Filter|ArithmeticUnit:arithmeticUnit|s_sum[4]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Signal_Filter|ArithmeticUnit:arithmeticUnit|result[6]                                           ;
; 33:1               ; 2 bits    ; 44 LEs        ; 30 LEs               ; 14 LEs                 ; No         ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin7SegDecoder:Unid7Seg|decOut_n[6]  ;
; 33:1               ; 2 bits    ; 44 LEs        ; 30 LEs               ; 14 LEs                 ; No         ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin7SegDecoder:Cent7Seg|decOut_n[3]  ;
; 33:1               ; 2 bits    ; 44 LEs        ; 30 LEs               ; 14 LEs                 ; No         ; |Signal_Filter|SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin7SegDecoder:Dezen7Seg|decOut_n[6] ;
; 33:1               ; 2 bits    ; 44 LEs        ; 30 LEs               ; 14 LEs                 ; No         ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin7SegDecoder:Unid7Seg|decOut_n[3]  ;
; 33:1               ; 2 bits    ; 44 LEs        ; 30 LEs               ; 14 LEs                 ; No         ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin7SegDecoder:Cent7Seg|decOut_n[3]  ;
; 33:1               ; 2 bits    ; 44 LEs        ; 30 LEs               ; 14 LEs                 ; No         ; |Signal_Filter|SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin7SegDecoder:Dezen7Seg|decOut_n[3] ;
; 14:1               ; 5 bits    ; 45 LEs        ; 25 LEs               ; 20 LEs                 ; No         ; |Signal_Filter|ControlUnitFSM:controlUnit|s_currentState                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PulseGeneratorN:pulse2HzGen ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; numbersteps    ; 25000000 ; Signed Integer                               ;
; out0compval    ; 25000000 ; Signed Integer                               ;
; out1compval    ; 2500000  ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerN:pulse2Delay ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 2     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimerN:pulse3Delay ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:startStopDebounce ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                     ;
; msecmininwidth ; 100   ; Signed Integer                                     ;
; inpolarity     ; '0'   ; Enumerated                                         ;
; outpolarity    ; '1'   ; Enumerated                                         ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:resetRAMDebounce ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                    ;
; msecmininwidth ; 100   ; Signed Integer                                    ;
; inpolarity     ; '0'   ; Enumerated                                        ;
; outpolarity    ; '1'   ; Enumerated                                        ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:resetDebounce ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                 ;
; msecmininwidth ; 100   ; Signed Integer                                 ;
; inpolarity     ; '0'   ; Enumerated                                     ;
; outpolarity    ; '1'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:showDataDebounce ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                                    ;
; msecmininwidth ; 100   ; Signed Integer                                    ;
; inpolarity     ; '0'   ; Enumerated                                        ;
; outpolarity    ; '1'   ; Enumerated                                        ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_r9m ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_fvo ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_r9m ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_cvo ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_r9m ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_r9m ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_fvo ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_r9m ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_cvo ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_r9m ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PulseGeneratorN:pulse2HzGen|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                            ;
; LPM_WIDTHD             ; 25             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PulseGeneratorN:pulse2HzGen|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                            ;
; LPM_WIDTHD             ; 25             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeVGA:vgaDisplay|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                            ;
; LPM_WIDTHD             ; 16             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SignMagnitudeVGA:vgaDisplay|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                            ;
; LPM_WIDTHD             ; 16             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C" ;
+-------+-------+----------+---------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                           ;
+-------+-------+----------+---------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                      ;
+-------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "ArithmeticUnit:arithmeticUnit" ;
+---------------+-------+----------+------------------------+
; Port          ; Type  ; Severity ; Details                ;
+---------------+-------+----------+------------------------+
; byteselect[1] ; Input ; Info     ; Stuck at GND           ;
; byteselect[0] ; Input ; Info     ; Stuck at VCC           ;
+---------------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 96                          ;
; cycloneiii_ff         ; 6489                        ;
;     ENA               ; 6268                        ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 89                          ;
;     plain             ; 124                         ;
; cycloneiii_lcell_comb ; 7672                        ;
;     arith             ; 851                         ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 349                         ;
;         3 data inputs ; 476                         ;
;     normal            ; 6821                        ;
;         0 data inputs ; 79                          ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 662                         ;
;         3 data inputs ; 952                         ;
;         4 data inputs ; 5109                        ;
;                       ;                             ;
; Max LUT depth         ; 51.50                       ;
; Average LUT depth     ; 27.99                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jun 05 13:31:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Signal_Filter -c Signal_Filter
Warning (12473): User specified to use only one processors but 14 processors were detected which could be used to decrease run time.
Info (12021): Found 2 design units, including 1 entities, in source file noisytriangsignal_rom_256x8.vhd
    Info (12022): Found design unit 1: NoisyTriangSignal_ROM_256x8-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/NoisyTriangSignal_ROM_256x8.vhd Line: 10
    Info (12023): Found entity 1: NoisyTriangSignal_ROM_256x8 File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/NoisyTriangSignal_ROM_256x8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file addressgenerator.vhd
    Info (12022): Found design unit 1: AddressGenerator-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/AddressGenerator.vhd Line: 14
    Info (12023): Found entity 1: AddressGenerator File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/AddressGenerator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcdsigned_8bits.vhd
    Info (12022): Found design unit 1: Bin2BCDSigned_8bits-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 12
    Info (12023): Found entity 1: Bin2BCDSigned_8bits File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file signmagnitudebcddisplay.vhd
    Info (12022): Found design unit 1: SignMagnitudeBCDDisplay-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd Line: 15
    Info (12023): Found entity 1: SignMagnitudeBCDDisplay File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd
    Info (12022): Found design unit 1: Bin7SegDecoder-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin7SegDecoder.vhd Line: 11
    Info (12023): Found entity 1: Bin7SegDecoder File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin7SegDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signal_filter.vhd
    Info (12022): Found design unit 1: Signal_Filter-Shell File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 29
    Info (12023): Found entity 1: Signal_Filter File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debounceunit.vhd
    Info (12022): Found design unit 1: DebounceUnit-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DebounceUnit.vhd Line: 15
    Info (12023): Found entity 1: DebounceUnit File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DebounceUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pulsegeneratorn.vhd
    Info (12022): Found design unit 1: PulseGeneratorN-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd Line: 14
    Info (12023): Found entity 1: PulseGeneratorN File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filtersignal_ram_256x8.vhd
    Info (12022): Found design unit 1: FilterSignal_RAM_256x8-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/FilterSignal_RAM_256x8.vhd Line: 15
    Info (12023): Found entity 1: FilterSignal_RAM_256x8 File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/FilterSignal_RAM_256x8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file delaylineregister.vhd
    Info (12022): Found design unit 1: DelayLineRegister-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DelayLineRegister.vhd Line: 17
    Info (12023): Found entity 1: DelayLineRegister File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DelayLineRegister.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file arithmeticunit.vhd
    Info (12022): Found design unit 1: ArithmeticUnit-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ArithmeticUnit.vhd Line: 17
    Info (12023): Found entity 1: ArithmeticUnit File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ArithmeticUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file timern.vhd
    Info (12022): Found design unit 1: TimerN-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/TimerN.vhd Line: 11
    Info (12023): Found entity 1: TimerN File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/TimerN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controlunitfsm.vhd
    Info (12022): Found design unit 1: ControlUnitFSM-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM.vhd Line: 22
    Info (12023): Found entity 1: ControlUnitFSM File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controlunitfsm_tb.vhd
    Info (12022): Found design unit 1: ControlUnitFSM_Tb-Stimulus File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM_Tb.vhd Line: 7
    Info (12023): Found entity 1: ControlUnitFSM_Tb File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM_Tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file holddata.vhd
    Info (12022): Found design unit 1: HoldData-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/HoldData.vhd Line: 13
    Info (12023): Found entity 1: HoldData File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/HoldData.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file signmagnitudevga.vhd
    Info (12022): Found design unit 1: SignMagnitudeVGA-Behavioral File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 47
    Info (12023): Found entity 1: SignMagnitudeVGA File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 22
Info (12021): Found 1 design units, including 0 entities, in source file vga_config.vhd
    Info (12022): Found design unit 1: VGA_CONFIG File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga_config.vhd Line: 24
Info (12021): Found 6 design units, including 3 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga_controller-basic File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd Line: 48
    Info (12022): Found design unit 2: vga_clock_generator-optimal File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd Line: 140
    Info (12022): Found design unit 3: vga_output-safe File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd Line: 201
    Info (12023): Found entity 1: vga_controller File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd Line: 39
    Info (12023): Found entity 2: vga_clock_generator File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd Line: 132
    Info (12023): Found entity 3: vga_output File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd Line: 183
Info (12021): Found 2 design units, including 1 entities, in source file clock_generator.vhd
    Info (12022): Found design unit 1: clock_generator-cyclone4e File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/clock_generator.vhd Line: 38
    Info (12023): Found entity 1: clock_generator File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/clock_generator.vhd Line: 26
Info (12127): Elaborating entity "Signal_Filter" for the top level hierarchy
Info (12129): Elaborating entity "PulseGeneratorN" using architecture "A:behavioral" for hierarchy "PulseGeneratorN:pulse2HzGen" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 112
Info (12129): Elaborating entity "TimerN" using architecture "A:behavioral" for hierarchy "TimerN:pulse2Delay" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 122
Info (12129): Elaborating entity "TimerN" using architecture "A:behavioral" for hierarchy "TimerN:pulse3Delay" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 128
Info (12129): Elaborating entity "DebounceUnit" using architecture "A:behavioral" for hierarchy "DebounceUnit:startStopDebounce" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 139
Info (12129): Elaborating entity "ControlUnitFSM" using architecture "A:behavioral" for hierarchy "ControlUnitFSM:controlUnit" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 180
Info (12129): Elaborating entity "ArithmeticUnit" using architecture "A:behavioral" for hierarchy "ArithmeticUnit:arithmeticUnit" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 201
Info (12129): Elaborating entity "AddressGenerator" using architecture "A:behavioral" for hierarchy "AddressGenerator:addressGen" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 217
Info (12129): Elaborating entity "NoisyTriangSignal_ROM_256x8" using architecture "A:behavioral" for hierarchy "NoisyTriangSignal_ROM_256x8:ROM_256x8" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 232
Info (12129): Elaborating entity "HoldData" using architecture "A:behavioral" for hierarchy "HoldData:holdDataROM" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 236
Info (12129): Elaborating entity "SignMagnitudeBCDDisplay" using architecture "A:behavioral" for hierarchy "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 243
Info (12129): Elaborating entity "Bin2BCDSigned_8bits" using architecture "A:behavioral" for hierarchy "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd Line: 22
Info (12129): Elaborating entity "Bin7SegDecoder" using architecture "A:behavioral" for hierarchy "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin7SegDecoder:Unid7Seg" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd Line: 29
Info (12129): Elaborating entity "FilterSignal_RAM_256x8" using architecture "A:behavioral" for hierarchy "FilterSignal_RAM_256x8:RAM_256x8" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 252
Info (12129): Elaborating entity "DelayLineRegister" using architecture "A:behavioral" for hierarchy "DelayLineRegister:delayRegister" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 276
Info (12129): Elaborating entity "SignMagnitudeVGA" using architecture "A:behavioral" for hierarchy "SignMagnitudeVGA:vgaDisplay" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 292
Info (12129): Elaborating entity "vga_clock_generator" using architecture "A:optimal" for hierarchy "SignMagnitudeVGA:vgaDisplay|vga_clock_generator:MASTER_CLOCK_GENERATOR" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 85
Info (10544): VHDL Assertion Statement at vga.vhd(142): assertion is false - report "desired vga pixel clock = 50000000.0 Hz" (NOTE) File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd Line: 142
Info (10544): VHDL Assertion Statement at vga.vhd(143): assertion is false - report "real vga pixel clock = 50000000.0 Hz" (NOTE) File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd Line: 143
Info (12129): Elaborating entity "vga_controller" using architecture "A:basic" for hierarchy "SignMagnitudeVGA:vgaDisplay|vga_controller:VGA_C" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 94
Info (12129): Elaborating entity "vga_output" using architecture "A:safe" for hierarchy "SignMagnitudeVGA:vgaDisplay|vga_output:VGA_O" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 101
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "FilterSignal_RAM_256x8:RAM_256x8|s_memory" is uninferred due to asynchronous read logic File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/FilterSignal_RAM_256x8.vhd Line: 20
    Info (276007): RAM logic "SignMagnitudeVGA:vgaDisplay|s_memoryRAM" is uninferred due to asynchronous read logic File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 78
    Info (276007): RAM logic "SignMagnitudeVGA:vgaDisplay|s_memoryROM" is uninferred due to asynchronous read logic File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 79
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Mod2" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Div1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Mod1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Div0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Mod0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Mod2" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Div1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Mod1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Div0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|Mod0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PulseGeneratorN:pulse2HzGen|Mod0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PulseGeneratorN:pulse2HzGen|Mod1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeVGA:vgaDisplay|Div0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 189
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SignMagnitudeVGA:vgaDisplay|Div1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 189
Info (12130): Elaborated megafunction instantiation "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 19
Info (12133): Instantiated megafunction "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Mod2" with the following parameter: File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_r9m.tdf
    Info (12023): Found entity 1: lpm_divide_r9m File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_r9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_gkh File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_gkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k4f.tdf
    Info (12023): Found entity 1: alt_u_div_k4f File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_k4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 19
Info (12133): Instantiated megafunction "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div1" with the following parameter: File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fvo.tdf
    Info (12023): Found entity 1: lpm_divide_fvo File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_fvo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf
    Info (12023): Found entity 1: abs_divider_aag File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/abs_divider_aag.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_i4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf
    Info (12023): Found entity 1: lpm_abs_5v9 File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_abs_5v9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 18
Info (12133): Instantiated megafunction "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay|Bin2BCDSigned_8bits:Bin2BCD|lpm_divide:Div0" with the following parameter: File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cvo.tdf
    Info (12023): Found entity 1: lpm_divide_cvo File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_cvo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf
    Info (12023): Found entity 1: abs_divider_7ag File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/abs_divider_7ag.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_c4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_abs_2v9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "PulseGeneratorN:pulse2HzGen|lpm_divide:Mod0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd Line: 32
Info (12133): Instantiated megafunction "PulseGeneratorN:pulse2HzGen|lpm_divide:Mod0" with the following parameter: File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_ocm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_eaf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PulseGeneratorN:pulse2HzGen|lpm_divide:Mod1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd Line: 35
Info (12133): Instantiated megafunction "PulseGeneratorN:pulse2HzGen|lpm_divide:Mod1" with the following parameter: File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "SignMagnitudeVGA:vgaDisplay|lpm_divide:Div0" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 189
Info (12133): Instantiated megafunction "SignMagnitudeVGA:vgaDisplay|lpm_divide:Div0" with the following parameter: File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 189
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf
    Info (12023): Found entity 1: lpm_divide_lkm File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_lkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_enh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_faf.tdf
    Info (12023): Found entity 1: alt_u_div_faf File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_faf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "SignMagnitudeVGA:vgaDisplay|lpm_divide:Div1" File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 189
Info (12133): Instantiated megafunction "SignMagnitudeVGA:vgaDisplay|lpm_divide:Div1" with the following parameter: File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd Line: 189
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (13014): Ignored 28 buffer(s)
    Info (13016): Ignored 28 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 9
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 9
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 9
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 9
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 9
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 9
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 13
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 13
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 13
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 13
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 13
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 13
    Warning (13410): Pin "vga_sync_n" is stuck at GND File: C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 13981 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 85 output pins
    Info (21061): Implemented 13885 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Mon Jun 05 13:31:34 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:17


