/* Generated by Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os) */

module dragonball_wbmaster_top(clk, reset_n, a, cs_n, d, lwe_n, uwe_n, oe_n, dtack_n, berr, clk_o, rst_o, cyc_o, stb_o, adr_o, sel_o, we_o, dat_o, dat_i, ack_i, err_i
);
  output rst_o;
  input reset_n;
  input oe_n;
  input lwe_n;
  input err_i;
  output dtack_n;
  output [15:0] dat_o;
  input [15:0] dat_i;
  inout [15:0] d;
  output cyc_o;
  input cs_n;
  output clk_o;
  input clk;
  output berr;
  output [9:1] adr_o;
  input ack_i;
  input [9:1] a;
  output [1:0] sel_o;
  output stb_o;
  input uwe_n;
  output we_o;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1074 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1073 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1072 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1071 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1070 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1069 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1068 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1067 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1066 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1065 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1064 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1063 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1062 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1061 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1060 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1059 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1058 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1057 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1056 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1055 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1054 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1053 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1052 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1051 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1050 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1049 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1048 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1047 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1046 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1045 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1044 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1043 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1042 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152.21-152.31" *)
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:96.21-96.25" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.we_o ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:84.28-84.33" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.uwe_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:93.21-93.26" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.stb_o ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:95.21-95.26" *)
  wire [1:0] \$auto$rs_design_edit.cc:1139:execute$1079.sel_o ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$ack_i ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$berr ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$clk_o ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$cs_n ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$cyc_o ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dtack_n ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$lwe_n ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$oe_n ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$reset_n ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$sel_o[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$sel_o[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$uwe_n ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$we_o ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:81.21-81.22" *)
  wire [9:1] \$auto$rs_design_edit.cc:1139:execute$1079.a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:99.21-99.26" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.ack_i ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:94.21-94.26" *)
  wire [9:1] \$auto$rs_design_edit.cc:1139:execute$1079.adr_o ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:87.21-87.25" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.berr ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:79.21-79.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:90.21-90.26" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.clk_o ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:82.21-82.25" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.cs_n ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:92.21-92.26" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.cyc_o ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$1079.d ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:98.21-98.26" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$1079.dat_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:97.21-97.26" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$1079.dat_o ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:86.21-86.28" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.dtack_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:100.21-100.26" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.err_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:84.21-84.26" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.lwe_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:85.21-85.25" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.oe_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:80.21-80.28" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.reset_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:91.21-91.26" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.rst_o ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[10] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[11] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[12] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[13] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[14] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[15] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[15] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[14] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[13] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[12] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[11] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[10] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:91.21-91.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:91.21-91.26" *)
  wire rst_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:80.21-80.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:80.21-80.28" *)
  wire reset_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:85.21-85.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:85.21-85.25" *)
  wire oe_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:84.21-84.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:84.21-84.26" *)
  wire lwe_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:100.21-100.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:100.21-100.26" *)
  wire err_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:86.21-86.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:86.21-86.28" *)
  wire dtack_n;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:97.21-97.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:97.21-97.26" *)
  wire [15:0] dat_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:98.21-98.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:98.21-98.26" *)
  wire [15:0] dat_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  wire [15:0] d;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:92.21-92.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:92.21-92.26" *)
  wire cyc_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:82.21-82.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:82.21-82.25" *)
  wire cs_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:90.21-90.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:90.21-90.26" *)
  wire clk_o;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:79.21-79.24" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:79.21-79.24" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:87.21-87.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:87.21-87.25" *)
  wire berr;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:94.21-94.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:94.21-94.26" *)
  wire [9:1] adr_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:99.21-99.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:99.21-99.26" *)
  wire ack_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:81.21-81.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:81.21-81.22" *)
  wire [9:1] a;
  wire \$iopadmap$we_o ;
  wire \$iopadmap$uwe_n ;
  wire \$iopadmap$sel_o[1] ;
  wire \$iopadmap$sel_o[0] ;
  wire \$iopadmap$reset_n ;
  wire \$iopadmap$oe_n ;
  wire \$iopadmap$lwe_n ;
  wire \$iopadmap$dtack_n ;
  wire \$iopadmap$dat_i[9] ;
  wire \$iopadmap$dat_i[8] ;
  wire \$iopadmap$dat_i[7] ;
  wire \$iopadmap$dat_i[6] ;
  wire \$iopadmap$dat_i[5] ;
  wire \$iopadmap$dat_i[4] ;
  wire \$iopadmap$dat_i[3] ;
  wire \$iopadmap$dat_i[2] ;
  wire \$iopadmap$dat_i[1] ;
  wire \$iopadmap$dat_i[15] ;
  wire \$iopadmap$dat_i[14] ;
  wire \$iopadmap$dat_i[13] ;
  wire \$iopadmap$dat_i[12] ;
  wire \$iopadmap$dat_i[11] ;
  wire \$iopadmap$dat_i[10] ;
  wire \$iopadmap$dat_i[0] ;
  wire \$iopadmap$cyc_o ;
  wire \$iopadmap$cs_n ;
  wire \$iopadmap$clk_o ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$berr ;
  wire \$iopadmap$adr_o[9] ;
  wire \$iopadmap$adr_o[8] ;
  wire \$iopadmap$adr_o[7] ;
  wire \$iopadmap$adr_o[6] ;
  wire \$iopadmap$adr_o[5] ;
  wire \$iopadmap$adr_o[4] ;
  wire \$iopadmap$adr_o[3] ;
  wire \$iopadmap$adr_o[2] ;
  wire \$iopadmap$adr_o[1] ;
  wire \$iopadmap$ack_i ;
  wire \$iopadmap$a[9] ;
  wire \$iopadmap$a[8] ;
  wire \$iopadmap$a[7] ;
  wire \$iopadmap$a[6] ;
  wire \$iopadmap$a[5] ;
  wire \$iopadmap$a[4] ;
  wire \$iopadmap$a[3] ;
  wire \$iopadmap$a[2] ;
  wire \$iopadmap$a[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:111.18-111.24" *)
  wire \sdat_i[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:95.21-95.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:95.21-95.26" *)
  wire [1:0] sel_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:93.21-93.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:93.21-93.26" *)
  wire stb_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:84.28-84.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:84.28-84.33" *)
  wire uwe_n;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:96.21-96.25" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:96.21-96.25" *)
  wire we_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152.21-152.31" *)
  wire \$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y ;
  wire \$auto$rs_design_edit.cc:870:execute$1042 ;
  wire \$auto$rs_design_edit.cc:870:execute$1043 ;
  wire \$auto$rs_design_edit.cc:870:execute$1044 ;
  wire \$auto$rs_design_edit.cc:870:execute$1045 ;
  wire \$auto$rs_design_edit.cc:870:execute$1046 ;
  wire \$auto$rs_design_edit.cc:870:execute$1047 ;
  wire \$auto$rs_design_edit.cc:870:execute$1048 ;
  wire \$auto$rs_design_edit.cc:870:execute$1049 ;
  wire \$auto$rs_design_edit.cc:870:execute$1050 ;
  wire \$auto$rs_design_edit.cc:870:execute$1051 ;
  wire \$auto$rs_design_edit.cc:870:execute$1052 ;
  wire \$auto$rs_design_edit.cc:870:execute$1053 ;
  wire \$auto$rs_design_edit.cc:870:execute$1054 ;
  wire \$auto$rs_design_edit.cc:870:execute$1055 ;
  wire \$auto$rs_design_edit.cc:870:execute$1056 ;
  wire \$auto$rs_design_edit.cc:870:execute$1057 ;
  wire \$auto$rs_design_edit.cc:870:execute$1058 ;
  wire \$auto$rs_design_edit.cc:870:execute$1059 ;
  wire \$auto$rs_design_edit.cc:870:execute$1060 ;
  wire \$auto$rs_design_edit.cc:870:execute$1061 ;
  wire \$auto$rs_design_edit.cc:870:execute$1062 ;
  wire \$auto$rs_design_edit.cc:870:execute$1063 ;
  wire \$auto$rs_design_edit.cc:870:execute$1064 ;
  wire \$auto$rs_design_edit.cc:870:execute$1065 ;
  wire \$auto$rs_design_edit.cc:870:execute$1066 ;
  wire \$auto$rs_design_edit.cc:870:execute$1067 ;
  wire \$auto$rs_design_edit.cc:870:execute$1068 ;
  wire \$auto$rs_design_edit.cc:870:execute$1069 ;
  wire \$auto$rs_design_edit.cc:870:execute$1070 ;
  wire \$auto$rs_design_edit.cc:870:execute$1071 ;
  wire \$auto$rs_design_edit.cc:870:execute$1072 ;
  wire \$auto$rs_design_edit.cc:870:execute$1073 ;
  wire \$auto$rs_design_edit.cc:870:execute$1074 ;
  wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 ;
  wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 ;
  wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1061 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1062 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1063 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1064 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1065 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1066 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1067 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1068 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1069 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [0]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_1  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [1]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_10  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [10]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_11  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [11]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_12  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [12]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_13  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [13]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_14  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [14]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_15  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [15]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_2  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [2]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_3  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [3]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_4  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [4]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_5  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [5]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_6  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [6]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_7  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [7]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_8  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [8]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_o_9  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.d [9]),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dat_o [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dtack_n  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dtack_n ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.dtack_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.err_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1070 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.err_i ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$berr )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.lwe_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1071 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.lwe_n ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$lwe_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.oe_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1072 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.oe_n ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$oe_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.reset_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1073 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.reset_n ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$reset_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.rst_o  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.rst_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.sel_o  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$sel_o[0] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.sel_o [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.sel_o_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$sel_o[1] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.sel_o [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.stb_o  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$cyc_o ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.stb_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.uwe_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1074 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.uwe_n ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$uwe_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.we_o  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$we_o ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.we_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$clkbufmap.cc:284:execute$948  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$clk_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1042 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1043 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1044 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1045 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1046 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1047 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1048 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1049 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.a_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1050 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.a [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.ack_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1051 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.ack_i ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$ack_i )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[1] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[2] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[3] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[4] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[5] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[6] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[7] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[8] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.adr_o_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[9] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.adr_o [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.berr  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.berr )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1052 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.clk_o  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.clk_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.cs_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1053 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.cs_n ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$cs_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.cyc_o  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$cyc_o ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.cyc_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[0]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[0] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [0]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[10]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[10] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [10]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[11]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[11] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [11]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[12]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[12] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [12]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[13]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[13] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [13]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[14]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[14] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [14]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[15]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[15] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [15]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[1]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[1] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [1]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[2]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[2] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [2]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[3]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[3] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [3]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[4]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[4] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [4]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[5]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[5] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [5]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[6]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[6] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [6]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[7]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[7] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [7]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[8]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[8] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [8]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.d[9]  (
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[9] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$1079.d [9]),
    .T(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1054 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1055 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1056 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1057 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1058 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1059 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dragonball_wbmaster_top.dat_i_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1060 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$1079.dat_i [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[14] )
  );
  fabric_dragonball_wbmaster_top \$auto$rs_design_edit.cc:1137:execute$1078  (
    .\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 (\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 ),
    .\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 (\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 ),
    .\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 (\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 ),
    .\$auto$rs_design_edit.cc:870:execute$1074 (\$auto$rs_design_edit.cc:870:execute$1074 ),
    .\$auto$rs_design_edit.cc:870:execute$1073 (\$auto$rs_design_edit.cc:870:execute$1073 ),
    .\$auto$rs_design_edit.cc:870:execute$1072 (\$auto$rs_design_edit.cc:870:execute$1072 ),
    .\$auto$rs_design_edit.cc:870:execute$1071 (\$auto$rs_design_edit.cc:870:execute$1071 ),
    .\$auto$rs_design_edit.cc:870:execute$1070 (\$auto$rs_design_edit.cc:870:execute$1070 ),
    .\$auto$rs_design_edit.cc:870:execute$1069 (\$auto$rs_design_edit.cc:870:execute$1069 ),
    .\$auto$rs_design_edit.cc:870:execute$1068 (\$auto$rs_design_edit.cc:870:execute$1068 ),
    .\$auto$rs_design_edit.cc:870:execute$1067 (\$auto$rs_design_edit.cc:870:execute$1067 ),
    .\$auto$rs_design_edit.cc:870:execute$1066 (\$auto$rs_design_edit.cc:870:execute$1066 ),
    .\$auto$rs_design_edit.cc:870:execute$1065 (\$auto$rs_design_edit.cc:870:execute$1065 ),
    .\$auto$rs_design_edit.cc:870:execute$1064 (\$auto$rs_design_edit.cc:870:execute$1064 ),
    .\$auto$rs_design_edit.cc:870:execute$1063 (\$auto$rs_design_edit.cc:870:execute$1063 ),
    .\$auto$rs_design_edit.cc:870:execute$1062 (\$auto$rs_design_edit.cc:870:execute$1062 ),
    .\$auto$rs_design_edit.cc:870:execute$1061 (\$auto$rs_design_edit.cc:870:execute$1061 ),
    .\$auto$rs_design_edit.cc:870:execute$1060 (\$auto$rs_design_edit.cc:870:execute$1060 ),
    .\$auto$rs_design_edit.cc:870:execute$1059 (\$auto$rs_design_edit.cc:870:execute$1059 ),
    .\$auto$rs_design_edit.cc:870:execute$1058 (\$auto$rs_design_edit.cc:870:execute$1058 ),
    .\$auto$rs_design_edit.cc:870:execute$1057 (\$auto$rs_design_edit.cc:870:execute$1057 ),
    .\$auto$rs_design_edit.cc:870:execute$1056 (\$auto$rs_design_edit.cc:870:execute$1056 ),
    .\$auto$rs_design_edit.cc:870:execute$1055 (\$auto$rs_design_edit.cc:870:execute$1055 ),
    .\$auto$rs_design_edit.cc:870:execute$1054 (\$auto$rs_design_edit.cc:870:execute$1054 ),
    .\$auto$rs_design_edit.cc:870:execute$1053 (\$auto$rs_design_edit.cc:870:execute$1053 ),
    .\$auto$rs_design_edit.cc:870:execute$1052 (\$auto$rs_design_edit.cc:870:execute$1052 ),
    .\$auto$rs_design_edit.cc:870:execute$1051 (\$auto$rs_design_edit.cc:870:execute$1051 ),
    .\$auto$rs_design_edit.cc:870:execute$1050 (\$auto$rs_design_edit.cc:870:execute$1050 ),
    .\$auto$rs_design_edit.cc:870:execute$1049 (\$auto$rs_design_edit.cc:870:execute$1049 ),
    .\$auto$rs_design_edit.cc:870:execute$1048 (\$auto$rs_design_edit.cc:870:execute$1048 ),
    .\$auto$rs_design_edit.cc:870:execute$1047 (\$auto$rs_design_edit.cc:870:execute$1047 ),
    .\$auto$rs_design_edit.cc:870:execute$1046 (\$auto$rs_design_edit.cc:870:execute$1046 ),
    .\$auto$rs_design_edit.cc:870:execute$1045 (\$auto$rs_design_edit.cc:870:execute$1045 ),
    .\$auto$rs_design_edit.cc:870:execute$1044 (\$auto$rs_design_edit.cc:870:execute$1044 ),
    .\$auto$rs_design_edit.cc:870:execute$1043 (\$auto$rs_design_edit.cc:870:execute$1043 ),
    .\$auto$rs_design_edit.cc:870:execute$1042 (\$auto$rs_design_edit.cc:870:execute$1042 ),
    .\$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y (\$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y ),
    .\$iopadmap$a[1] (\$iopadmap$a[1] ),
    .\$iopadmap$a[2] (\$iopadmap$a[2] ),
    .\$iopadmap$a[3] (\$iopadmap$a[3] ),
    .\$iopadmap$a[4] (\$iopadmap$a[4] ),
    .\$iopadmap$a[5] (\$iopadmap$a[5] ),
    .\$iopadmap$a[6] (\$iopadmap$a[6] ),
    .\$iopadmap$a[7] (\$iopadmap$a[7] ),
    .\$iopadmap$a[8] (\$iopadmap$a[8] ),
    .\$iopadmap$a[9] (\$iopadmap$a[9] ),
    .\$iopadmap$ack_i (\$iopadmap$ack_i ),
    .\$iopadmap$adr_o[1] (\$iopadmap$adr_o[1] ),
    .\$iopadmap$adr_o[2] (\$iopadmap$adr_o[2] ),
    .\$iopadmap$adr_o[3] (\$iopadmap$adr_o[3] ),
    .\$iopadmap$adr_o[4] (\$iopadmap$adr_o[4] ),
    .\$iopadmap$adr_o[5] (\$iopadmap$adr_o[5] ),
    .\$iopadmap$adr_o[6] (\$iopadmap$adr_o[6] ),
    .\$iopadmap$adr_o[7] (\$iopadmap$adr_o[7] ),
    .\$iopadmap$adr_o[8] (\$iopadmap$adr_o[8] ),
    .\$iopadmap$adr_o[9] (\$iopadmap$adr_o[9] ),
    .\$iopadmap$berr (\$iopadmap$berr ),
    .\$iopadmap$clk_o (\$iopadmap$clk_o ),
    .\$iopadmap$cs_n (\$iopadmap$cs_n ),
    .\$iopadmap$cyc_o (\$iopadmap$cyc_o ),
    .\$iopadmap$dat_i[0] (\$iopadmap$dat_i[0] ),
    .\$iopadmap$dat_i[10] (\$iopadmap$dat_i[10] ),
    .\$iopadmap$dat_i[11] (\$iopadmap$dat_i[11] ),
    .\$iopadmap$dat_i[12] (\$iopadmap$dat_i[12] ),
    .\$iopadmap$dat_i[13] (\$iopadmap$dat_i[13] ),
    .\$iopadmap$dat_i[14] (\$iopadmap$dat_i[14] ),
    .\$iopadmap$dat_i[15] (\$iopadmap$dat_i[15] ),
    .\$iopadmap$dat_i[1] (\$iopadmap$dat_i[1] ),
    .\$iopadmap$dat_i[2] (\$iopadmap$dat_i[2] ),
    .\$iopadmap$dat_i[3] (\$iopadmap$dat_i[3] ),
    .\$iopadmap$dat_i[4] (\$iopadmap$dat_i[4] ),
    .\$iopadmap$dat_i[5] (\$iopadmap$dat_i[5] ),
    .\$iopadmap$dat_i[6] (\$iopadmap$dat_i[6] ),
    .\$iopadmap$dat_i[7] (\$iopadmap$dat_i[7] ),
    .\$iopadmap$dat_i[8] (\$iopadmap$dat_i[8] ),
    .\$iopadmap$dat_i[9] (\$iopadmap$dat_i[9] ),
    .\$iopadmap$dtack_n (\$iopadmap$dtack_n ),
    .\$iopadmap$lwe_n (\$iopadmap$lwe_n ),
    .\$iopadmap$oe_n (\$iopadmap$oe_n ),
    .\$iopadmap$reset_n (\$iopadmap$reset_n ),
    .\$iopadmap$sel_o[0] (\$iopadmap$sel_o[0] ),
    .\$iopadmap$sel_o[1] (\$iopadmap$sel_o[1] ),
    .\$iopadmap$uwe_n (\$iopadmap$uwe_n ),
    .\$iopadmap$we_o (\$iopadmap$we_o ),
    .\sdat_i[0] (\sdat_i[0] ),
    .\sdat_i[10] (\sdat_i[10] ),
    .\sdat_i[11] (\sdat_i[11] ),
    .\sdat_i[12] (\sdat_i[12] ),
    .\sdat_i[13] (\sdat_i[13] ),
    .\sdat_i[14] (\sdat_i[14] ),
    .\sdat_i[15] (\sdat_i[15] ),
    .\sdat_i[1] (\sdat_i[1] ),
    .\sdat_i[2] (\sdat_i[2] ),
    .\sdat_i[3] (\sdat_i[3] ),
    .\sdat_i[4] (\sdat_i[4] ),
    .\sdat_i[5] (\sdat_i[5] ),
    .\sdat_i[6] (\sdat_i[6] ),
    .\sdat_i[7] (\sdat_i[7] ),
    .\sdat_i[8] (\sdat_i[8] ),
    .\sdat_i[9] (\sdat_i[9] )
  );
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077  = \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076  = \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075  = \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1074  = \$auto$rs_design_edit.cc:870:execute$1074 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1073  = \$auto$rs_design_edit.cc:870:execute$1073 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1072  = \$auto$rs_design_edit.cc:870:execute$1072 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1071  = \$auto$rs_design_edit.cc:870:execute$1071 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1070  = \$auto$rs_design_edit.cc:870:execute$1070 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1069  = \$auto$rs_design_edit.cc:870:execute$1069 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1068  = \$auto$rs_design_edit.cc:870:execute$1068 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1067  = \$auto$rs_design_edit.cc:870:execute$1067 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1066  = \$auto$rs_design_edit.cc:870:execute$1066 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1065  = \$auto$rs_design_edit.cc:870:execute$1065 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1064  = \$auto$rs_design_edit.cc:870:execute$1064 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1063  = \$auto$rs_design_edit.cc:870:execute$1063 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1062  = \$auto$rs_design_edit.cc:870:execute$1062 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1061  = \$auto$rs_design_edit.cc:870:execute$1061 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1060  = \$auto$rs_design_edit.cc:870:execute$1060 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1059  = \$auto$rs_design_edit.cc:870:execute$1059 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1058  = \$auto$rs_design_edit.cc:870:execute$1058 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1057  = \$auto$rs_design_edit.cc:870:execute$1057 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1056  = \$auto$rs_design_edit.cc:870:execute$1056 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1055  = \$auto$rs_design_edit.cc:870:execute$1055 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1054  = \$auto$rs_design_edit.cc:870:execute$1054 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1053  = \$auto$rs_design_edit.cc:870:execute$1053 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1052  = \$auto$rs_design_edit.cc:870:execute$1052 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1051  = \$auto$rs_design_edit.cc:870:execute$1051 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1050  = \$auto$rs_design_edit.cc:870:execute$1050 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1049  = \$auto$rs_design_edit.cc:870:execute$1049 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1048  = \$auto$rs_design_edit.cc:870:execute$1048 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1047  = \$auto$rs_design_edit.cc:870:execute$1047 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1046  = \$auto$rs_design_edit.cc:870:execute$1046 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1045  = \$auto$rs_design_edit.cc:870:execute$1045 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1044  = \$auto$rs_design_edit.cc:870:execute$1044 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1043  = \$auto$rs_design_edit.cc:870:execute$1043 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$auto$rs_design_edit.cc:870:execute$1042  = \$auto$rs_design_edit.cc:870:execute$1042 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y  = \$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y ;
  assign \$iopadmap$a[1]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[1] ;
  assign \$iopadmap$a[2]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[2] ;
  assign \$iopadmap$a[3]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[3] ;
  assign \$iopadmap$a[4]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[4] ;
  assign \$iopadmap$a[5]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[5] ;
  assign \$iopadmap$a[6]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[6] ;
  assign \$iopadmap$a[7]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[7] ;
  assign \$iopadmap$a[8]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[8] ;
  assign \$iopadmap$a[9]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$a[9] ;
  assign \$iopadmap$ack_i  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$ack_i ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[1]  = \$iopadmap$adr_o[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[2]  = \$iopadmap$adr_o[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[3]  = \$iopadmap$adr_o[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[4]  = \$iopadmap$adr_o[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[5]  = \$iopadmap$adr_o[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[6]  = \$iopadmap$adr_o[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[7]  = \$iopadmap$adr_o[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[8]  = \$iopadmap$adr_o[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$adr_o[9]  = \$iopadmap$adr_o[9] ;
  assign \$iopadmap$berr  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$berr ;
  assign \$iopadmap$clk_o  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$clk_o ;
  assign \$iopadmap$cs_n  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$cs_n ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$cyc_o  = \$iopadmap$cyc_o ;
  assign \$iopadmap$dat_i[0]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[0] ;
  assign \$iopadmap$dat_i[10]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[10] ;
  assign \$iopadmap$dat_i[11]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[11] ;
  assign \$iopadmap$dat_i[12]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[12] ;
  assign \$iopadmap$dat_i[13]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[13] ;
  assign \$iopadmap$dat_i[14]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[14] ;
  assign \$iopadmap$dat_i[15]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[15] ;
  assign \$iopadmap$dat_i[1]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[1] ;
  assign \$iopadmap$dat_i[2]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[2] ;
  assign \$iopadmap$dat_i[3]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[3] ;
  assign \$iopadmap$dat_i[4]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[4] ;
  assign \$iopadmap$dat_i[5]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[5] ;
  assign \$iopadmap$dat_i[6]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[6] ;
  assign \$iopadmap$dat_i[7]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[7] ;
  assign \$iopadmap$dat_i[8]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[8] ;
  assign \$iopadmap$dat_i[9]  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dat_i[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$dtack_n  = \$iopadmap$dtack_n ;
  assign \$iopadmap$lwe_n  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$lwe_n ;
  assign \$iopadmap$oe_n  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$oe_n ;
  assign \$iopadmap$reset_n  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$reset_n ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$sel_o[0]  = \$iopadmap$sel_o[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$sel_o[1]  = \$iopadmap$sel_o[1] ;
  assign \$iopadmap$uwe_n  = \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$uwe_n ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$1079.$iopadmap$we_o  = \$iopadmap$we_o ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.a  = a;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.ack_i  = ack_i;
  assign adr_o = \$auto$rs_design_edit.cc:1139:execute$1079.adr_o ;
  assign berr = \$auto$rs_design_edit.cc:1139:execute$1079.berr ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.clk  = clk;
  assign clk_o = \$auto$rs_design_edit.cc:1139:execute$1079.clk_o ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.cs_n  = cs_n;
  assign cyc_o = \$auto$rs_design_edit.cc:1139:execute$1079.cyc_o ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.d  = d;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.dat_i  = dat_i;
  assign dat_o = \$auto$rs_design_edit.cc:1139:execute$1079.dat_o ;
  assign dtack_n = \$auto$rs_design_edit.cc:1139:execute$1079.dtack_n ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.err_i  = err_i;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.lwe_n  = lwe_n;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.oe_n  = oe_n;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.reset_n  = reset_n;
  assign rst_o = \$auto$rs_design_edit.cc:1139:execute$1079.rst_o ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[0]  = \sdat_i[0] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[10]  = \sdat_i[10] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[11]  = \sdat_i[11] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[12]  = \sdat_i[12] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[13]  = \sdat_i[13] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[14]  = \sdat_i[14] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[15]  = \sdat_i[15] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[1]  = \sdat_i[1] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[2]  = \sdat_i[2] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[3]  = \sdat_i[3] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[4]  = \sdat_i[4] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[5]  = \sdat_i[5] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[6]  = \sdat_i[6] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[7]  = \sdat_i[7] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[8]  = \sdat_i[8] ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.sdat_i[9]  = \sdat_i[9] ;
  assign sel_o = \$auto$rs_design_edit.cc:1139:execute$1079.sel_o ;
  assign stb_o = \$auto$rs_design_edit.cc:1139:execute$1079.stb_o ;
  assign \$auto$rs_design_edit.cc:1139:execute$1079.uwe_n  = uwe_n;
  assign we_o = \$auto$rs_design_edit.cc:1139:execute$1079.we_o ;
endmodule
