ARM 2+2W0011
"DMBdWW Wse PodWR DpAddrdR DpDatadW Wse"
Cycle=Wse PodWR DpAddrdR DpDatadW Wse DMBdWW
Relax=[Wse,DMBdWW,Wse]
Safe=PodWR DpAddrdR DpDatadW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Ws Ws
Orig=DMBdWW Wse PodWR DpAddrdR DpDatadW Wse
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0           | P1              ;
 MOV R0,#2    | MOV R0,#2       ;
 STR R0,[%x0] | STR R0,[%y1]    ;
 DMB          | LDR R1,[%z1]    ;
 MOV R1,#1    | EOR R2,R1,R1    ;
 STR R1,[%y0] | LDR R3,[R2,%a1] ;
              | EOR R4,R3,R3    ;
              | ADD R4,R4,#1    ;
              | STR R4,[%x1]    ;
exists
(x=2 /\ y=2)
