# xevdb

**VCD + SystemVerilog → single SQLite file.** Query signal values, show
source code, run stored SQL "prompts", cache results — all in one
self-contained `.xevdb` file. Zero AI dependencies.

Combines `vcdb` (waveform ingest) with the `xezim-parser` Rust
SystemVerilog parser (cloned + built by `install.sh`) so the same
`.xevdb` file holds:

- VCD signal definitions and value changes
- Parsed RTL modules, ports, internal signal declarations, instantiations
- **Full source text** of every ingested `.sv` / `.v` file (so the file
  stays portable — the original RTL is not required after build)
- **Simulator output** — UVM/iverilog/Questa log lines parsed into severity +
  simulation time + `file:line` ref columns (joinable with RTL modules)
- A library of parameterized SQL prompts (20 seeded across the three sides)
- A per-database query-result cache

## Why

You're debugging a sim hang, you have a VCD and the RTL. Existing options:

- **`grep` the VCD** → wrong (last-value-before-T semantic gets lost)
- **Open it in GTKWave** → no programmatic access; no integration with RTL
- **Hand-roll SQL** → starts to look like xevdb after a week

xevdb does both: a waveform query (*what is `reg_pc` at t=200?*) and an
RTL display (*show me the always block that drives it*), from one
queryable file you can hand to a teammate or pipe through `jq`.

## Install

```sh
bash install.sh                   # venv + clone/build sv-parse + smoke-test
# or, opt-in to the DuckDB backend for very large dumps:
bash install.sh --with-duckdb

source .venv/bin/activate
```

`install.sh` runs five idempotent steps: prerequisite checks → Python
venv + `pip install -e .` → **clone the SystemVerilog parser** → build
it → smoke-test the full pipeline.

The parser (`sv-parse`) is **not vendored** — `install.sh` clones it
from [`aionhw/xezim-core`](https://github.com/aionhw/xezim-core) into
`./xezim-core/` and `cargo build`s it there. Re-running the installer
`git pull`s that checkout, so a stale parser is one `bash install.sh`
away from current. `./xezim-core/` is git-ignored — it is an
installer-managed clone, not part of this repo.

**Requirements:** Python ≥ 3.10, Rust ≥ 1.75 (`cargo`), and `git`.
`click` is the only third-party Python dependency.

**Without Rust** (`bash install.sh --no-rust`, or `cargo` absent): the
clone + build are skipped and the install still succeeds — but the RTL
features (`ingest-rtl`, `show`, `modules`) are unavailable. The
waveform and X/Z sides work regardless.

Two environment knobs control the parser checkout:

| Variable | Default | Purpose |
| --- | --- | --- |
| `XEZIM_CORE_REPO` | `https://github.com/aionhw/xezim-core.git` | git URL to clone |
| `XEZIM_CORE_REF`  | `main` | branch / tag / SHA to check out |

`xevdb` finds the built binary at
`./xezim-core/xezim-parser/target/release/sv-parse`; override with the
`XEVDB_SV_PARSE` environment variable to point at a parser elsewhere.

## Quick start

### Tiny fixture (4 signals, 2 modules)

```sh
xevdb build       examples/counter.vcd
xevdb ingest-rtl  examples/counter.vcd.xevdb  examples/

# Waveform side
xevdb at     examples/counter.vcd.xevdb  top.u_cnt.count --time 25
# top.u_cnt.count   @25   last_t=25   value=00000010

# RTL side: show the module header that declares it.
xevdb show   examples/counter.vcd.xevdb  counter
# == module counter @ examples/counter.sv:3-19  (kind=module ports=4 params=1 always=1 …) ==
#        1  // 8-bit synchronous counter with synchronous active-high reset.
#        2  // Used as a trudbg smoke-test target.
# >>     3  module counter #(
#        4      parameter WIDTH = 8
# …

# Or show the whole module body.
xevdb show   examples/counter.vcd.xevdb  counter --full

# Or look up a single signal by bare name.
xevdb show   examples/counter.vcd.xevdb  en
# == logic  en in module top @ examples/counter.sv:27 ==
# >>    27      logic en;
# …
```

### Real-world demo — picorv32

```sh
bash demos/picorv32/run.sh
```

Builds the `.xevdb` from `iv.vcd`, ingests `picorv32.v` + `testbench.v`,
then exercises both sides: clock-period measurement, X/Z signal hunt,
signal-declaration lookup for `reg_pc`, and `xevdb show picorv32` to print
the core's source straight from the database. See
[`demos/picorv32/README.md`](demos/picorv32/README.md).

## Surface

### Waveform commands (inherited from vcdb)

```
xevdb build  <vcd> [--db out.xevdb] [--reset] [--no-seed]
xevdb at     <db> <signal> --time <t>           [--json]
xevdb window <db> <signal> --from <t0> --to <t1> [--limit N] [--json]
xevdb find   <db> <pattern>                      [--limit N] [--json]
xevdb stats  <db>                                [--json]
```

### RTL commands

```
xevdb ingest-rtl <db> <path> [--reset]   # parse .v/.sv into the DB
xevdb modules    <db> [--filter NAME] [--limit N] [--json]
xevdb show       <db> <target> [--full] [--context N] [--no-line-numbers]
```

### X/Z tracing

Find and trace unknown (`x`) / high-impedance (`z`) states — the
classic "my sim is full of red" debug. A value is X/Z-dirty when it
carries any `x`/`X`/`z`/`Z` bit.

```
xevdb xz summary   <db>                              [--json]
xevdb xz first     <db> [--limit N]                  [--json]
xevdb xz signal    <db> <signal>                     [--json]
xevdb xz at        <db> --time T [--limit N]         [--json]
xevdb xz propagate <db> <seed> [--window W] [--limit N] [--json]
```

- **`summary`** — how widespread the X/Z is (signals %, changes %),
  when it starts, and the *root-cause set*: every signal that goes
  X/Z at the earliest X/Z timestamp.
- **`first`** — all X/Z signals ranked by the time they FIRST went
  dirty. The top of the list is the root cause; everything else
  inherits it.
- **`signal`** — the enter/leave X/Z intervals for one signal over
  the whole trace. An open interval means it was still X/Z at the end.
- **`at`** — every signal sitting in X/Z at instant `T`, using the
  correct waveform semantic (last change with `t <= T`, not a grep).
- **`propagate`** — give it a seed signal; it lists every signal that
  turns X/Z at or after the seed, ranked by how soon (`+dt`). If the
  `.xevdb` also has RTL ingested, each candidate shows the module +
  `file:line` where a same-named signal is declared — the bridge from
  "this went X" to "here is the RTL that drives it".

```sh
# Where does the X/Z come from?
xevdb xz summary  picorv32.xevdb
xevdb xz first    picorv32.xevdb --limit 10

# When was reg_pc unknown?
xevdb xz signal   picorv32.xevdb reg_pc

# What inherited X/Z from the AXI address bus within 30 ns of it?
xevdb xz propagate picorv32.xevdb testbench.top.mem_axi_araddr --window 30000
```

A bare signal name that is unique resolves automatically; an ambiguous
one (`mem_axi_araddr` exists in several scopes) must be given as a
fully-qualified `hier.name`.

### Simulator output

```
xevdb ingest-sim <db> <log> [--name N] [--keep-all] [--reset]
```

Parses a sim log (UVM, iverilog, Questa, VCS-style) into structured events:
canonicalized severity (`UVM_FATAL`/`UVM_ERROR`/`UVM_WARNING`/`UVM_INFO`/
`ERROR`/`WARNING`/`ASSERTION`/`FATAL`/`NOTE`/`INFO`), simulation time
recovered from common encodings (`@ 200:`, `[t=200]`, `[100]`, `# 100:`,
`at time 100`, `t=200ns`), and any `file.sv:NNN` reference embedded in the
message. Each ingest inserts one row into `sim_runs` and one row per matched
line into `sim_events`. Use `--keep-all` to retain non-severity lines as
`severity='INFO'`.

Query the sim side via the seed prompts (`sim_summary`, `sim_errors`,
`sim_around_time`, `sim_by_ref_file`) or with hand-rolled SQL — the schema
is plain SQLite.

`xevdb show` accepts:
- a module name (`counter`) — shows the declaration header (or body with `--full`)
- a signal or port name (`reg_pc`, `clk`) — finds the owning module(s)
- a `file:line` (`examples/counter.sv:14`) — shows a context window

All code is sliced from the `source_files` table inside the `.xevdb`. The
original `.sv` files do not need to be on disk at query time.

### Prompts

Same surface as vcdb:

```
xevdb prompt list   <db>
xevdb prompt show   <db> <name>
xevdb prompt run    <db> <name> [--arg k=v]* [--no-cache] [--ttl N] [--json]
xevdb prompt add    <db> <name> --sql "..." [--params-json "[...]"]
xevdb prompt remove <db> <name>
```

**Seeded prompts (20):**

| Name | Side | Purpose |
| --- | --- | --- |
| `signal_transitions` | wave | Busiest signals in a window (top N). |
| `change_count` | wave | Total transitions per signal. |
| `stuck_at` | wave | Signals that never changed. |
| `xz_signals` | wave | Signals that ever carried `x`/`z`. |
| `value_at_many` | wave | Snapshot — last value of every signal matching a pattern at time T. |
| `signal_history` | wave | Full change history of one signal. |
| `clock_period` | wave | Estimate clock period from rising edges. |
| `signals_in_scope` | wave | List signals under a hier prefix. |
| `list_modules` | rtl | List every parsed RTL module. |
| `ports_of_module` | rtl | All ports of one module, in declaration order. |
| `signals_of_module` | rtl | Internal wires/regs/logic of one module. |
| `signal_declaration` | rtl | Find where a name is declared (signal or port). |
| `modules_in_file` | rtl | All modules in one source file. |
| `instance_tree` | rtl | One-level parent → child instantiation map. |
| `sim_summary` | sim | Per-run line count and severity breakdown. |
| `sim_errors` | sim | Every UVM_FATAL/UVM_ERROR/ERROR/FATAL/ASSERTION event. |
| `sim_around_time` | sim | Sim events in a `[t0, t1]` window. |
| `sim_by_ref_file` | sim | Sim events whose embedded `file:line` ref matches a path. |
| `xz_signals_with_rtl` | wave + rtl | Cross — VCD X/Z signals joined with their RTL declaration. |
| `sim_with_rtl` | sim + rtl | Cross — sim events whose `ref_file:ref_line` lands in a parsed module. |

### Cache

```
xevdb cache stats <db>                       [--json]
xevdb cache list  <db> [--prompt NAME]       [--json]
xevdb cache clear <db> [--prompt NAME] [--yes]
```

Bypass entirely with `XEVDB_NO_CACHE=1`.

## Schema

A `.xevdb` is a standard SQLite file. Inspect it with `sqlite3`:

```sql
-- waveform side
CREATE TABLE signals       (id, hier, name, fullname, width, kind);
CREATE TABLE changes       (sig_id, t, value);            -- indexed (sig_id, t)
CREATE TABLE meta          (key, value);

-- simulator output
CREATE TABLE sim_runs (
    id              INTEGER PRIMARY KEY AUTOINCREMENT,
    name            TEXT,        -- short identifier (default: log basename)
    source          TEXT,        -- absolute log path
    ingested_at     REAL,
    line_count      INTEGER,
    n_events        INTEGER,
    n_fatal, n_error, n_warning  INTEGER,
    severity_json   TEXT         -- {"UVM_ERROR": 3, ...}
);
CREATE TABLE sim_events (
    id        INTEGER PRIMARY KEY AUTOINCREMENT,
    run_id    INTEGER,
    line_no   INTEGER,           -- 1-based line in the source log
    severity  TEXT,               -- UVM_FATAL/UVM_ERROR/.../ASSERTION/INFO
    t         INTEGER,            -- simulation time if recovered (NULL otherwise)
    ref_file  TEXT,               -- 'picorv32.v' or similar, if embedded
    ref_line  INTEGER,
    message   TEXT                -- raw line
);
-- indices: (run_id), (severity), (t), (ref_file)

-- RTL side
CREATE TABLE source_files  (path PK, content, hash, ingested_at);
CREATE TABLE modules       (id PK, name, kind, file, line_start, line_end,
                            leading_comment, body_summary, params_json,
                            ast_json, ingested_at);
CREATE TABLE module_ports  (module_id, position, name, direction, width, kind);
CREATE TABLE module_signals    (module_id, name, kind, line, width, decl_text);
CREATE TABLE module_instances  (parent_module_id, child_module_name,
                                instance_name, line);

-- prompts + cache
CREATE TABLE prompts (name PK, description, sql, params_json,
                      created_at, updated_at);
CREATE TABLE cache   (key PK, prompt_name, args_json, result_json,
                      created_at, hits, last_hit_at, ttl_seconds);
```

## Relationship to vcdb and trudbg

| Package | Scope | AI? | Rust? |
| --- | --- | --- | --- |
| **vcdb** | VCD-only DB + prompts + cache | No | No |
| **xevdb** | VCD + SV (this package) — adds code display | No | Yes (sv-parse, cloned at install) |
| **trudbg** | VCD + SV + log corpus + Claude rerank + Code subagent | Yes | Yes |

`vcdb` is the right tool when you only have waveforms. `xevdb` adds RTL.
`trudbg` adds AI on top of `xevdb`-style storage.

## License

MIT.
