Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Wed Nov 11 11:57:14 2015
| Host         : JJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GameTop_timing_summary_routed.rpt -rpx GameTop_timing_summary_routed.rpx
| Design       : GameTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: div/slowClk_reg/C (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: game/game_clk1/slowClk_reg/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: kb_one/clk_7_seg/slowClk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_one/kb1/div1/slowClk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.194        0.000                      0                  359        0.171        0.000                      0                  359        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.194        0.000                      0                  331        0.171        0.000                      0                  331        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.062        0.000                      0                   28        0.572        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.445ns (27.258%)  route 3.856ns (72.742%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.195    10.376    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y30         FDSE                                         r  game/game_clk1/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.434    14.775    game/game_clk1/CLK
    SLICE_X39Y30         FDSE                                         r  game/game_clk1/counter_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y30         FDSE (Setup_fdse_C_S)       -0.429    14.571    game/game_clk1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.445ns (27.258%)  route 3.856ns (72.742%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.195    10.376    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.434    14.775    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[1]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429    14.571    game/game_clk1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.445ns (27.258%)  route 3.856ns (72.742%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.195    10.376    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.434    14.775    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429    14.571    game/game_clk1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.445ns (27.258%)  route 3.856ns (72.742%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.195    10.376    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.434    14.775    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429    14.571    game/game_clk1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.445ns (27.740%)  route 3.764ns (72.260%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.103    10.284    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.435    14.776    game/game_clk1/CLK
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.572    game/game_clk1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.445ns (27.740%)  route 3.764ns (72.260%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.103    10.284    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.435    14.776    game/game_clk1/CLK
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[5]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.572    game/game_clk1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.445ns (27.740%)  route 3.764ns (72.260%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.103    10.284    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.435    14.776    game/game_clk1/CLK
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.572    game/game_clk1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.445ns (27.740%)  route 3.764ns (72.260%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.103    10.284    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.435    14.776    game/game_clk1/CLK
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[7]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.572    game/game_clk1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.445ns (28.003%)  route 3.715ns (71.997%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.054    10.235    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437    14.778    game/game_clk1/CLK
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[10]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.574    game/game_clk1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.445ns (28.003%)  route 3.715ns (71.997%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          1.668     7.199    game/game_clk1/game_speed_reg[23]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  game/game_clk1/counter[0]_i_18/O
                         net (fo=1, routed)           0.000     7.323    game/game_clk1/counter[0]_i_18_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.699 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.699    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.856 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.994     8.850    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.332     9.182 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.054    10.235    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437    14.778    game/game_clk1/CLK
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[11]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.574    game/game_clk1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 game/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/snake_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.595%)  route 0.337ns (64.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.555     1.438    game/CLK
    SLICE_X41Y30         FDRE                                         r  game/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  game/state_reg[1]/Q
                         net (fo=7, routed)           0.337     1.916    game/counter_reg[27]
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.961 r  game/snake[0]_i_1/O
                         net (fo=1, routed)           0.000     1.961    game/snake[0]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  game/snake_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.821     1.948    game/CLK
    SLICE_X35Y30         FDRE                                         r  game/snake_reg[0]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091     1.790    game/snake_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 kb_one/BCD_8bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/prev_key_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.058%)  route 0.165ns (53.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.553     1.436    kb_one/CLK
    SLICE_X43Y28         FDRE                                         r  kb_one/BCD_8bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  kb_one/BCD_8bit_reg[2]/Q
                         net (fo=10, routed)          0.165     1.742    game/BCD_8bit_reg[7][2]
    SLICE_X41Y29         FDRE                                         r  game/prev_key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.822     1.949    game/CLK
    SLICE_X41Y29         FDRE                                         r  game/prev_key_in_reg[2]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.070     1.521    game/prev_key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.555     1.438    game/CLK
    SLICE_X41Y30         FDRE                                         r  game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  game/state_reg[0]/Q
                         net (fo=7, routed)           0.126     1.706    kb_one/state_reg[0]_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  kb_one/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.751    game/state_reg[0]_0
    SLICE_X41Y30         FDRE                                         r  game/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.823     1.950    game/CLK
    SLICE_X41Y30         FDRE                                         r  game/state_reg[0]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.091     1.529    game/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 game/game_speed_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_speed_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.555     1.438    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  game/game_speed_reg[23]/Q
                         net (fo=11, routed)          0.132     1.711    kb_one/game_speed_reg[23]_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  kb_one/game_speed[23]_i_1/O
                         net (fo=1, routed)           0.000     1.756    game/game_speed_reg[23]_1
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.823     1.950    game/CLK
    SLICE_X40Y30         FDRE                                         r  game/game_speed_reg[23]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.092     1.530    game/game_speed_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.181     1.799    kb_one/newkey
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.864     1.991    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.059     1.548    kb_one/single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 div/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/slowClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X32Y46         FDRE                                         r  div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div/counter_reg[13]/Q
                         net (fo=2, routed)           0.062     1.649    div/counter_reg[13]
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.694 r  div/counter[0]_i_3/O
                         net (fo=2, routed)           0.063     1.757    div/counter[0]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  div/slowClk_i_1__1/O
                         net (fo=1, routed)           0.000     1.802    div/slowClk_i_1__1_n_0
    SLICE_X33Y46         FDRE                                         r  div/slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.832     1.959    div/CLK
    SLICE_X33Y46         FDRE                                         r  div/slowClk_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    div/slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/game_clk1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.559     1.442    game/game_clk1/CLK
    SLICE_X39Y35         FDRE                                         r  game/game_clk1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  game/game_clk1/counter_reg[23]/Q
                         net (fo=3, routed)           0.119     1.702    game/game_clk1/counter_reg[23]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  game/game_clk1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    game/game_clk1/counter_reg[20]_i_1_n_4
    SLICE_X39Y35         FDRE                                         r  game/game_clk1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.827     1.954    game/game_clk1/CLK
    SLICE_X39Y35         FDRE                                         r  game/game_clk1/counter_reg[23]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    game/game_clk1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/game_clk1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.559     1.442    game/game_clk1/CLK
    SLICE_X39Y36         FDRE                                         r  game/game_clk1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  game/game_clk1/counter_reg[27]/Q
                         net (fo=3, routed)           0.119     1.702    game/game_clk1/counter_reg[27]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  game/game_clk1/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    game/game_clk1/counter_reg[24]_i_1_n_4
    SLICE_X39Y36         FDRE                                         r  game/game_clk1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.827     1.954    game/game_clk1/CLK
    SLICE_X39Y36         FDRE                                         r  game/game_clk1/counter_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    game/game_clk1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 kb_one/kb1/div1/slowClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/kb1/div1/slowClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.552     1.435    kb_one/kb1/div1/CLK
    SLICE_X45Y26         FDRE                                         r  kb_one/kb1/div1/slowClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  kb_one/kb1/div1/slowClk_reg/Q
                         net (fo=2, routed)           0.168     1.744    kb_one/kb1/div1/ff_reg
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  kb_one/kb1/div1/slowClk_i_1__2/O
                         net (fo=1, routed)           0.000     1.789    kb_one/kb1/div1/slowClk_i_1__2_n_0
    SLICE_X45Y26         FDRE                                         r  kb_one/kb1/div1/slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.819     1.946    kb_one/kb1/div1/CLK
    SLICE_X45Y26         FDRE                                         r  kb_one/kb1/div1/slowClk_reg/C
                         clock pessimism             -0.511     1.435    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.091     1.526    kb_one/kb1/div1/slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game/game_clk1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.558     1.441    game/game_clk1/CLK
    SLICE_X39Y33         FDRE                                         r  game/game_clk1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  game/game_clk1/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.702    game/game_clk1/counter_reg[15]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  game/game_clk1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    game/game_clk1/counter_reg[12]_i_1_n_4
    SLICE_X39Y33         FDRE                                         r  game/game_clk1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.825     1.952    game/game_clk1/CLK
    SLICE_X39Y33         FDRE                                         r  game/game_clk1/counter_reg[15]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    game/game_clk1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y43   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   div/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   div/counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   div/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   div/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   div/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   div/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   div/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   div/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   kb_one/kb1/div1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   kb_one/kb1/div1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   kb_one/kb1/div1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   kb_one/kb1/div1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   kb_one/kb1/div1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   kb_one/kb1/div1/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   kb_one/kb1/div1/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   kb_one/kb1/div1/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   game/game_clk1/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   game/game_clk1/counter_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.642ns (25.061%)  route 1.920ns (74.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.399     7.719    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y1           FDCE                                         f  kb_one/LED_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y1           FDCE                                         r  kb_one/LED_count_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.642ns (25.061%)  route 1.920ns (74.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.399     7.719    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y1           FDCE                                         f  kb_one/LED_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y1           FDCE                                         r  kb_one/LED_count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.642ns (25.061%)  route 1.920ns (74.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.399     7.719    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y1           FDCE                                         f  kb_one/LED_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y1           FDCE                                         r  kb_one/LED_count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.642ns (25.061%)  route 1.920ns (74.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.399     7.719    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y1           FDCE                                         f  kb_one/LED_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y1           FDCE                                         r  kb_one/LED_count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.642ns (26.519%)  route 1.779ns (73.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.258     7.578    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y2           FDPE                                         f  kb_one/LED_count_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDPE                                         r  kb_one/LED_count_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDPE (Recov_fdpe_C_PRE)     -0.361    14.739    kb_one/LED_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.642ns (26.665%)  route 1.766ns (73.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.245     7.565    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y3           FDPE                                         f  kb_one/LED_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y3           FDPE                                         r  kb_one/LED_count_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDPE (Recov_fdpe_C_PRE)     -0.361    14.738    kb_one/LED_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.642ns (26.665%)  route 1.766ns (73.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.245     7.565    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y3           FDPE                                         f  kb_one/LED_count_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y3           FDPE                                         r  kb_one/LED_count_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDPE (Recov_fdpe_C_PRE)     -0.361    14.738    kb_one/LED_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.642ns (26.519%)  route 1.779ns (73.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.258     7.578    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.642ns (26.519%)  route 1.779ns (73.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.258     7.578    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.642ns (26.519%)  route 1.779ns (73.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y10          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.258     7.578    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.651%)  route 0.336ns (64.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.236     1.998    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[24]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.651%)  route 0.336ns (64.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.236     1.998    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[25]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.651%)  route 0.336ns (64.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.236     1.998    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[26]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.651%)  route 0.336ns (64.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.236     1.998    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[27]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.769%)  route 0.399ns (68.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.300     2.062    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y6           FDCE                                         f  kb_one/LED_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDCE                                         r  kb_one/LED_count_reg[21]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.769%)  route 0.399ns (68.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.300     2.062    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y6           FDCE                                         f  kb_one/LED_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDCE                                         r  kb_one/LED_count_reg[22]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[20]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.769%)  route 0.399ns (68.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.300     2.062    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y6           FDPE                                         f  kb_one/LED_count_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDPE                                         r  kb_one/LED_count_reg[20]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDPE (Remov_fdpe_C_PRE)     -0.071     1.423    kb_one/LED_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[23]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.769%)  route 0.399ns (68.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.300     2.062    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y6           FDPE                                         f  kb_one/LED_count_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDPE                                         r  kb_one/LED_count_reg[23]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDPE (Remov_fdpe_C_PRE)     -0.071     1.423    kb_one/LED_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.650%)  route 0.463ns (71.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.364     2.125    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y5           FDCE                                         f  kb_one/LED_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y5           FDCE                                         r  kb_one/LED_count_reg[16]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.650%)  route 0.463ns (71.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y10          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.364     2.125    kb_one/LED_count[0]_i_2_n_0
    SLICE_X2Y5           FDCE                                         f  kb_one/LED_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y5           FDCE                                         r  kb_one/LED_count_reg[17]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.698    





