

================================================================
== Vitis HLS Report for 'Block_split77_proc'
================================================================
* Date:           Wed Feb 24 15:50:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.620 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.000 ns|  3.000 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|     95|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    |CONV_D_fu_74_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  36|           3|          34|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |CONV_D_out_out1_blk_n  |   9|          2|    1|          2|
    |CONV_D_out_out_blk_n   |   9|          2|    1|          2|
    |D_blk_n                |   9|          2|    1|          2|
    |STRIDE_2_blk_n         |   9|          2|    1|          2|
    |ap_NS_fsm              |  14|          3|    1|          3|
    |ap_done                |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  59|         13|    6|         13|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |CONV_D_reg_82  |  32|   0|   32|          0|
    |ap_CS_fsm      |   2|   0|    2|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  35|   0|   35|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Block_.split77_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Block_.split77_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Block_.split77_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Block_.split77_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Block_.split77_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Block_.split77_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Block_.split77_proc|  return value|
|D_dout                  |   in|   32|     ap_fifo|                    D|       pointer|
|D_empty_n               |   in|    1|     ap_fifo|                    D|       pointer|
|D_read                  |  out|    1|     ap_fifo|                    D|       pointer|
|STRIDE_2_dout           |   in|    1|     ap_fifo|             STRIDE_2|       pointer|
|STRIDE_2_empty_n        |   in|    1|     ap_fifo|             STRIDE_2|       pointer|
|STRIDE_2_read           |  out|    1|     ap_fifo|             STRIDE_2|       pointer|
|CONV_D_out_out_din      |  out|   32|     ap_fifo|       CONV_D_out_out|       pointer|
|CONV_D_out_out_full_n   |   in|    1|     ap_fifo|       CONV_D_out_out|       pointer|
|CONV_D_out_out_write    |  out|    1|     ap_fifo|       CONV_D_out_out|       pointer|
|CONV_D_out_out1_din     |  out|   32|     ap_fifo|      CONV_D_out_out1|       pointer|
|CONV_D_out_out1_full_n  |   in|    1|     ap_fifo|      CONV_D_out_out1|       pointer|
|CONV_D_out_out1_write   |  out|    1|     ap_fifo|      CONV_D_out_out1|       pointer|
+------------------------+-----+-----+------------+---------------------+--------------+

