# verilog_single_port_RAM
Design and simulation of a parameterized synchronous single-port RAM in Verilog featuring write/read control, registered output, and configurable data and address width. Includes testbench for functional verification.
