#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Mar 30 20:22:32 2021
# Process ID: 3832
# Current directory: C:/Users/poyisamu/fifoStream
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8068 C:\Users\poyisamu\fifoStream\fifoStream.xpr
# Log file: C:/Users/poyisamu/fifoStream/vivado.log
# Journal file: C:/Users/poyisamu/fifoStream\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/poyisamu/fifoStream/fifoStream.xprupdate_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/poyisamu/fifoStream/fifoStream.sdk -hwspec C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
set_property  ip_repo_paths  {c:/Users/poyisamu/ip_repo W:/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  w:/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {w:/ip_repo W:/TEMAC_FPGA1} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:frame_generator_custom:1.2 frame_generator_cust_0
endgroup
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:tri_mode_ethernet_mac_2_example_design:1.0 tri_mode_ethernet_ma_0
endgroup
set_property location {6 1679 1018} [get_bd_cells tri_mode_ethernet_ma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mii_to_rmii:2.0 mii_to_rmii_0
endgroup
set_property location {7 2065 1003} [get_bd_cells frame_generator_cust_0]
delete_bd_objs [get_bd_intf_nets run_length_encoder_0_o_axis]
connect_bd_intf_net [get_bd_intf_pins run_length_encoder_0/o_axis] [get_bd_intf_pins frame_generator_cust_0/rx_mic]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_4_AXIS] [get_bd_intf_pins frame_generator_cust_0/rx_mic]
connect_bd_net [get_bd_pins frame_generator_cust_0/i_clk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins frame_generator_cust_0/i_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
set_property location {8 2196 1079} [get_bd_cells mii_to_rmii_0]
delete_bd_objs [get_bd_cells tri_mode_ethernet_ma_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:tri_mode_ethernet_mac_2_example_design:1.0 tri_mode_ethernet_ma_0
endgroup
set_property location {11 2934 1077} [get_bd_cells tri_mode_ethernet_ma_0]
connect_bd_intf_net [get_bd_intf_pins frame_generator_cust_0/tx_fifo] [get_bd_intf_pins tri_mode_ethernet_ma_0/tx_axis_fifo]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_0/rmii2phy_tx_en] [get_bd_pins mii_to_rmii_0/mac2rmii_tx_en]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_0/refclk] [get_bd_pins tri_mode_ethernet_ma_0/phy2rmii_rxd]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_0_refclk]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_0_rmii2phy_tx_en]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_0/rmii2phy_tx_en] [get_bd_pins mii_to_rmii_0/mac2rmii_tx_en]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_0/rmii2phy_tx_en] [get_bd_pins mii_to_rmii_0/mac2rmii_txd]
undo
undo
delete_bd_objs [get_bd_cells mii_to_rmii_0]
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {13.5} CONFIG.C_NUM_MONITOR_SLOTS {5}] [get_bd_cells system_ila_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_0/rmii2phy_txd]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_0/rmii2phy_tx_en]
endgroup
save_bd_design
regenerate_bd_layout
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins tri_mode_ethernet_ma_0/sys_clock]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]}]]
set_property mark_debug true [get_nets [list rmii2phy_tx_en_0_OBUF]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/tri_mode_ethernet_ma_0/inst/example_clocks/inst/refclk ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
file mkdir C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new
close [ open C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_0/mdio]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_0/mdc]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_0/phy2rmii_crs_dv]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_0/phy2rmii_rx_er]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_0/phy2rmii_rxd]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_0/refclk]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_0_refclk] [get_bd_ports refclk_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property  ip_repo_paths  {w:/ip_repo w:/TEMAC_FPGA1 W:/TEMAC_FPGA1_no_xdc} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {w:/ip_repo w:/TEMAC_FPGA1_no_xdc} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip -vlnv utoronto.ca:user:tri_mode_ethernet_mac_2_example_design:1.0 [get_ips  canteloupe_tri_mode_ethernet_ma_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips canteloupe_tri_mode_ethernet_ma_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd]
catch { config_ip_cache -export [get_ips -all canteloupe_mig_7series_0_0] }
catch { config_ip_cache -export [get_ips -all canteloupe_tri_mode_ethernet_ma_0_1] }
catch { config_ip_cache -export [get_ips -all canteloupe_auto_us_0] }
catch { config_ip_cache -export [get_ips -all canteloupe_auto_us_1] }
catch { config_ip_cache -export [get_ips -all canteloupe_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all canteloupe_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all canteloupe_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all canteloupe_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all canteloupe_auto_ds_2] }
export_ip_user_files -of_objects [get_files C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd]
launch_runs -jobs 4 canteloupe_tri_mode_ethernet_ma_0_1_synth_1
export_simulation -of_objects [get_files C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd] -directory C:/Users/poyisamu/fifoStream/fifoStream.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/poyisamu/fifoStream/fifoStream.ip_user_files -ipstatic_source_dir C:/Users/poyisamu/fifoStream/fifoStream.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/poyisamu/fifoStream/fifoStream.cache/compile_simlib/modelsim} {questa=C:/Users/poyisamu/fifoStream/fifoStream.cache/compile_simlib/questa} {riviera=C:/Users/poyisamu/fifoStream/fifoStream.cache/compile_simlib/riviera} {activehdl=C:/Users/poyisamu/fifoStream/fifoStream.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:tri_mode_ethernet_mac_2_example_design:1.0 tri_mode_ethernet_ma_1
endgroup
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_0_rmii2phy_tx_en]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_0_rmii2phy_txd]
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_0_mdc]
delete_bd_objs [get_bd_ports mdc_0]
delete_bd_objs [get_bd_ports mdio_0]
delete_bd_objs [get_bd_ports rmii2phy_txd_0]
delete_bd_objs [get_bd_ports rmii2phy_tx_en_0]
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/rmii2phy_tx_en]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/rmii2phy_txd]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/mdio]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/mdc]
endgroup
delete_bd_objs [get_bd_intf_nets frame_generator_cust_0_tx_fifo]
connect_bd_intf_net [get_bd_intf_pins frame_generator_cust_0/tx_fifo] [get_bd_intf_pins tri_mode_ethernet_ma_1/tx_axis_fifo]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins tri_mode_ethernet_ma_1/sys_clock]
delete_bd_objs [get_bd_nets phy2rmii_crs_dv_0_1] [get_bd_nets phy2rmii_rxd_0_1] [get_bd_nets phy2rmii_rx_er_0_1] [get_bd_cells tri_mode_ethernet_ma_0]
delete_bd_objs [get_bd_ports phy2rmii_rx_er_0]
delete_bd_objs [get_bd_ports phy2rmii_crs_dv_0]
delete_bd_objs [get_bd_ports phy2rmii_rxd_0]
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/phy2rmii_crs_dv]
endgroup
delete_bd_objs [get_bd_nets phy2rmii_crs_dv_0_1] [get_bd_ports phy2rmii_crs_dv_0]
delete_bd_objs [get_bd_nets Net] [get_bd_ports mdio_0]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_1_mdc] [get_bd_ports mdc_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/example_clocks/inst/refclk ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/mdio]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/mdc]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/refclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/phy2rmii_crs_dv]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/phy2rmii_rx_er]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/phy2rmii_rxd]
endgroup
close [ open C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/constraints.xdc
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
disconnect_bd_net /reset_1 [get_bd_pins clk_wiz_1/resetn]
connect_bd_net [get_bd_pins clk_wiz_1/resetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins clk_wiz_1/resetn]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_1/resetn]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:tri_mode_ethernet_mac_2_example_design:1.0 [get_ips  canteloupe_tri_mode_ethernet_ma_1_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips canteloupe_tri_mode_ethernet_ma_1_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {8} CONFIG.MMCM_CLKOUT3_DIVIDE {20} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT3_JITTER {125.247} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {151.636} CONFIG.CLKOUT4_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_1]
endgroup
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/gtx_clk_bufg] [get_bd_pins clk_wiz_1/clk_out3]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out4] [get_bd_pins tri_mode_ethernet_ma_1/refclk_int]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/dcm_locked] [get_bd_pins clk_wiz_1/locked]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/glbl_rstn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
undo
connect_bd_net [get_bd_ports reset] [get_bd_pins tri_mode_ethernet_ma_1/glbl_rstn]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/example_clocks/inst/refclk ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out4 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
file copy -force C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.sysdef C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf

set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes rmii2phy_tx_en_0_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
file copy -force C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.sysdef C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf

set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_sdk -workspace C:/Users/poyisamu/fifoStream/fifoStream.sdk -hwspec C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd]
refresh_design
set_property mark_debug true [get_nets [list {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[0]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[6]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[7]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[9]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[11]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[13]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[4]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[15]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[1]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[3]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[5]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[10]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[2]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[8]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[12]} {canteloupe_i/frame_generator_cust_0/rx_mic_TDATA[14]}]]
set_property mark_debug true [get_nets [list {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[0]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[1]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[2]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[3]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[4]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[5]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[6]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[7]}]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0/rx_mic_TLAST]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0/rx_mic_TREADY]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0/rx_mic_TVALID]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TREADY]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TVALID]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/fifo_we]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/mem_reg]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tlast]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tready]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid]]
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[7]}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out4 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[0]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[1]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[2]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[3]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[4]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[5]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[6]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/fifo_we ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/mem_reg ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tlast ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TVALID ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tready ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TREADY ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.sysdef C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf

file copy -force C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.sysdef C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf

wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property CONTROL.TRIGGER_POSITION 800 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
launch_sdk -workspace C:/Users/poyisamu/fifoStream/fifoStream.sdk -hwspec C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata} }
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tlast} }
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid} }
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]]
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[3]}]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_tx_en]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_tx_er]]
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tdata[7]}]]
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[7]}]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tlast]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tready]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_fifo_tvalid]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tready]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid]]
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[3]}]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_en]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_er]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_en]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_er]]
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[3]}]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
create_debug_core u_ila_3 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rmii2mac_tx_clk_bi_reg ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out4 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid ]]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
set_property port_width 8 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[0]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[1]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[2]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[3]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[4]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[5]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[6]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 8 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/fifo_we ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/mem_reg ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tlast ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TVALID ]]
set_property port_width 1 [get_debug_ports u_ila_3/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tready ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TREADY ]]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_3"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_tx_en} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_tx_er} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_en} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_er} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_en} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_er} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tready} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid} }
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {rmii2phy_tx_en_0_OBUF} }
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {rmii2phy_txd_0_OBUF} }
add_wave -into {hw_ila_data_4.wcfg} -radix hex { {canteloupe_i/frame_generator_cust_0/inst/mem/fifo_we} {canteloupe_i/frame_generator_cust_0/inst/mem/mem_reg} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA} {canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST} {canteloupe_i/frame_generator_cust_0/tx_fifo_TVALID} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tlast} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid} }
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.TRIGGER_CONDITION OR [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 u_ila_3 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out4 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[0]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[1]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[2]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[3]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[4]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[5]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[6]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_txd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/fifo_we ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/mac2rmii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/mem_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TVALID ]]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tready ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TREADY ]]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
file copy -force C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.sysdef C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf

launch_sdk -workspace C:/Users/poyisamu/fifoStream/fifoStream.sdk -hwspec C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_4.wcfg} -radix hex { {canteloupe_i/frame_generator_cust_0/tx_fifo_TREADY} }
add_wave -into {hw_ila_data_4.wcfg} -radix hex { {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tready} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_2"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b0 [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:tri_mode_ethernet_mac_2_example_design:1.0 [get_ips  canteloupe_tri_mode_ethernet_ma_1_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips canteloupe_tri_mode_ethernet_ma_1_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_1_refclk] [get_bd_ports refclk_0]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_1_rmii2phy_txd] [get_bd_ports rmii2phy_txd_0]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_1_rmii2phy_tx_en] [get_bd_ports rmii2phy_tx_en_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mii_to_rmii:2.0 mii_to_rmii_0
endgroup
set_property location {12 3736 876} [get_bd_cells mii_to_rmii_0]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/mdc] [get_bd_pins mii_to_rmii_0/mac2rmii_txd]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_1_mdc]
connect_bd_net [get_bd_ports mdc_0] [get_bd_pins tri_mode_ethernet_ma_1/mdc]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_1_mdc] [get_bd_ports mdc_0]
delete_bd_objs [get_bd_nets Net] [get_bd_ports mdio_0]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/mdc] [get_bd_pins mii_to_rmii_0/mac2rmii_txd]
delete_bd_objs [get_bd_nets tri_mode_ethernet_ma_1_mdc]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/mii_txd] [get_bd_pins mii_to_rmii_0/mac2rmii_txd]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/mii_tx_en] [get_bd_pins mii_to_rmii_0/mac2rmii_tx_en]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/mii_tx_er] [get_bd_pins mii_to_rmii_0/mac2rmii_tx_er]
connect_bd_net [get_bd_pins mii_to_rmii_0/rmii2mac_rx_clk] [get_bd_pins tri_mode_ethernet_ma_1/mii_rx_clk]
connect_bd_net [get_bd_pins mii_to_rmii_0/rmii2mac_tx_clk] [get_bd_pins tri_mode_ethernet_ma_1/mii_tx_clk]
connect_bd_net [get_bd_pins mii_to_rmii_0/rmii2mac_rx_er] [get_bd_pins tri_mode_ethernet_ma_1/mii_rx_er]
connect_bd_net [get_bd_pins mii_to_rmii_0/rmii2mac_rx_dv] [get_bd_pins tri_mode_ethernet_ma_1/mii_rx_dv]
connect_bd_net [get_bd_pins tri_mode_ethernet_ma_1/mii_rxd] [get_bd_pins mii_to_rmii_0/rmii2mac_rxd]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mii_to_rmii_0/RMII_PHY_M]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/mdio]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins tri_mode_ethernet_ma_1/mdc]
endgroup
delete_bd_objs [get_bd_intf_nets mii_to_rmii_0_RMII_PHY_M] [get_bd_intf_ports RMII_PHY_M_0]
startgroup
make_bd_pins_external  [get_bd_pins mii_to_rmii_0/rmii2phy_txd]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mii_to_rmii_0/rmii2phy_tx_en]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mii_to_rmii_0/phy2rmii_rxd]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mii_to_rmii_0/phy2rmii_rx_er]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mii_to_rmii_0/phy2rmii_crs_dv]
endgroup
startgroup
connect_bd_net [get_bd_pins clk_wiz_1/clk_out4] [get_bd_pins mii_to_rmii_0/ref_clk]
endgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins mii_to_rmii_0/rst_n]
delete_bd_objs [get_bd_nets phy2rmii_crs_dv_0_1] [get_bd_ports phy2rmii_crs_dv_0]
delete_bd_objs [get_bd_nets phy2rmii_rx_er_0_1] [get_bd_ports phy2rmii_rx_er_0]
delete_bd_objs [get_bd_nets phy2rmii_rxd_0_1] [get_bd_ports phy2rmii_rxd_0]
delete_bd_objs [get_bd_nets phy2rmii_rxd_1_1]
delete_bd_objs [get_bd_ports phy2rmii_rxd_1]
delete_bd_objs [get_bd_nets phy2rmii_rx_er_1_1] [get_bd_ports phy2rmii_rx_er_1]
delete_bd_objs [get_bd_nets phy2rmii_crs_dv_1_1] [get_bd_ports phy2rmii_crs_dv_1]
startgroup
make_bd_pins_external  [get_bd_pins mii_to_rmii_0/phy2rmii_rxd]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mii_to_rmii_0/phy2rmii_rx_er]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mii_to_rmii_0/phy2rmii_crs_dv]
endgroup
create_bd_port -dir O -type clk refclk_0
connect_bd_net [get_bd_ports refclk_0] [get_bd_pins clk_wiz_1/clk_out4]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd]
refresh_design
set_property mark_debug true [get_nets [list {canteloupe_i/frame_generator_cust_0_tx_fifo_TDATA[0]} {canteloupe_i/frame_generator_cust_0_tx_fifo_TDATA[1]} {canteloupe_i/frame_generator_cust_0_tx_fifo_TDATA[2]} {canteloupe_i/frame_generator_cust_0_tx_fifo_TDATA[3]} {canteloupe_i/frame_generator_cust_0_tx_fifo_TDATA[4]} {canteloupe_i/frame_generator_cust_0_tx_fifo_TDATA[5]} {canteloupe_i/frame_generator_cust_0_tx_fifo_TDATA[6]} {canteloupe_i/frame_generator_cust_0_tx_fifo_TDATA[7]}]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0_tx_fifo_TLAST]]
set_property mark_debug true [get_nets [list canteloupe_i/frame_generator_cust_0_tx_fifo_TVALID]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1_mii_tx_en]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1_mii_tx_er]]
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1_mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1_mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1_mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1_mii_txd[3]}]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out4 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[0]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[1]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[2]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[3]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[4]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[5]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[6]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/fifo_we ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/mem_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TVALID ]]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tready ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TREADY ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
file copy -force C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.sysdef C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf

launch_sdk -workspace C:/Users/poyisamu/fifoStream/fifoStream.sdk -hwspec C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {canteloupe_i/frame_generator_cust_0/inst/mem/fifo_we} {canteloupe_i/frame_generator_cust_0/inst/mem/mem_reg} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA} {canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST} {canteloupe_i/frame_generator_cust_0/tx_fifo_TVALID} }
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd]
refresh_design
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[7]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[8]}]]
set_property mark_debug true [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[7]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[8]}]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/wr_en]]
set_property mark_debug true [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
create_debug_core u_ila_3 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list canteloupe_i/clk_wiz_1/inst/clk_out4 ]]
set_property port_width 9 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[7]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/wr_en ]]
set_property port_width 9 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[7]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_dout[8]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en ]]
set_property port_width 4 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_txd[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 8 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tdata[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 4 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[0]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[1]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[2]} {canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_txd[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 8 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[0]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[1]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[2]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[3]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[4]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[5]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[6]} {canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 8 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[0]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[1]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[2]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[3]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[4]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[5]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[6]} {canteloupe_i/frame_generator_cust_0/tx_fifo_TDATA[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/fifo_we ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list canteloupe_i/frame_generator_cust_0/inst/mem/mem_reg ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/mii_tx_er ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_tx_er ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tlast ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe12]
connect_debug_port u_ila_2/probe12 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/tx_axis_fifo_tvalid ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe13]
connect_debug_port u_ila_2/probe13 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tlast ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe14]
connect_debug_port u_ila_2/probe14 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tready ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe15]
connect_debug_port u_ila_2/probe15 [get_nets [list canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_axis_mac_tvalid ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe16]
connect_debug_port u_ila_2/probe16 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TLAST ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe17]
connect_debug_port u_ila_2/probe17 [get_nets [list canteloupe_i/frame_generator_cust_0/tx_fifo_TVALID ]]
set_property port_width 2 [get_debug_ports u_ila_3/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {rmii2phy_txd_0_OBUF[0]} {rmii2phy_txd_0_OBUF[1]} ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list rmii2phy_tx_en_0_OBUF ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
