// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1897\sampleModel1897_1_sub\Mysubsystem_17.v
// Created: 2024-07-02 10:41:16
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_17
// Source Path: sampleModel1897_1_sub/Subsystem/Mysubsystem_17
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_17
          (clk,
           reset,
           enb,
           y,
           Out2,
           Out3);


  input   clk;
  input   reset;
  input   enb;
  output  [15:0] y;  // uint16
  output  [7:0] Out2;  // uint8
  output  [15:0] Out3;  // uint16


  wire [15:0] cfblk127_out1;  // uint16
  wire [7:0] cfblk157_out1;  // uint8
  wire [15:0] cfblk42_const_val_1;  // uint16
  wire [15:0] cfblk42_out1;  // uint16


  cfblk127 u_cfblk127 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk127_out1)  // uint16
                       );

  assign y = cfblk127_out1;

  assign cfblk157_out1 = cfblk127_out1[7:0];



  assign Out2 = cfblk157_out1;

  assign cfblk42_const_val_1 = 16'b0000000000000000;



  assign cfblk42_out1 = cfblk127_out1 + cfblk42_const_val_1;



  assign Out3 = cfblk42_out1;

endmodule  // Mysubsystem_17

