/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* USB */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 7u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 7u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7u
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7u
#define USB_Dm__SLW CYREG_PRT15_SLW
#define USB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6u
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6u
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 7u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 7u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x08u
#define USB_ep_1__INTC_NUMBER 3u
#define USB_ep_1__INTC_PRIOR_NUM 7u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x10u
#define USB_ep_2__INTC_NUMBER 4u
#define USB_ep_2__INTC_PRIOR_NUM 7u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_sof_int__INTC_MASK 0x200000u
#define USB_sof_int__INTC_NUMBER 21u
#define USB_sof_int__INTC_PRIOR_NUM 7u
#define USB_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED1__0__MASK 0x02u
#define LED1__0__PC CYREG_PRT2_PC1
#define LED1__0__PORT 2u
#define LED1__0__SHIFT 1u
#define LED1__AG CYREG_PRT2_AG
#define LED1__AMUX CYREG_PRT2_AMUX
#define LED1__BIE CYREG_PRT2_BIE
#define LED1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED1__BYP CYREG_PRT2_BYP
#define LED1__CTL CYREG_PRT2_CTL
#define LED1__DM0 CYREG_PRT2_DM0
#define LED1__DM1 CYREG_PRT2_DM1
#define LED1__DM2 CYREG_PRT2_DM2
#define LED1__DR CYREG_PRT2_DR
#define LED1__INP_DIS CYREG_PRT2_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT2_LCD_EN
#define LED1__MASK 0x02u
#define LED1__PORT 2u
#define LED1__PRT CYREG_PRT2_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED1__PS CYREG_PRT2_PS
#define LED1__SHIFT 1u
#define LED1__SLW CYREG_PRT2_SLW

/* CapSense */
#define CapSense_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_BufCH0__PM_STBY_MSK 0x10u
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB08_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB08_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB08_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB08_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB08_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB08_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB09_A0
#define CapSense_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB09_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB09_D0
#define CapSense_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB09_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB09_F0
#define CapSense_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB09_F1
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_REG CYREG_B0_UDB11_CTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_REG CYREG_B0_UDB11_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PERIOD_REG CYREG_B0_UDB11_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS 4
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB10_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB10_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB10_MSK
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B0_UDB11_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B0_UDB11_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B0_UDB11_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B0_UDB11_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B0_UDB11_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B0_UDB11_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CapSense_CmodCH0__0__INTTYPE CYREG_PICU15_INTTYPE4
#define CapSense_CmodCH0__0__MASK 0x10u
#define CapSense_CmodCH0__0__PC CYREG_IO_PC_PRT15_PC4
#define CapSense_CmodCH0__0__PORT 15u
#define CapSense_CmodCH0__0__SHIFT 4u
#define CapSense_CmodCH0__AG CYREG_PRT15_AG
#define CapSense_CmodCH0__AMUX CYREG_PRT15_AMUX
#define CapSense_CmodCH0__BIE CYREG_PRT15_BIE
#define CapSense_CmodCH0__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_CmodCH0__BYP CYREG_PRT15_BYP
#define CapSense_CmodCH0__Cmod_CH0__INTTYPE CYREG_PICU15_INTTYPE4
#define CapSense_CmodCH0__Cmod_CH0__MASK 0x10u
#define CapSense_CmodCH0__Cmod_CH0__PC CYREG_IO_PC_PRT15_PC4
#define CapSense_CmodCH0__Cmod_CH0__PORT 15u
#define CapSense_CmodCH0__Cmod_CH0__SHIFT 4u
#define CapSense_CmodCH0__CTL CYREG_PRT15_CTL
#define CapSense_CmodCH0__DM0 CYREG_PRT15_DM0
#define CapSense_CmodCH0__DM1 CYREG_PRT15_DM1
#define CapSense_CmodCH0__DM2 CYREG_PRT15_DM2
#define CapSense_CmodCH0__DR CYREG_PRT15_DR
#define CapSense_CmodCH0__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_CmodCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CapSense_CmodCH0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_CmodCH0__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_CmodCH0__MASK 0x10u
#define CapSense_CmodCH0__PORT 15u
#define CapSense_CmodCH0__PRT CYREG_PRT15_PRT
#define CapSense_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_CmodCH0__PS CYREG_PRT15_PS
#define CapSense_CmodCH0__SHIFT 4u
#define CapSense_CmodCH0__SLW CYREG_PRT15_SLW
#define CapSense_CompCH0_ctComp__CLK CYREG_CMP0_CLK
#define CapSense_CompCH0_ctComp__CMP_MASK 0x01u
#define CapSense_CompCH0_ctComp__CMP_NUMBER 0u
#define CapSense_CompCH0_ctComp__CR CYREG_CMP0_CR
#define CapSense_CompCH0_ctComp__LUT__CR CYREG_LUT0_CR
#define CapSense_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CompCH0_ctComp__LUT__MSK_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__MSK_SHIFT 0u
#define CapSense_CompCH0_ctComp__LUT__MX CYREG_LUT0_MX
#define CapSense_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CompCH0_ctComp__LUT__SR_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__SR_SHIFT 0u
#define CapSense_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CompCH0_ctComp__PM_ACT_MSK 0x01u
#define CapSense_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CompCH0_ctComp__PM_STBY_MSK 0x01u
#define CapSense_CompCH0_ctComp__SW0 CYREG_CMP0_SW0
#define CapSense_CompCH0_ctComp__SW2 CYREG_CMP0_SW2
#define CapSense_CompCH0_ctComp__SW3 CYREG_CMP0_SW3
#define CapSense_CompCH0_ctComp__SW4 CYREG_CMP0_SW4
#define CapSense_CompCH0_ctComp__SW6 CYREG_CMP0_SW6
#define CapSense_CompCH0_ctComp__TR0 CYREG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TR1 CYREG_CMP0_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define CapSense_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define CapSense_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CompCH0_ctComp__WRK_MASK 0x01u
#define CapSense_CompCH0_ctComp__WRK_SHIFT 0u
#define CapSense_IdacCH0_viDAC8__CR0 CYREG_DAC0_CR0
#define CapSense_IdacCH0_viDAC8__CR1 CYREG_DAC0_CR1
#define CapSense_IdacCH0_viDAC8__D CYREG_DAC0_D
#define CapSense_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_IdacCH0_viDAC8__PM_ACT_MSK 0x01u
#define CapSense_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_IdacCH0_viDAC8__PM_STBY_MSK 0x01u
#define CapSense_IdacCH0_viDAC8__STROBE CYREG_DAC0_STROBE
#define CapSense_IdacCH0_viDAC8__SW0 CYREG_DAC0_SW0
#define CapSense_IdacCH0_viDAC8__SW2 CYREG_DAC0_SW2
#define CapSense_IdacCH0_viDAC8__SW3 CYREG_DAC0_SW3
#define CapSense_IdacCH0_viDAC8__SW4 CYREG_DAC0_SW4
#define CapSense_IdacCH0_viDAC8__TR CYREG_DAC0_TR
#define CapSense_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define CapSense_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define CapSense_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define CapSense_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define CapSense_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define CapSense_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define CapSense_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define CapSense_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define CapSense_IdacCH0_viDAC8__TST CYREG_DAC0_TST
#define CapSense_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CapSense_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CapSense_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CapSense_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_IntClock__INDEX 0x00u
#define CapSense_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_IntClock__PM_ACT_MSK 0x01u
#define CapSense_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_IntClock__PM_STBY_MSK 0x01u
#define CapSense_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_IsrCH0__INTC_MASK 0x01u
#define CapSense_IsrCH0__INTC_NUMBER 0u
#define CapSense_IsrCH0__INTC_PRIOR_NUM 7u
#define CapSense_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define CapSense_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB10_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB10_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB10_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB10_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB10_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB10_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B1_UDB09_A0
#define CapSense_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B1_UDB09_A1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B1_UDB09_D0
#define CapSense_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B1_UDB09_D1
#define CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define CapSense_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B1_UDB09_F0
#define CapSense_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B1_UDB09_F1
#define CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define CapSense_PortCH0__0__AG CYREG_PRT3_AG
#define CapSense_PortCH0__0__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__0__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__0__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__0__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__0__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__0__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__0__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__0__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__0__DR CYREG_PRT3_DR
#define CapSense_PortCH0__0__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define CapSense_PortCH0__0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__0__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__0__MASK 0x01u
#define CapSense_PortCH0__0__PC CYREG_PRT3_PC0
#define CapSense_PortCH0__0__PORT 3u
#define CapSense_PortCH0__0__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__0__PS CYREG_PRT3_PS
#define CapSense_PortCH0__0__SHIFT 0u
#define CapSense_PortCH0__0__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__1__AG CYREG_PRT3_AG
#define CapSense_PortCH0__1__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__1__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__1__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__1__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__1__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__1__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__1__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__1__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__1__DR CYREG_PRT3_DR
#define CapSense_PortCH0__1__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__1__INTTYPE CYREG_PICU3_INTTYPE1
#define CapSense_PortCH0__1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__1__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__1__MASK 0x02u
#define CapSense_PortCH0__1__PC CYREG_PRT3_PC1
#define CapSense_PortCH0__1__PORT 3u
#define CapSense_PortCH0__1__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__1__PS CYREG_PRT3_PS
#define CapSense_PortCH0__1__SHIFT 1u
#define CapSense_PortCH0__1__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__10__AG CYREG_PRT0_AG
#define CapSense_PortCH0__10__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__10__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__10__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__10__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__10__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__10__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__10__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__10__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__10__DR CYREG_PRT0_DR
#define CapSense_PortCH0__10__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__10__INTTYPE CYREG_PICU0_INTTYPE6
#define CapSense_PortCH0__10__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__10__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__10__MASK 0x40u
#define CapSense_PortCH0__10__PC CYREG_PRT0_PC6
#define CapSense_PortCH0__10__PORT 0u
#define CapSense_PortCH0__10__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__10__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__10__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__10__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__10__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__10__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__10__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__10__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__10__PS CYREG_PRT0_PS
#define CapSense_PortCH0__10__SHIFT 6u
#define CapSense_PortCH0__10__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__11__AG CYREG_PRT0_AG
#define CapSense_PortCH0__11__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__11__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__11__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__11__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__11__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__11__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__11__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__11__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__11__DR CYREG_PRT0_DR
#define CapSense_PortCH0__11__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__11__INTTYPE CYREG_PICU0_INTTYPE7
#define CapSense_PortCH0__11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__11__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__11__MASK 0x80u
#define CapSense_PortCH0__11__PC CYREG_PRT0_PC7
#define CapSense_PortCH0__11__PORT 0u
#define CapSense_PortCH0__11__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__11__PS CYREG_PRT0_PS
#define CapSense_PortCH0__11__SHIFT 7u
#define CapSense_PortCH0__11__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__12__AG CYREG_PRT2_AG
#define CapSense_PortCH0__12__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__12__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__12__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__12__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__12__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__12__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__12__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__12__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__12__DR CYREG_PRT2_DR
#define CapSense_PortCH0__12__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__12__INTTYPE CYREG_PICU2_INTTYPE3
#define CapSense_PortCH0__12__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__12__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__12__MASK 0x08u
#define CapSense_PortCH0__12__PC CYREG_PRT2_PC3
#define CapSense_PortCH0__12__PORT 2u
#define CapSense_PortCH0__12__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__12__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__12__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__12__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__12__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__12__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__12__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__12__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__12__PS CYREG_PRT2_PS
#define CapSense_PortCH0__12__SHIFT 3u
#define CapSense_PortCH0__12__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__13__AG CYREG_PRT2_AG
#define CapSense_PortCH0__13__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__13__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__13__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__13__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__13__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__13__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__13__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__13__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__13__DR CYREG_PRT2_DR
#define CapSense_PortCH0__13__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__13__INTTYPE CYREG_PICU2_INTTYPE4
#define CapSense_PortCH0__13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__13__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__13__MASK 0x10u
#define CapSense_PortCH0__13__PC CYREG_PRT2_PC4
#define CapSense_PortCH0__13__PORT 2u
#define CapSense_PortCH0__13__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__13__PS CYREG_PRT2_PS
#define CapSense_PortCH0__13__SHIFT 4u
#define CapSense_PortCH0__13__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__14__AG CYREG_PRT2_AG
#define CapSense_PortCH0__14__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__14__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__14__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__14__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__14__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__14__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__14__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__14__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__14__DR CYREG_PRT2_DR
#define CapSense_PortCH0__14__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__14__INTTYPE CYREG_PICU2_INTTYPE5
#define CapSense_PortCH0__14__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__14__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__14__MASK 0x20u
#define CapSense_PortCH0__14__PC CYREG_PRT2_PC5
#define CapSense_PortCH0__14__PORT 2u
#define CapSense_PortCH0__14__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__14__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__14__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__14__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__14__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__14__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__14__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__14__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__14__PS CYREG_PRT2_PS
#define CapSense_PortCH0__14__SHIFT 5u
#define CapSense_PortCH0__14__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__15__AG CYREG_PRT2_AG
#define CapSense_PortCH0__15__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__15__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__15__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__15__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__15__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__15__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__15__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__15__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__15__DR CYREG_PRT2_DR
#define CapSense_PortCH0__15__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__15__INTTYPE CYREG_PICU2_INTTYPE6
#define CapSense_PortCH0__15__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__15__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__15__MASK 0x40u
#define CapSense_PortCH0__15__PC CYREG_PRT2_PC6
#define CapSense_PortCH0__15__PORT 2u
#define CapSense_PortCH0__15__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__15__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__15__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__15__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__15__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__15__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__15__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__15__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__15__PS CYREG_PRT2_PS
#define CapSense_PortCH0__15__SHIFT 6u
#define CapSense_PortCH0__15__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__16__AG CYREG_PRT2_AG
#define CapSense_PortCH0__16__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__16__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__16__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__16__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__16__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__16__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__16__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__16__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__16__DR CYREG_PRT2_DR
#define CapSense_PortCH0__16__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__16__INTTYPE CYREG_PICU2_INTTYPE7
#define CapSense_PortCH0__16__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__16__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__16__MASK 0x80u
#define CapSense_PortCH0__16__PC CYREG_PRT2_PC7
#define CapSense_PortCH0__16__PORT 2u
#define CapSense_PortCH0__16__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__16__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__16__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__16__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__16__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__16__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__16__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__16__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__16__PS CYREG_PRT2_PS
#define CapSense_PortCH0__16__SHIFT 7u
#define CapSense_PortCH0__16__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__17__AG CYREG_PRT1_AG
#define CapSense_PortCH0__17__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__17__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__17__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__17__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__17__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__17__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__17__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__17__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__17__DR CYREG_PRT1_DR
#define CapSense_PortCH0__17__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__17__INTTYPE CYREG_PICU1_INTTYPE2
#define CapSense_PortCH0__17__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__17__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__17__MASK 0x04u
#define CapSense_PortCH0__17__PC CYREG_PRT1_PC2
#define CapSense_PortCH0__17__PORT 1u
#define CapSense_PortCH0__17__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__17__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__17__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__17__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__17__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__17__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__17__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__17__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__17__PS CYREG_PRT1_PS
#define CapSense_PortCH0__17__SHIFT 2u
#define CapSense_PortCH0__17__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__18__AG CYREG_PRT3_AG
#define CapSense_PortCH0__18__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__18__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__18__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__18__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__18__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__18__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__18__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__18__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__18__DR CYREG_PRT3_DR
#define CapSense_PortCH0__18__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__18__INTTYPE CYREG_PICU3_INTTYPE6
#define CapSense_PortCH0__18__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__18__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__18__MASK 0x40u
#define CapSense_PortCH0__18__PC CYREG_PRT3_PC6
#define CapSense_PortCH0__18__PORT 3u
#define CapSense_PortCH0__18__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__18__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__18__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__18__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__18__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__18__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__18__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__18__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__18__PS CYREG_PRT3_PS
#define CapSense_PortCH0__18__SHIFT 6u
#define CapSense_PortCH0__18__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__19__AG CYREG_PRT3_AG
#define CapSense_PortCH0__19__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__19__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__19__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__19__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__19__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__19__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__19__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__19__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__19__DR CYREG_PRT3_DR
#define CapSense_PortCH0__19__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__19__INTTYPE CYREG_PICU3_INTTYPE7
#define CapSense_PortCH0__19__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__19__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__19__MASK 0x80u
#define CapSense_PortCH0__19__PC CYREG_PRT3_PC7
#define CapSense_PortCH0__19__PORT 3u
#define CapSense_PortCH0__19__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__19__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__19__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__19__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__19__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__19__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__19__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__19__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__19__PS CYREG_PRT3_PS
#define CapSense_PortCH0__19__SHIFT 7u
#define CapSense_PortCH0__19__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__2__AG CYREG_PRT3_AG
#define CapSense_PortCH0__2__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__2__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__2__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__2__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__2__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__2__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__2__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__2__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__2__DR CYREG_PRT3_DR
#define CapSense_PortCH0__2__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__2__INTTYPE CYREG_PICU3_INTTYPE3
#define CapSense_PortCH0__2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__2__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__2__MASK 0x08u
#define CapSense_PortCH0__2__PC CYREG_PRT3_PC3
#define CapSense_PortCH0__2__PORT 3u
#define CapSense_PortCH0__2__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__2__PS CYREG_PRT3_PS
#define CapSense_PortCH0__2__SHIFT 3u
#define CapSense_PortCH0__2__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__20__AG CYREG_PRT0_AG
#define CapSense_PortCH0__20__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__20__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__20__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__20__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__20__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__20__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__20__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__20__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__20__DR CYREG_PRT0_DR
#define CapSense_PortCH0__20__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__20__INTTYPE CYREG_PICU0_INTTYPE0
#define CapSense_PortCH0__20__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__20__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__20__MASK 0x01u
#define CapSense_PortCH0__20__PC CYREG_PRT0_PC0
#define CapSense_PortCH0__20__PORT 0u
#define CapSense_PortCH0__20__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__20__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__20__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__20__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__20__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__20__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__20__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__20__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__20__PS CYREG_PRT0_PS
#define CapSense_PortCH0__20__SHIFT 0u
#define CapSense_PortCH0__20__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__21__AG CYREG_PRT0_AG
#define CapSense_PortCH0__21__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__21__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__21__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__21__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__21__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__21__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__21__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__21__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__21__DR CYREG_PRT0_DR
#define CapSense_PortCH0__21__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__21__INTTYPE CYREG_PICU0_INTTYPE1
#define CapSense_PortCH0__21__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__21__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__21__MASK 0x02u
#define CapSense_PortCH0__21__PC CYREG_PRT0_PC1
#define CapSense_PortCH0__21__PORT 0u
#define CapSense_PortCH0__21__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__21__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__21__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__21__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__21__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__21__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__21__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__21__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__21__PS CYREG_PRT0_PS
#define CapSense_PortCH0__21__SHIFT 1u
#define CapSense_PortCH0__21__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__22__AG CYREG_PRT2_AG
#define CapSense_PortCH0__22__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__22__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__22__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__22__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__22__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__22__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__22__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__22__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__22__DR CYREG_PRT2_DR
#define CapSense_PortCH0__22__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__22__INTTYPE CYREG_PICU2_INTTYPE0
#define CapSense_PortCH0__22__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__22__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__22__MASK 0x01u
#define CapSense_PortCH0__22__PC CYREG_PRT2_PC0
#define CapSense_PortCH0__22__PORT 2u
#define CapSense_PortCH0__22__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__22__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__22__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__22__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__22__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__22__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__22__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__22__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__22__PS CYREG_PRT2_PS
#define CapSense_PortCH0__22__SHIFT 0u
#define CapSense_PortCH0__22__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__23__AG CYREG_PRT15_AG
#define CapSense_PortCH0__23__AMUX CYREG_PRT15_AMUX
#define CapSense_PortCH0__23__BIE CYREG_PRT15_BIE
#define CapSense_PortCH0__23__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_PortCH0__23__BYP CYREG_PRT15_BYP
#define CapSense_PortCH0__23__CTL CYREG_PRT15_CTL
#define CapSense_PortCH0__23__DM0 CYREG_PRT15_DM0
#define CapSense_PortCH0__23__DM1 CYREG_PRT15_DM1
#define CapSense_PortCH0__23__DM2 CYREG_PRT15_DM2
#define CapSense_PortCH0__23__DR CYREG_PRT15_DR
#define CapSense_PortCH0__23__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_PortCH0__23__INTTYPE CYREG_PICU15_INTTYPE0
#define CapSense_PortCH0__23__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_PortCH0__23__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_PortCH0__23__MASK 0x01u
#define CapSense_PortCH0__23__PC CYREG_IO_PC_PRT15_PC0
#define CapSense_PortCH0__23__PORT 15u
#define CapSense_PortCH0__23__PRT CYREG_PRT15_PRT
#define CapSense_PortCH0__23__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_PortCH0__23__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_PortCH0__23__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_PortCH0__23__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_PortCH0__23__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_PortCH0__23__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_PortCH0__23__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_PortCH0__23__PS CYREG_PRT15_PS
#define CapSense_PortCH0__23__SHIFT 0u
#define CapSense_PortCH0__23__SLW CYREG_PRT15_SLW
#define CapSense_PortCH0__24__AG CYREG_PRT15_AG
#define CapSense_PortCH0__24__AMUX CYREG_PRT15_AMUX
#define CapSense_PortCH0__24__BIE CYREG_PRT15_BIE
#define CapSense_PortCH0__24__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_PortCH0__24__BYP CYREG_PRT15_BYP
#define CapSense_PortCH0__24__CTL CYREG_PRT15_CTL
#define CapSense_PortCH0__24__DM0 CYREG_PRT15_DM0
#define CapSense_PortCH0__24__DM1 CYREG_PRT15_DM1
#define CapSense_PortCH0__24__DM2 CYREG_PRT15_DM2
#define CapSense_PortCH0__24__DR CYREG_PRT15_DR
#define CapSense_PortCH0__24__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_PortCH0__24__INTTYPE CYREG_PICU15_INTTYPE1
#define CapSense_PortCH0__24__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_PortCH0__24__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_PortCH0__24__MASK 0x02u
#define CapSense_PortCH0__24__PC CYREG_IO_PC_PRT15_PC1
#define CapSense_PortCH0__24__PORT 15u
#define CapSense_PortCH0__24__PRT CYREG_PRT15_PRT
#define CapSense_PortCH0__24__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_PortCH0__24__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_PortCH0__24__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_PortCH0__24__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_PortCH0__24__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_PortCH0__24__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_PortCH0__24__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_PortCH0__24__PS CYREG_PRT15_PS
#define CapSense_PortCH0__24__SHIFT 1u
#define CapSense_PortCH0__24__SLW CYREG_PRT15_SLW
#define CapSense_PortCH0__25__AG CYREG_PRT15_AG
#define CapSense_PortCH0__25__AMUX CYREG_PRT15_AMUX
#define CapSense_PortCH0__25__BIE CYREG_PRT15_BIE
#define CapSense_PortCH0__25__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_PortCH0__25__BYP CYREG_PRT15_BYP
#define CapSense_PortCH0__25__CTL CYREG_PRT15_CTL
#define CapSense_PortCH0__25__DM0 CYREG_PRT15_DM0
#define CapSense_PortCH0__25__DM1 CYREG_PRT15_DM1
#define CapSense_PortCH0__25__DM2 CYREG_PRT15_DM2
#define CapSense_PortCH0__25__DR CYREG_PRT15_DR
#define CapSense_PortCH0__25__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_PortCH0__25__INTTYPE CYREG_PICU15_INTTYPE5
#define CapSense_PortCH0__25__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_PortCH0__25__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_PortCH0__25__MASK 0x20u
#define CapSense_PortCH0__25__PC CYREG_IO_PC_PRT15_PC5
#define CapSense_PortCH0__25__PORT 15u
#define CapSense_PortCH0__25__PRT CYREG_PRT15_PRT
#define CapSense_PortCH0__25__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_PortCH0__25__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_PortCH0__25__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_PortCH0__25__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_PortCH0__25__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_PortCH0__25__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_PortCH0__25__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_PortCH0__25__PS CYREG_PRT15_PS
#define CapSense_PortCH0__25__SHIFT 5u
#define CapSense_PortCH0__25__SLW CYREG_PRT15_SLW
#define CapSense_PortCH0__3__AG CYREG_PRT3_AG
#define CapSense_PortCH0__3__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__3__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__3__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__3__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__3__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__3__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__3__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__3__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__3__DR CYREG_PRT3_DR
#define CapSense_PortCH0__3__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__3__INTTYPE CYREG_PICU3_INTTYPE4
#define CapSense_PortCH0__3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__3__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__3__MASK 0x10u
#define CapSense_PortCH0__3__PC CYREG_PRT3_PC4
#define CapSense_PortCH0__3__PORT 3u
#define CapSense_PortCH0__3__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__3__PS CYREG_PRT3_PS
#define CapSense_PortCH0__3__SHIFT 4u
#define CapSense_PortCH0__3__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__4__AG CYREG_PRT3_AG
#define CapSense_PortCH0__4__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__4__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__4__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__4__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__4__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__4__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__4__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__4__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__4__DR CYREG_PRT3_DR
#define CapSense_PortCH0__4__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__4__INTTYPE CYREG_PICU3_INTTYPE5
#define CapSense_PortCH0__4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__4__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__4__MASK 0x20u
#define CapSense_PortCH0__4__PC CYREG_PRT3_PC5
#define CapSense_PortCH0__4__PORT 3u
#define CapSense_PortCH0__4__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__4__PS CYREG_PRT3_PS
#define CapSense_PortCH0__4__SHIFT 5u
#define CapSense_PortCH0__4__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__5__AG CYREG_PRT1_AG
#define CapSense_PortCH0__5__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__5__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__5__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__5__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__5__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__5__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__5__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__5__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__5__DR CYREG_PRT1_DR
#define CapSense_PortCH0__5__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__5__INTTYPE CYREG_PICU1_INTTYPE4
#define CapSense_PortCH0__5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__5__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__5__MASK 0x10u
#define CapSense_PortCH0__5__PC CYREG_PRT1_PC4
#define CapSense_PortCH0__5__PORT 1u
#define CapSense_PortCH0__5__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__5__PS CYREG_PRT1_PS
#define CapSense_PortCH0__5__SHIFT 4u
#define CapSense_PortCH0__5__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__6__AG CYREG_PRT1_AG
#define CapSense_PortCH0__6__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__6__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__6__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__6__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__6__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__6__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__6__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__6__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__6__DR CYREG_PRT1_DR
#define CapSense_PortCH0__6__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__6__INTTYPE CYREG_PICU1_INTTYPE5
#define CapSense_PortCH0__6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__6__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__6__MASK 0x20u
#define CapSense_PortCH0__6__PC CYREG_PRT1_PC5
#define CapSense_PortCH0__6__PORT 1u
#define CapSense_PortCH0__6__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__6__PS CYREG_PRT1_PS
#define CapSense_PortCH0__6__SHIFT 5u
#define CapSense_PortCH0__6__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__7__AG CYREG_PRT1_AG
#define CapSense_PortCH0__7__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__7__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__7__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__7__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__7__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__7__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__7__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__7__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__7__DR CYREG_PRT1_DR
#define CapSense_PortCH0__7__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__7__INTTYPE CYREG_PICU1_INTTYPE6
#define CapSense_PortCH0__7__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__7__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__7__MASK 0x40u
#define CapSense_PortCH0__7__PC CYREG_PRT1_PC6
#define CapSense_PortCH0__7__PORT 1u
#define CapSense_PortCH0__7__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__7__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__7__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__7__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__7__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__7__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__7__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__7__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__7__PS CYREG_PRT1_PS
#define CapSense_PortCH0__7__SHIFT 6u
#define CapSense_PortCH0__7__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__8__AG CYREG_PRT1_AG
#define CapSense_PortCH0__8__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__8__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__8__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__8__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__8__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__8__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__8__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__8__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__8__DR CYREG_PRT1_DR
#define CapSense_PortCH0__8__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__8__INTTYPE CYREG_PICU1_INTTYPE7
#define CapSense_PortCH0__8__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__8__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__8__MASK 0x80u
#define CapSense_PortCH0__8__PC CYREG_PRT1_PC7
#define CapSense_PortCH0__8__PORT 1u
#define CapSense_PortCH0__8__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__8__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__8__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__8__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__8__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__8__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__8__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__8__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__8__PS CYREG_PRT1_PS
#define CapSense_PortCH0__8__SHIFT 7u
#define CapSense_PortCH0__8__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__9__AG CYREG_PRT0_AG
#define CapSense_PortCH0__9__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__9__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__9__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__9__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__9__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__9__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__9__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__9__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__9__DR CYREG_PRT0_DR
#define CapSense_PortCH0__9__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__9__INTTYPE CYREG_PICU0_INTTYPE5
#define CapSense_PortCH0__9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__9__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__9__MASK 0x20u
#define CapSense_PortCH0__9__PC CYREG_PRT0_PC5
#define CapSense_PortCH0__9__PORT 0u
#define CapSense_PortCH0__9__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__9__PS CYREG_PRT0_PS
#define CapSense_PortCH0__9__SHIFT 5u
#define CapSense_PortCH0__9__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__Button0__BTN__AG CYREG_PRT3_AG
#define CapSense_PortCH0__Button0__BTN__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__Button0__BTN__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__Button0__BTN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__Button0__BTN__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__Button0__BTN__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__Button0__BTN__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__Button0__BTN__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__Button0__BTN__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__Button0__BTN__DR CYREG_PRT3_DR
#define CapSense_PortCH0__Button0__BTN__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__Button0__BTN__INTTYPE CYREG_PICU3_INTTYPE0
#define CapSense_PortCH0__Button0__BTN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__Button0__BTN__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__Button0__BTN__MASK 0x01u
#define CapSense_PortCH0__Button0__BTN__PC CYREG_PRT3_PC0
#define CapSense_PortCH0__Button0__BTN__PORT 3u
#define CapSense_PortCH0__Button0__BTN__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__Button0__BTN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__Button0__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__Button0__BTN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__Button0__BTN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__Button0__BTN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__Button0__BTN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__Button0__BTN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__Button0__BTN__PS CYREG_PRT3_PS
#define CapSense_PortCH0__Button0__BTN__SHIFT 0u
#define CapSense_PortCH0__Button0__BTN__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__Button1__BTN__AG CYREG_PRT3_AG
#define CapSense_PortCH0__Button1__BTN__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__Button1__BTN__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__Button1__BTN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__Button1__BTN__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__Button1__BTN__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__Button1__BTN__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__Button1__BTN__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__Button1__BTN__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__Button1__BTN__DR CYREG_PRT3_DR
#define CapSense_PortCH0__Button1__BTN__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__Button1__BTN__INTTYPE CYREG_PICU3_INTTYPE1
#define CapSense_PortCH0__Button1__BTN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__Button1__BTN__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__Button1__BTN__MASK 0x02u
#define CapSense_PortCH0__Button1__BTN__PC CYREG_PRT3_PC1
#define CapSense_PortCH0__Button1__BTN__PORT 3u
#define CapSense_PortCH0__Button1__BTN__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__Button1__BTN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__Button1__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__Button1__BTN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__Button1__BTN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__Button1__BTN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__Button1__BTN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__Button1__BTN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__Button1__BTN__PS CYREG_PRT3_PS
#define CapSense_PortCH0__Button1__BTN__SHIFT 1u
#define CapSense_PortCH0__Button1__BTN__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__Button10__BTN__AG CYREG_PRT0_AG
#define CapSense_PortCH0__Button10__BTN__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__Button10__BTN__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__Button10__BTN__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__Button10__BTN__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__Button10__BTN__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__Button10__BTN__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__Button10__BTN__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__Button10__BTN__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__Button10__BTN__DR CYREG_PRT0_DR
#define CapSense_PortCH0__Button10__BTN__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__Button10__BTN__INTTYPE CYREG_PICU0_INTTYPE6
#define CapSense_PortCH0__Button10__BTN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__Button10__BTN__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__Button10__BTN__MASK 0x40u
#define CapSense_PortCH0__Button10__BTN__PC CYREG_PRT0_PC6
#define CapSense_PortCH0__Button10__BTN__PORT 0u
#define CapSense_PortCH0__Button10__BTN__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__Button10__BTN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__Button10__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__Button10__BTN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__Button10__BTN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__Button10__BTN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__Button10__BTN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__Button10__BTN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__Button10__BTN__PS CYREG_PRT0_PS
#define CapSense_PortCH0__Button10__BTN__SHIFT 6u
#define CapSense_PortCH0__Button10__BTN__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__Button11__BTN__AG CYREG_PRT0_AG
#define CapSense_PortCH0__Button11__BTN__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__Button11__BTN__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__Button11__BTN__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__Button11__BTN__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__Button11__BTN__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__Button11__BTN__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__Button11__BTN__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__Button11__BTN__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__Button11__BTN__DR CYREG_PRT0_DR
#define CapSense_PortCH0__Button11__BTN__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__Button11__BTN__INTTYPE CYREG_PICU0_INTTYPE7
#define CapSense_PortCH0__Button11__BTN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__Button11__BTN__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__Button11__BTN__MASK 0x80u
#define CapSense_PortCH0__Button11__BTN__PC CYREG_PRT0_PC7
#define CapSense_PortCH0__Button11__BTN__PORT 0u
#define CapSense_PortCH0__Button11__BTN__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__Button11__BTN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__Button11__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__Button11__BTN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__Button11__BTN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__Button11__BTN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__Button11__BTN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__Button11__BTN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__Button11__BTN__PS CYREG_PRT0_PS
#define CapSense_PortCH0__Button11__BTN__SHIFT 7u
#define CapSense_PortCH0__Button11__BTN__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__Button12__BTN__AG CYREG_PRT2_AG
#define CapSense_PortCH0__Button12__BTN__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__Button12__BTN__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__Button12__BTN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__Button12__BTN__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__Button12__BTN__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__Button12__BTN__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__Button12__BTN__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__Button12__BTN__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__Button12__BTN__DR CYREG_PRT2_DR
#define CapSense_PortCH0__Button12__BTN__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__Button12__BTN__INTTYPE CYREG_PICU2_INTTYPE3
#define CapSense_PortCH0__Button12__BTN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__Button12__BTN__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__Button12__BTN__MASK 0x08u
#define CapSense_PortCH0__Button12__BTN__PC CYREG_PRT2_PC3
#define CapSense_PortCH0__Button12__BTN__PORT 2u
#define CapSense_PortCH0__Button12__BTN__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__Button12__BTN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__Button12__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__Button12__BTN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__Button12__BTN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__Button12__BTN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__Button12__BTN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__Button12__BTN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__Button12__BTN__PS CYREG_PRT2_PS
#define CapSense_PortCH0__Button12__BTN__SHIFT 3u
#define CapSense_PortCH0__Button12__BTN__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__Button13__BTN__AG CYREG_PRT2_AG
#define CapSense_PortCH0__Button13__BTN__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__Button13__BTN__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__Button13__BTN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__Button13__BTN__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__Button13__BTN__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__Button13__BTN__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__Button13__BTN__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__Button13__BTN__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__Button13__BTN__DR CYREG_PRT2_DR
#define CapSense_PortCH0__Button13__BTN__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__Button13__BTN__INTTYPE CYREG_PICU2_INTTYPE4
#define CapSense_PortCH0__Button13__BTN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__Button13__BTN__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__Button13__BTN__MASK 0x10u
#define CapSense_PortCH0__Button13__BTN__PC CYREG_PRT2_PC4
#define CapSense_PortCH0__Button13__BTN__PORT 2u
#define CapSense_PortCH0__Button13__BTN__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__Button13__BTN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__Button13__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__Button13__BTN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__Button13__BTN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__Button13__BTN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__Button13__BTN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__Button13__BTN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__Button13__BTN__PS CYREG_PRT2_PS
#define CapSense_PortCH0__Button13__BTN__SHIFT 4u
#define CapSense_PortCH0__Button13__BTN__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__Button14__BTN__AG CYREG_PRT2_AG
#define CapSense_PortCH0__Button14__BTN__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__Button14__BTN__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__Button14__BTN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__Button14__BTN__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__Button14__BTN__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__Button14__BTN__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__Button14__BTN__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__Button14__BTN__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__Button14__BTN__DR CYREG_PRT2_DR
#define CapSense_PortCH0__Button14__BTN__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__Button14__BTN__INTTYPE CYREG_PICU2_INTTYPE5
#define CapSense_PortCH0__Button14__BTN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__Button14__BTN__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__Button14__BTN__MASK 0x20u
#define CapSense_PortCH0__Button14__BTN__PC CYREG_PRT2_PC5
#define CapSense_PortCH0__Button14__BTN__PORT 2u
#define CapSense_PortCH0__Button14__BTN__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__Button14__BTN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__Button14__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__Button14__BTN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__Button14__BTN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__Button14__BTN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__Button14__BTN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__Button14__BTN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__Button14__BTN__PS CYREG_PRT2_PS
#define CapSense_PortCH0__Button14__BTN__SHIFT 5u
#define CapSense_PortCH0__Button14__BTN__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__Button15__BTN__AG CYREG_PRT2_AG
#define CapSense_PortCH0__Button15__BTN__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__Button15__BTN__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__Button15__BTN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__Button15__BTN__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__Button15__BTN__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__Button15__BTN__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__Button15__BTN__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__Button15__BTN__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__Button15__BTN__DR CYREG_PRT2_DR
#define CapSense_PortCH0__Button15__BTN__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__Button15__BTN__INTTYPE CYREG_PICU2_INTTYPE6
#define CapSense_PortCH0__Button15__BTN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__Button15__BTN__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__Button15__BTN__MASK 0x40u
#define CapSense_PortCH0__Button15__BTN__PC CYREG_PRT2_PC6
#define CapSense_PortCH0__Button15__BTN__PORT 2u
#define CapSense_PortCH0__Button15__BTN__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__Button15__BTN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__Button15__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__Button15__BTN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__Button15__BTN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__Button15__BTN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__Button15__BTN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__Button15__BTN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__Button15__BTN__PS CYREG_PRT2_PS
#define CapSense_PortCH0__Button15__BTN__SHIFT 6u
#define CapSense_PortCH0__Button15__BTN__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__Button16__BTN__AG CYREG_PRT2_AG
#define CapSense_PortCH0__Button16__BTN__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__Button16__BTN__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__Button16__BTN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__Button16__BTN__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__Button16__BTN__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__Button16__BTN__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__Button16__BTN__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__Button16__BTN__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__Button16__BTN__DR CYREG_PRT2_DR
#define CapSense_PortCH0__Button16__BTN__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__Button16__BTN__INTTYPE CYREG_PICU2_INTTYPE7
#define CapSense_PortCH0__Button16__BTN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__Button16__BTN__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__Button16__BTN__MASK 0x80u
#define CapSense_PortCH0__Button16__BTN__PC CYREG_PRT2_PC7
#define CapSense_PortCH0__Button16__BTN__PORT 2u
#define CapSense_PortCH0__Button16__BTN__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__Button16__BTN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__Button16__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__Button16__BTN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__Button16__BTN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__Button16__BTN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__Button16__BTN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__Button16__BTN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__Button16__BTN__PS CYREG_PRT2_PS
#define CapSense_PortCH0__Button16__BTN__SHIFT 7u
#define CapSense_PortCH0__Button16__BTN__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__Button17__BTN__AG CYREG_PRT1_AG
#define CapSense_PortCH0__Button17__BTN__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__Button17__BTN__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__Button17__BTN__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__Button17__BTN__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__Button17__BTN__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__Button17__BTN__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__Button17__BTN__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__Button17__BTN__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__Button17__BTN__DR CYREG_PRT1_DR
#define CapSense_PortCH0__Button17__BTN__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__Button17__BTN__INTTYPE CYREG_PICU1_INTTYPE2
#define CapSense_PortCH0__Button17__BTN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__Button17__BTN__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__Button17__BTN__MASK 0x04u
#define CapSense_PortCH0__Button17__BTN__PC CYREG_PRT1_PC2
#define CapSense_PortCH0__Button17__BTN__PORT 1u
#define CapSense_PortCH0__Button17__BTN__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__Button17__BTN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__Button17__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__Button17__BTN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__Button17__BTN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__Button17__BTN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__Button17__BTN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__Button17__BTN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__Button17__BTN__PS CYREG_PRT1_PS
#define CapSense_PortCH0__Button17__BTN__SHIFT 2u
#define CapSense_PortCH0__Button17__BTN__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__Button18__BTN__AG CYREG_PRT3_AG
#define CapSense_PortCH0__Button18__BTN__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__Button18__BTN__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__Button18__BTN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__Button18__BTN__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__Button18__BTN__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__Button18__BTN__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__Button18__BTN__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__Button18__BTN__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__Button18__BTN__DR CYREG_PRT3_DR
#define CapSense_PortCH0__Button18__BTN__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__Button18__BTN__INTTYPE CYREG_PICU3_INTTYPE6
#define CapSense_PortCH0__Button18__BTN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__Button18__BTN__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__Button18__BTN__MASK 0x40u
#define CapSense_PortCH0__Button18__BTN__PC CYREG_PRT3_PC6
#define CapSense_PortCH0__Button18__BTN__PORT 3u
#define CapSense_PortCH0__Button18__BTN__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__Button18__BTN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__Button18__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__Button18__BTN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__Button18__BTN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__Button18__BTN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__Button18__BTN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__Button18__BTN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__Button18__BTN__PS CYREG_PRT3_PS
#define CapSense_PortCH0__Button18__BTN__SHIFT 6u
#define CapSense_PortCH0__Button18__BTN__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__Button19__BTN__AG CYREG_PRT3_AG
#define CapSense_PortCH0__Button19__BTN__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__Button19__BTN__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__Button19__BTN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__Button19__BTN__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__Button19__BTN__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__Button19__BTN__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__Button19__BTN__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__Button19__BTN__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__Button19__BTN__DR CYREG_PRT3_DR
#define CapSense_PortCH0__Button19__BTN__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__Button19__BTN__INTTYPE CYREG_PICU3_INTTYPE7
#define CapSense_PortCH0__Button19__BTN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__Button19__BTN__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__Button19__BTN__MASK 0x80u
#define CapSense_PortCH0__Button19__BTN__PC CYREG_PRT3_PC7
#define CapSense_PortCH0__Button19__BTN__PORT 3u
#define CapSense_PortCH0__Button19__BTN__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__Button19__BTN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__Button19__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__Button19__BTN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__Button19__BTN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__Button19__BTN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__Button19__BTN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__Button19__BTN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__Button19__BTN__PS CYREG_PRT3_PS
#define CapSense_PortCH0__Button19__BTN__SHIFT 7u
#define CapSense_PortCH0__Button19__BTN__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__Button2__BTN__AG CYREG_PRT3_AG
#define CapSense_PortCH0__Button2__BTN__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__Button2__BTN__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__Button2__BTN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__Button2__BTN__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__Button2__BTN__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__Button2__BTN__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__Button2__BTN__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__Button2__BTN__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__Button2__BTN__DR CYREG_PRT3_DR
#define CapSense_PortCH0__Button2__BTN__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__Button2__BTN__INTTYPE CYREG_PICU3_INTTYPE3
#define CapSense_PortCH0__Button2__BTN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__Button2__BTN__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__Button2__BTN__MASK 0x08u
#define CapSense_PortCH0__Button2__BTN__PC CYREG_PRT3_PC3
#define CapSense_PortCH0__Button2__BTN__PORT 3u
#define CapSense_PortCH0__Button2__BTN__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__Button2__BTN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__Button2__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__Button2__BTN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__Button2__BTN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__Button2__BTN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__Button2__BTN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__Button2__BTN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__Button2__BTN__PS CYREG_PRT3_PS
#define CapSense_PortCH0__Button2__BTN__SHIFT 3u
#define CapSense_PortCH0__Button2__BTN__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__Button20__BTN__AG CYREG_PRT0_AG
#define CapSense_PortCH0__Button20__BTN__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__Button20__BTN__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__Button20__BTN__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__Button20__BTN__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__Button20__BTN__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__Button20__BTN__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__Button20__BTN__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__Button20__BTN__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__Button20__BTN__DR CYREG_PRT0_DR
#define CapSense_PortCH0__Button20__BTN__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__Button20__BTN__INTTYPE CYREG_PICU0_INTTYPE0
#define CapSense_PortCH0__Button20__BTN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__Button20__BTN__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__Button20__BTN__MASK 0x01u
#define CapSense_PortCH0__Button20__BTN__PC CYREG_PRT0_PC0
#define CapSense_PortCH0__Button20__BTN__PORT 0u
#define CapSense_PortCH0__Button20__BTN__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__Button20__BTN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__Button20__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__Button20__BTN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__Button20__BTN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__Button20__BTN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__Button20__BTN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__Button20__BTN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__Button20__BTN__PS CYREG_PRT0_PS
#define CapSense_PortCH0__Button20__BTN__SHIFT 0u
#define CapSense_PortCH0__Button20__BTN__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__Button21__BTN__AG CYREG_PRT0_AG
#define CapSense_PortCH0__Button21__BTN__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__Button21__BTN__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__Button21__BTN__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__Button21__BTN__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__Button21__BTN__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__Button21__BTN__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__Button21__BTN__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__Button21__BTN__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__Button21__BTN__DR CYREG_PRT0_DR
#define CapSense_PortCH0__Button21__BTN__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__Button21__BTN__INTTYPE CYREG_PICU0_INTTYPE1
#define CapSense_PortCH0__Button21__BTN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__Button21__BTN__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__Button21__BTN__MASK 0x02u
#define CapSense_PortCH0__Button21__BTN__PC CYREG_PRT0_PC1
#define CapSense_PortCH0__Button21__BTN__PORT 0u
#define CapSense_PortCH0__Button21__BTN__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__Button21__BTN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__Button21__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__Button21__BTN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__Button21__BTN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__Button21__BTN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__Button21__BTN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__Button21__BTN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__Button21__BTN__PS CYREG_PRT0_PS
#define CapSense_PortCH0__Button21__BTN__SHIFT 1u
#define CapSense_PortCH0__Button21__BTN__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__Button22__BTN__AG CYREG_PRT2_AG
#define CapSense_PortCH0__Button22__BTN__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__Button22__BTN__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__Button22__BTN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__Button22__BTN__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__Button22__BTN__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__Button22__BTN__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__Button22__BTN__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__Button22__BTN__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__Button22__BTN__DR CYREG_PRT2_DR
#define CapSense_PortCH0__Button22__BTN__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__Button22__BTN__INTTYPE CYREG_PICU2_INTTYPE0
#define CapSense_PortCH0__Button22__BTN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__Button22__BTN__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__Button22__BTN__MASK 0x01u
#define CapSense_PortCH0__Button22__BTN__PC CYREG_PRT2_PC0
#define CapSense_PortCH0__Button22__BTN__PORT 2u
#define CapSense_PortCH0__Button22__BTN__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__Button22__BTN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__Button22__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__Button22__BTN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__Button22__BTN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__Button22__BTN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__Button22__BTN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__Button22__BTN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__Button22__BTN__PS CYREG_PRT2_PS
#define CapSense_PortCH0__Button22__BTN__SHIFT 0u
#define CapSense_PortCH0__Button22__BTN__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__Button23__BTN__AG CYREG_PRT15_AG
#define CapSense_PortCH0__Button23__BTN__AMUX CYREG_PRT15_AMUX
#define CapSense_PortCH0__Button23__BTN__BIE CYREG_PRT15_BIE
#define CapSense_PortCH0__Button23__BTN__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_PortCH0__Button23__BTN__BYP CYREG_PRT15_BYP
#define CapSense_PortCH0__Button23__BTN__CTL CYREG_PRT15_CTL
#define CapSense_PortCH0__Button23__BTN__DM0 CYREG_PRT15_DM0
#define CapSense_PortCH0__Button23__BTN__DM1 CYREG_PRT15_DM1
#define CapSense_PortCH0__Button23__BTN__DM2 CYREG_PRT15_DM2
#define CapSense_PortCH0__Button23__BTN__DR CYREG_PRT15_DR
#define CapSense_PortCH0__Button23__BTN__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_PortCH0__Button23__BTN__INTTYPE CYREG_PICU15_INTTYPE0
#define CapSense_PortCH0__Button23__BTN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_PortCH0__Button23__BTN__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_PortCH0__Button23__BTN__MASK 0x01u
#define CapSense_PortCH0__Button23__BTN__PC CYREG_IO_PC_PRT15_PC0
#define CapSense_PortCH0__Button23__BTN__PORT 15u
#define CapSense_PortCH0__Button23__BTN__PRT CYREG_PRT15_PRT
#define CapSense_PortCH0__Button23__BTN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_PortCH0__Button23__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_PortCH0__Button23__BTN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_PortCH0__Button23__BTN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_PortCH0__Button23__BTN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_PortCH0__Button23__BTN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_PortCH0__Button23__BTN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_PortCH0__Button23__BTN__PS CYREG_PRT15_PS
#define CapSense_PortCH0__Button23__BTN__SHIFT 0u
#define CapSense_PortCH0__Button23__BTN__SLW CYREG_PRT15_SLW
#define CapSense_PortCH0__Button24__BTN__AG CYREG_PRT15_AG
#define CapSense_PortCH0__Button24__BTN__AMUX CYREG_PRT15_AMUX
#define CapSense_PortCH0__Button24__BTN__BIE CYREG_PRT15_BIE
#define CapSense_PortCH0__Button24__BTN__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_PortCH0__Button24__BTN__BYP CYREG_PRT15_BYP
#define CapSense_PortCH0__Button24__BTN__CTL CYREG_PRT15_CTL
#define CapSense_PortCH0__Button24__BTN__DM0 CYREG_PRT15_DM0
#define CapSense_PortCH0__Button24__BTN__DM1 CYREG_PRT15_DM1
#define CapSense_PortCH0__Button24__BTN__DM2 CYREG_PRT15_DM2
#define CapSense_PortCH0__Button24__BTN__DR CYREG_PRT15_DR
#define CapSense_PortCH0__Button24__BTN__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_PortCH0__Button24__BTN__INTTYPE CYREG_PICU15_INTTYPE1
#define CapSense_PortCH0__Button24__BTN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_PortCH0__Button24__BTN__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_PortCH0__Button24__BTN__MASK 0x02u
#define CapSense_PortCH0__Button24__BTN__PC CYREG_IO_PC_PRT15_PC1
#define CapSense_PortCH0__Button24__BTN__PORT 15u
#define CapSense_PortCH0__Button24__BTN__PRT CYREG_PRT15_PRT
#define CapSense_PortCH0__Button24__BTN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_PortCH0__Button24__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_PortCH0__Button24__BTN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_PortCH0__Button24__BTN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_PortCH0__Button24__BTN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_PortCH0__Button24__BTN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_PortCH0__Button24__BTN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_PortCH0__Button24__BTN__PS CYREG_PRT15_PS
#define CapSense_PortCH0__Button24__BTN__SHIFT 1u
#define CapSense_PortCH0__Button24__BTN__SLW CYREG_PRT15_SLW
#define CapSense_PortCH0__Button25__BTN__AG CYREG_PRT15_AG
#define CapSense_PortCH0__Button25__BTN__AMUX CYREG_PRT15_AMUX
#define CapSense_PortCH0__Button25__BTN__BIE CYREG_PRT15_BIE
#define CapSense_PortCH0__Button25__BTN__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_PortCH0__Button25__BTN__BYP CYREG_PRT15_BYP
#define CapSense_PortCH0__Button25__BTN__CTL CYREG_PRT15_CTL
#define CapSense_PortCH0__Button25__BTN__DM0 CYREG_PRT15_DM0
#define CapSense_PortCH0__Button25__BTN__DM1 CYREG_PRT15_DM1
#define CapSense_PortCH0__Button25__BTN__DM2 CYREG_PRT15_DM2
#define CapSense_PortCH0__Button25__BTN__DR CYREG_PRT15_DR
#define CapSense_PortCH0__Button25__BTN__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_PortCH0__Button25__BTN__INTTYPE CYREG_PICU15_INTTYPE5
#define CapSense_PortCH0__Button25__BTN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_PortCH0__Button25__BTN__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_PortCH0__Button25__BTN__MASK 0x20u
#define CapSense_PortCH0__Button25__BTN__PC CYREG_IO_PC_PRT15_PC5
#define CapSense_PortCH0__Button25__BTN__PORT 15u
#define CapSense_PortCH0__Button25__BTN__PRT CYREG_PRT15_PRT
#define CapSense_PortCH0__Button25__BTN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_PortCH0__Button25__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_PortCH0__Button25__BTN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_PortCH0__Button25__BTN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_PortCH0__Button25__BTN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_PortCH0__Button25__BTN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_PortCH0__Button25__BTN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_PortCH0__Button25__BTN__PS CYREG_PRT15_PS
#define CapSense_PortCH0__Button25__BTN__SHIFT 5u
#define CapSense_PortCH0__Button25__BTN__SLW CYREG_PRT15_SLW
#define CapSense_PortCH0__Button3__BTN__AG CYREG_PRT3_AG
#define CapSense_PortCH0__Button3__BTN__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__Button3__BTN__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__Button3__BTN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__Button3__BTN__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__Button3__BTN__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__Button3__BTN__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__Button3__BTN__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__Button3__BTN__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__Button3__BTN__DR CYREG_PRT3_DR
#define CapSense_PortCH0__Button3__BTN__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__Button3__BTN__INTTYPE CYREG_PICU3_INTTYPE4
#define CapSense_PortCH0__Button3__BTN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__Button3__BTN__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__Button3__BTN__MASK 0x10u
#define CapSense_PortCH0__Button3__BTN__PC CYREG_PRT3_PC4
#define CapSense_PortCH0__Button3__BTN__PORT 3u
#define CapSense_PortCH0__Button3__BTN__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__Button3__BTN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__Button3__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__Button3__BTN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__Button3__BTN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__Button3__BTN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__Button3__BTN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__Button3__BTN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__Button3__BTN__PS CYREG_PRT3_PS
#define CapSense_PortCH0__Button3__BTN__SHIFT 4u
#define CapSense_PortCH0__Button3__BTN__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__Button4__BTN__AG CYREG_PRT3_AG
#define CapSense_PortCH0__Button4__BTN__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__Button4__BTN__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__Button4__BTN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__Button4__BTN__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__Button4__BTN__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__Button4__BTN__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__Button4__BTN__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__Button4__BTN__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__Button4__BTN__DR CYREG_PRT3_DR
#define CapSense_PortCH0__Button4__BTN__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__Button4__BTN__INTTYPE CYREG_PICU3_INTTYPE5
#define CapSense_PortCH0__Button4__BTN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__Button4__BTN__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__Button4__BTN__MASK 0x20u
#define CapSense_PortCH0__Button4__BTN__PC CYREG_PRT3_PC5
#define CapSense_PortCH0__Button4__BTN__PORT 3u
#define CapSense_PortCH0__Button4__BTN__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__Button4__BTN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__Button4__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__Button4__BTN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__Button4__BTN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__Button4__BTN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__Button4__BTN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__Button4__BTN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__Button4__BTN__PS CYREG_PRT3_PS
#define CapSense_PortCH0__Button4__BTN__SHIFT 5u
#define CapSense_PortCH0__Button4__BTN__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__Button5__BTN__AG CYREG_PRT1_AG
#define CapSense_PortCH0__Button5__BTN__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__Button5__BTN__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__Button5__BTN__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__Button5__BTN__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__Button5__BTN__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__Button5__BTN__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__Button5__BTN__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__Button5__BTN__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__Button5__BTN__DR CYREG_PRT1_DR
#define CapSense_PortCH0__Button5__BTN__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__Button5__BTN__INTTYPE CYREG_PICU1_INTTYPE4
#define CapSense_PortCH0__Button5__BTN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__Button5__BTN__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__Button5__BTN__MASK 0x10u
#define CapSense_PortCH0__Button5__BTN__PC CYREG_PRT1_PC4
#define CapSense_PortCH0__Button5__BTN__PORT 1u
#define CapSense_PortCH0__Button5__BTN__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__Button5__BTN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__Button5__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__Button5__BTN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__Button5__BTN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__Button5__BTN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__Button5__BTN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__Button5__BTN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__Button5__BTN__PS CYREG_PRT1_PS
#define CapSense_PortCH0__Button5__BTN__SHIFT 4u
#define CapSense_PortCH0__Button5__BTN__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__Button6__BTN__AG CYREG_PRT1_AG
#define CapSense_PortCH0__Button6__BTN__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__Button6__BTN__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__Button6__BTN__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__Button6__BTN__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__Button6__BTN__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__Button6__BTN__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__Button6__BTN__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__Button6__BTN__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__Button6__BTN__DR CYREG_PRT1_DR
#define CapSense_PortCH0__Button6__BTN__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__Button6__BTN__INTTYPE CYREG_PICU1_INTTYPE5
#define CapSense_PortCH0__Button6__BTN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__Button6__BTN__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__Button6__BTN__MASK 0x20u
#define CapSense_PortCH0__Button6__BTN__PC CYREG_PRT1_PC5
#define CapSense_PortCH0__Button6__BTN__PORT 1u
#define CapSense_PortCH0__Button6__BTN__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__Button6__BTN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__Button6__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__Button6__BTN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__Button6__BTN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__Button6__BTN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__Button6__BTN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__Button6__BTN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__Button6__BTN__PS CYREG_PRT1_PS
#define CapSense_PortCH0__Button6__BTN__SHIFT 5u
#define CapSense_PortCH0__Button6__BTN__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__Button7__BTN__AG CYREG_PRT1_AG
#define CapSense_PortCH0__Button7__BTN__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__Button7__BTN__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__Button7__BTN__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__Button7__BTN__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__Button7__BTN__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__Button7__BTN__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__Button7__BTN__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__Button7__BTN__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__Button7__BTN__DR CYREG_PRT1_DR
#define CapSense_PortCH0__Button7__BTN__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__Button7__BTN__INTTYPE CYREG_PICU1_INTTYPE6
#define CapSense_PortCH0__Button7__BTN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__Button7__BTN__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__Button7__BTN__MASK 0x40u
#define CapSense_PortCH0__Button7__BTN__PC CYREG_PRT1_PC6
#define CapSense_PortCH0__Button7__BTN__PORT 1u
#define CapSense_PortCH0__Button7__BTN__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__Button7__BTN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__Button7__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__Button7__BTN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__Button7__BTN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__Button7__BTN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__Button7__BTN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__Button7__BTN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__Button7__BTN__PS CYREG_PRT1_PS
#define CapSense_PortCH0__Button7__BTN__SHIFT 6u
#define CapSense_PortCH0__Button7__BTN__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__Button8__BTN__AG CYREG_PRT1_AG
#define CapSense_PortCH0__Button8__BTN__AMUX CYREG_PRT1_AMUX
#define CapSense_PortCH0__Button8__BTN__BIE CYREG_PRT1_BIE
#define CapSense_PortCH0__Button8__BTN__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_PortCH0__Button8__BTN__BYP CYREG_PRT1_BYP
#define CapSense_PortCH0__Button8__BTN__CTL CYREG_PRT1_CTL
#define CapSense_PortCH0__Button8__BTN__DM0 CYREG_PRT1_DM0
#define CapSense_PortCH0__Button8__BTN__DM1 CYREG_PRT1_DM1
#define CapSense_PortCH0__Button8__BTN__DM2 CYREG_PRT1_DM2
#define CapSense_PortCH0__Button8__BTN__DR CYREG_PRT1_DR
#define CapSense_PortCH0__Button8__BTN__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_PortCH0__Button8__BTN__INTTYPE CYREG_PICU1_INTTYPE7
#define CapSense_PortCH0__Button8__BTN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_PortCH0__Button8__BTN__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_PortCH0__Button8__BTN__MASK 0x80u
#define CapSense_PortCH0__Button8__BTN__PC CYREG_PRT1_PC7
#define CapSense_PortCH0__Button8__BTN__PORT 1u
#define CapSense_PortCH0__Button8__BTN__PRT CYREG_PRT1_PRT
#define CapSense_PortCH0__Button8__BTN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_PortCH0__Button8__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_PortCH0__Button8__BTN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_PortCH0__Button8__BTN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_PortCH0__Button8__BTN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_PortCH0__Button8__BTN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_PortCH0__Button8__BTN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_PortCH0__Button8__BTN__PS CYREG_PRT1_PS
#define CapSense_PortCH0__Button8__BTN__SHIFT 7u
#define CapSense_PortCH0__Button8__BTN__SLW CYREG_PRT1_SLW
#define CapSense_PortCH0__Button9__BTN__AG CYREG_PRT0_AG
#define CapSense_PortCH0__Button9__BTN__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__Button9__BTN__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__Button9__BTN__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__Button9__BTN__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__Button9__BTN__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__Button9__BTN__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__Button9__BTN__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__Button9__BTN__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__Button9__BTN__DR CYREG_PRT0_DR
#define CapSense_PortCH0__Button9__BTN__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__Button9__BTN__INTTYPE CYREG_PICU0_INTTYPE5
#define CapSense_PortCH0__Button9__BTN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__Button9__BTN__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__Button9__BTN__MASK 0x20u
#define CapSense_PortCH0__Button9__BTN__PC CYREG_PRT0_PC5
#define CapSense_PortCH0__Button9__BTN__PORT 0u
#define CapSense_PortCH0__Button9__BTN__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__Button9__BTN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__Button9__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__Button9__BTN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__Button9__BTN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__Button9__BTN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__Button9__BTN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__Button9__BTN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__Button9__BTN__PS CYREG_PRT0_PS
#define CapSense_PortCH0__Button9__BTN__SHIFT 5u
#define CapSense_PortCH0__Button9__BTN__SLW CYREG_PRT0_SLW

/* MIDI_IN1 */
#define MIDI_IN1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define MIDI_IN1__0__MASK 0x40u
#define MIDI_IN1__0__PC CYREG_PRT12_PC6
#define MIDI_IN1__0__PORT 12u
#define MIDI_IN1__0__SHIFT 6u
#define MIDI_IN1__AG CYREG_PRT12_AG
#define MIDI_IN1__BIE CYREG_PRT12_BIE
#define MIDI_IN1__BIT_MASK CYREG_PRT12_BIT_MASK
#define MIDI_IN1__BYP CYREG_PRT12_BYP
#define MIDI_IN1__DM0 CYREG_PRT12_DM0
#define MIDI_IN1__DM1 CYREG_PRT12_DM1
#define MIDI_IN1__DM2 CYREG_PRT12_DM2
#define MIDI_IN1__DR CYREG_PRT12_DR
#define MIDI_IN1__INP_DIS CYREG_PRT12_INP_DIS
#define MIDI_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MIDI_IN1__MASK 0x40u
#define MIDI_IN1__PORT 12u
#define MIDI_IN1__PRT CYREG_PRT12_PRT
#define MIDI_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MIDI_IN1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MIDI_IN1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MIDI_IN1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MIDI_IN1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MIDI_IN1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MIDI_IN1__PS CYREG_PRT12_PS
#define MIDI_IN1__SHIFT 6u
#define MIDI_IN1__SIO_CFG CYREG_PRT12_SIO_CFG
#define MIDI_IN1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MIDI_IN1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MIDI_IN1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MIDI_IN1__SLW CYREG_PRT12_SLW

/* MIDI_OUT1 */
#define MIDI_OUT1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define MIDI_OUT1__0__MASK 0x80u
#define MIDI_OUT1__0__PC CYREG_PRT12_PC7
#define MIDI_OUT1__0__PORT 12u
#define MIDI_OUT1__0__SHIFT 7u
#define MIDI_OUT1__AG CYREG_PRT12_AG
#define MIDI_OUT1__BIE CYREG_PRT12_BIE
#define MIDI_OUT1__BIT_MASK CYREG_PRT12_BIT_MASK
#define MIDI_OUT1__BYP CYREG_PRT12_BYP
#define MIDI_OUT1__DM0 CYREG_PRT12_DM0
#define MIDI_OUT1__DM1 CYREG_PRT12_DM1
#define MIDI_OUT1__DM2 CYREG_PRT12_DM2
#define MIDI_OUT1__DR CYREG_PRT12_DR
#define MIDI_OUT1__INP_DIS CYREG_PRT12_INP_DIS
#define MIDI_OUT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MIDI_OUT1__MASK 0x80u
#define MIDI_OUT1__PORT 12u
#define MIDI_OUT1__PRT CYREG_PRT12_PRT
#define MIDI_OUT1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MIDI_OUT1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MIDI_OUT1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MIDI_OUT1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MIDI_OUT1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MIDI_OUT1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MIDI_OUT1__PS CYREG_PRT12_PS
#define MIDI_OUT1__SHIFT 7u
#define MIDI_OUT1__SIO_CFG CYREG_PRT12_SIO_CFG
#define MIDI_OUT1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MIDI_OUT1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MIDI_OUT1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MIDI_OUT1__SLW CYREG_PRT12_SLW

/* MIDI1_UART */
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define MIDI1_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define MIDI1_UART_BUART_sRX_RxSts__3__POS 3
#define MIDI1_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define MIDI1_UART_BUART_sRX_RxSts__4__POS 4
#define MIDI1_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define MIDI1_UART_BUART_sRX_RxSts__5__POS 5
#define MIDI1_UART_BUART_sRX_RxSts__MASK 0x38u
#define MIDI1_UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define MIDI1_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define MIDI1_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define MIDI1_UART_BUART_sTX_TxSts__0__POS 0
#define MIDI1_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define MIDI1_UART_BUART_sTX_TxSts__1__POS 1
#define MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define MIDI1_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define MIDI1_UART_BUART_sTX_TxSts__2__POS 2
#define MIDI1_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define MIDI1_UART_BUART_sTX_TxSts__3__POS 3
#define MIDI1_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define MIDI1_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define MIDI1_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST
#define MIDI1_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define MIDI1_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define MIDI1_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define MIDI1_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define MIDI1_UART_IntClock__INDEX 0x01u
#define MIDI1_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define MIDI1_UART_IntClock__PM_ACT_MSK 0x02u
#define MIDI1_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define MIDI1_UART_IntClock__PM_STBY_MSK 0x02u
#define MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI1_UART_RXInternalInterrupt__INTC_MASK 0x02u
#define MIDI1_UART_RXInternalInterrupt__INTC_NUMBER 1u
#define MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI1_UART_TXInternalInterrupt__INTC_MASK 0x04u
#define MIDI1_UART_TXInternalInterrupt__INTC_NUMBER 2u
#define MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "weston_1"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
