xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Dec 04, 2022 at 20:31:22 CST
xrun
	-64bit
	-access r
	../test/pc_32_tb.v
Recompiling... reason: file '/home/yhi4324/CE361/alu_design/lib/not_gate.v' is newer than expected.
	expected: Tue Nov  8 16:57:34 2022
	actual:   Sat Dec  3 19:17:02 2022
file: ../test/pc_32_tb.v
	module worklib.xor_gate:v
		errors: 0, warnings: 0
module xor_gate (x, y, z);
              |
xmvlog: *W,RECOME (./../lib/xor_gate.v,1|14): recompiling design unit worklib.xor_gate:v.
	First compiled from line 1 of ../lib/xor_gate.v.
(`include file: ./../lib/xor_gate.v line 1, `include file: ../src/full_adder.v line 1, `include file: ../src/add_32.v line 2, `include file: ../src/pc_32.v line 1, file: ../test/pc_32_tb.v line 2)
	module worklib.xor_gate:v
		errors: 0, warnings: 1
	module worklib.and_gate:v
		errors: 0, warnings: 0
module and_gate (x, y, z);
              |
xmvlog: *W,RECOME (./../lib/and_gate.v,1|14): recompiling design unit worklib.and_gate:v.
	First compiled from line 1 of ../lib/and_gate.v.
(`include file: ./../lib/and_gate.v line 1, `include file: ../src/pc_32.v line 5, file: ../test/pc_32_tb.v line 2)
	module worklib.and_gate:v
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
add_32 add_32_0(
              |
xmelab: *W,CUVWSP (../src/pc_32.v,41|14): 1 output port was not connected:
xmelab: (../src/add_32.v,4): overflow

add_32 add_32_1(
              |
xmelab: *W,CUVWSP (../src/pc_32.v,54|14): 1 output port was not connected:
xmelab: (../src/add_32.v,4): overflow

	Top level design units:
		pc_32_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.and_gate:v <0x748ab842>
			streams:   0, words:     0
		worklib.xor_gate:v <0x0610b609>
			streams:   0, words:     0
	Building instance specific data structures.
    .x(barnch),
            |
xmelab: *W,CSINFI (../src/pc_32.v,70|12): implicit wire has no fanin (pc_32_tb.pc_32_0.barnch).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                430      13
		Registers:               40       8
		Scalar wires:           369       -
		Expanded wires:         128       4
		Vectored wires:           5       -
		Always blocks:           34       2
		Initial blocks:           1       1
		Cont. assignments:        3       8
		Pseudo assignments:      10      10
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.pc_32_tb:v
Loading snapshot worklib.pc_32_tb:v .................... Done
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> run
-----------------pc_32 reset------------------
clk_t:   0
reset_t:  1
branch_t:  0
jump_t:  0
zero_t:  0
instruction_t:  00000000
addr_t: 00400020
-----------------pc_32 pc + 4------------------
clk_t:   0
reset_t:  1
branch_t:  0
jump_t:  0
zero_t:  0
instruction_t:  00000000
addr_t: 00400024
-----------------pc_32 pc + 4------------------
clk_t:   0
reset_t:  1
branch_t:  0
jump_t:  0
zero_t:  0
instruction_t:  00000000
addr_t: 00400028
-----------------pc_32 branch +positive------------------
clk_t:   0
reset_t:  1
branch_t:  1
jump_t:  0
zero_t:  1
instruction_t:  00001000
addr_t in hex: 0040402c
addr_t in binary: 00000000010000000100000000101100
-----------------pc_32 branch +negative------------------
clk_t:   0
reset_t:  1
branch_t:  1
jump_t:  0
zero_t:  1
instruction_t:  0000ff98
addr_t in hex: 00403e90
addr_t in binary: 00000000010000000011111010010000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xrun(64)	18.09-s011: Exiting on Dec 04, 2022 at 20:31:24 CST  (total: 00:00:02)
