# Verilog hardware model

## Status
This is a work in process.
By the way. What are you doing on this branch ?
