{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756849543998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756849544005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 18:45:43 2025 " "Processing started: Tue Sep 02 18:45:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756849544005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849544005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2Aritim -c Projeto2Aritim " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2Aritim -c Projeto2Aritim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849544005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756849544588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756849544588 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MULT2 MULT2.vhd " "Entity \"MULT2\" obtained from \"MULT2.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 42 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1756849555254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2-SYN " "Found design unit 1: mult2-SYN" {  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555255 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT2 " "Found entity 1: MULT2" {  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "ADDER.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555262 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder2port-SYN " "Found design unit 1: adder2port-SYN" {  } { { "ADDER2port.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555265 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER2port " "Found entity 1: ADDER2port" {  } { { "ADDER2port.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2aritim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto2aritim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto2Aritim " "Found entity 1: Projeto2Aritim" {  } { { "Projeto2Aritim.bdf" "" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter16-SYN " "Found design unit 1: counter16-SYN" {  } { { "Counter16.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Counter16.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter16 " "Found entity 1: Counter16" {  } { { "Counter16.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Counter16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div16.v 1 1 " "Found 1 design units, including 1 entities, in source file div16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div16 " "Found entity 1: Div16" {  } { { "Div16.v" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt32-SYN " "Found design unit 1: sqrt32-SYN" {  } { { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555281 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQRT32 " "Found entity 1: SQRT32" {  } { { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterwaclr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterwaclr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterwaclr-SYN " "Found design unit 1: counterwaclr-SYN" {  } { { "CounterwAclr.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555285 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterwAclr " "Found entity 1: CounterwAclr" {  } { { "CounterwAclr.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem256sword16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem256sword16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem256sword16bits-SYN " "Found design unit 1: mem256sword16bits-SYN" {  } { { "Mem256sword16bits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem256sword16bits " "Found entity 1: Mem256sword16bits" {  } { { "Mem256sword16bits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8biits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter8biits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8biits-SYN " "Found design unit 1: counter8biits-SYN" {  } { { "counter8biits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555293 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter8biits " "Found entity 1: counter8biits" {  } { { "counter8biits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto2Aritim " "Elaborating entity \"Projeto2Aritim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756849555621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem256sword16bits Mem256sword16bits:insi75t " "Elaborating entity \"Mem256sword16bits\" for hierarchy \"Mem256sword16bits:insi75t\"" {  } { { "Projeto2Aritim.bdf" "insi75t" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 8 -96 120 136 "insi75t" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mem256sword16bits:insi75t\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\"" {  } { { "Mem256sword16bits.vhd" "altsyncram_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem256sword16bits:insi75t\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\"" {  } { { "Mem256sword16bits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem256sword16bits:insi75t\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SinMem.mif " "Parameter \"init_file\" = \"SinMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555705 ""}  } { { "Mem256sword16bits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849555705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jq3 " "Found entity 1: altsyncram_1jq3" {  } { { "db/altsyncram_1jq3.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/altsyncram_1jq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jq3 Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\|altsyncram_1jq3:auto_generated " "Elaborating entity \"altsyncram_1jq3\" for hierarchy \"Mem256sword16bits:insi75t\|altsyncram:altsyncram_component\|altsyncram_1jq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8biits counter8biits:inst71 " "Elaborating entity \"counter8biits\" for hierarchy \"counter8biits:inst71\"" {  } { { "Projeto2Aritim.bdf" "inst71" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 0 -256 -112 64 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter8biits:inst71\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter8biits.vhd" "LPM_COUNTER_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter8biits:inst71\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter8biits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter8biits:inst71\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555866 ""}  } { { "counter8biits.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849555866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_44h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_44h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_44h " "Found entity 1: cntr_44h" {  } { { "db/cntr_44h.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/cntr_44h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849555916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849555916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_44h counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\|cntr_44h:auto_generated " "Elaborating entity \"cntr_44h\" for hierarchy \"counter8biits:inst71\|lpm_counter:LPM_COUNTER_component\|cntr_44h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT32 SQRT32:inst10 " "Elaborating entity \"SQRT32\" for hierarchy \"SQRT32:inst10\"" {  } { { "Projeto2Aritim.bdf" "inst10" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 472 248 464 584 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT32.vhd" "ALTSQRT_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849555971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT32:inst10\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"SQRT32:inst10\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849555971 ""}  } { { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849555971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_l5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_k5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_j5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_i5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_h5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_g5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_f5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_e5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_d5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_54c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_44c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_34c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556839 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_24c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_14c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849556961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849556961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849556979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_04c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849557026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849557026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849557094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849557094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:a_delay SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557139 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557144 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557173 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557220 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557236 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557266 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] SQRT32:inst10\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT32:inst10\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT32.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd" 78 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div16 Div16:inst9 " "Elaborating entity \"Div16\" for hierarchy \"Div16:inst9\"" {  } { { "Projeto2Aritim.bdf" "inst9" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 360 608 784 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Div16:inst9\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Div16.v" "LPM_DIVIDE_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Div16:inst9\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Div16.v" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Div16:inst9\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557437 ""}  } { { "Div16.v" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849557437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3s " "Found entity 1: lpm_divide_k3s" {  } { { "db/lpm_divide_k3s.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/lpm_divide_k3s.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849557486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849557486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_k3s Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated " "Elaborating entity \"lpm_divide_k3s\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849557509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849557509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bnh Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider " "Elaborating entity \"sign_div_unsign_bnh\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\"" {  } { { "db/lpm_divide_k3s.tdf" "divider" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/lpm_divide_k3s.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/alt_u_div_0le.tdf" 54 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849557562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849557562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_0le Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_0le:divider " "Elaborating entity \"alt_u_div_0le\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_0le:divider\"" {  } { { "db/sign_div_unsign_bnh.tdf" "divider" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/sign_div_unsign_bnh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849557624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849557624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_0le:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"Div16:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_k3s:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_0le:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_0le.tdf" "add_sub_0" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/alt_u_div_0le.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterwAclr CounterwAclr:inst66 " "Elaborating entity \"CounterwAclr\" for hierarchy \"CounterwAclr:inst66\"" {  } { { "Projeto2Aritim.bdf" "inst66" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 360 240 384 456 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\"" {  } { { "CounterwAclr.vhd" "LPM_COUNTER_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\"" {  } { { "CounterwAclr.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557862 ""}  } { { "CounterwAclr.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849557862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ljh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ljh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ljh " "Found entity 1: cntr_ljh" {  } { { "db/cntr_ljh.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/cntr_ljh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849557913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849557913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ljh CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\|cntr_ljh:auto_generated " "Elaborating entity \"cntr_ljh\" for hierarchy \"CounterwAclr:inst66\|lpm_counter:LPM_COUNTER_component\|cntr_ljh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst6 " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst6\"" {  } { { "Projeto2Aritim.bdf" "inst6" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 136 352 528 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst6 " "Elaborated megafunction instantiation \"LPM_DFF:inst6\"" {  } { { "Projeto2Aritim.bdf" "" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 136 352 528 312 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst6 " "Instantiated megafunction \"LPM_DFF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849557961 ""}  } { { "Projeto2Aritim.bdf" "" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 136 352 528 312 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849557961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER2port ADDER2port:inst2 " "Elaborating entity \"ADDER2port\" for hierarchy \"ADDER2port:inst2\"" {  } { { "Projeto2Aritim.bdf" "inst2" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 152 40 312 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849557970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add ADDER2port:inst2\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"ADDER2port:inst2\|parallel_add:parallel_add_component\"" {  } { { "ADDER2port.vhd" "parallel_add_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849558021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDER2port:inst2\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"ADDER2port:inst2\|parallel_add:parallel_add_component\"" {  } { { "ADDER2port.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849558024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDER2port:inst2\|parallel_add:parallel_add_component " "Instantiated megafunction \"ADDER2port:inst2\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 32 " "Parameter \"widthr\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558024 ""}  } { { "ADDER2port.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849558024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_1ae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_1ae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_1ae " "Found entity 1: par_add_1ae" {  } { { "db/par_add_1ae.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/par_add_1ae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849558079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849558079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_1ae ADDER2port:inst2\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated " "Elaborating entity \"par_add_1ae\" for hierarchy \"ADDER2port:inst2\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849558080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT2 MULT2:inst " "Elaborating entity \"MULT2\" for hierarchy \"MULT2:inst\"" {  } { { "Projeto2Aritim.bdf" "inst" { Schematic "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf" { { 0 256 424 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849558098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MULT2:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MULT2:inst\|lpm_mult:lpm_mult_component\"" {  } { { "MULT2.vhd" "lpm_mult_component" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849558154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MULT2:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MULT2:inst\|lpm_mult:lpm_mult_component\"" {  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849558154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MULT2:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MULT2:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756849558154 ""}  } { { "MULT2.vhd" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756849558154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eqm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eqm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eqm " "Found entity 1: mult_eqm" {  } { { "db/mult_eqm.tdf" "" { Text "C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/mult_eqm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756849558205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849558205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_eqm MULT2:inst\|lpm_mult:lpm_mult_component\|mult_eqm:auto_generated " "Elaborating entity \"mult_eqm\" for hierarchy \"MULT2:inst\|lpm_mult:lpm_mult_component\|mult_eqm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849558207 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "112 " "Ignored 112 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1756849558630 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "96 " "Ignored 96 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1756849558630 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1756849558630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756849566885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756849568194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756849568194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1262 " "Implemented 1262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756849568330 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756849568330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1210 " "Implemented 1210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756849568330 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756849568330 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1756849568330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756849568330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756849568369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 18:46:08 2025 " "Processing ended: Tue Sep 02 18:46:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756849568369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756849568369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756849568369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756849568369 ""}
