<module name="CPSW0_NUSS_SGMII" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_SGMII_IDVER_REG_j" acronym="CPSW_SGMII_IDVER_REG_j" offset="0x100" width="32" description="SGMII IDVER register. Offset = 100h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x4EC2" description="MODULE value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x2" description="RTL version value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x2" description="Minor version value" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_SGMII_SOFT_RESET_REG_j" acronym="CPSW_SGMII_SOFT_RESET_REG_j" offset="0x104" width="32" description="SGMII Soft Reset Register. Offset = 104h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RT_SOFT_RESET" width="1" begin="1" end="1" resetval="0x0" description="Transmit and Receive Software Reset.This bit is intended to be used when changing between loopback mode and normal mode of operation." range="" rwaccess="RW"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software Reset." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_CONTROL_REG_j" acronym="CPSW_SGMII_CONTROL_REG_j" offset="0x110" width="32" description="SGMII Control Register Offset = 110h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TEST_PATTERN_EN" width="1" begin="6" end="6" resetval="0x0" description="Test Pattern Enable." range="" rwaccess="RW"/>
    <bitfield id="MASTER" width="1" begin="5" end="5" resetval="0x0" description="Master Mode." range="" rwaccess="RW"/>
    <bitfield id="LOOPBACK" width="1" begin="4" end="4" resetval="0x0" description="Loopback mode." range="" rwaccess="RW"/>
    <bitfield id="MR_NP_LOADED" width="1" begin="3" end="3" resetval="0x0" description="Next Page Loaded." range="" rwaccess="RW"/>
    <bitfield id="FAST_LINK_TIMER" width="1" begin="2" end="2" resetval="0x0" description="Fast Link Timer." range="" rwaccess="RW"/>
    <bitfield id="MR_AN_RESTART" width="1" begin="1" end="1" resetval="0x0" description="Auto Negotiation Restart." range="" rwaccess="RW"/>
    <bitfield id="MR_AN_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Auto Negotiation Enable." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_STATUS_REG_j" acronym="CPSW_SGMII_STATUS_REG_j" offset="0x114" width="32" description="SGMII Status Register Offset = 114h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FIB_SIG_DETECT" width="1" begin="5" end="5" resetval="0x0" description="Fiber Signal Detect." range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock." range="" rwaccess="R"/>
    <bitfield id="MR_PAGE_RX" width="1" begin="3" end="3" resetval="0x0" description="Next Page Received." range="" rwaccess="R"/>
    <bitfield id="MR_AN_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="Auto negotiation complete." range="" rwaccess="R"/>
    <bitfield id="AN_ERROR" width="1" begin="1" end="1" resetval="0x0" description="Auto negotiation error." range="" rwaccess="R"/>
    <bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Link indicator." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_SGMII_MR_ADV_ABILITY_REG_j" acronym="CPSW_SGMII_MR_ADV_ABILITY_REG_j" offset="0x118" width="32" description="SGMII MR Advertized Ability Register. Offset = 118h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Advertised Ability." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_MR_NP_TX_REG_j" acronym="CPSW_SGMII_MR_NP_TX_REG_j" offset="0x11C" width="32" description="SGMII Next Pate Transmit Register. Offset = 11Ch + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_NP_TX" width="16" begin="15" end="0" resetval="0x0" description="Next Page Transmit." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_MR_LP_ADV_ABILITY_REG_j" acronym="CPSW_SGMII_MR_LP_ADV_ABILITY_REG_j" offset="0x120" width="32" description="SGMII Link Partner Advertized Ability Register. Offset = 120h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MR_LP_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Link Partner Advertised Ability." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_SGMII_MR_LP_NP_RX_REG_j" acronym="CPSW_SGMII_MR_LP_NP_RX_REG_j" offset="0x124" width="32" description="SGMII Link Partner Next Page Receive Register Offset = 124h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MR_LP_NP_RX" width="16" begin="15" end="0" resetval="0x0" description="Link Partner Next Page Received." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_SGMII_TX_CFG_REG_j" acronym="CPSW_SGMII_TX_CFG_REG_j" offset="0x130" width="32" description="SGMII Transmit Configuration Register Offset = 130h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="TX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Transmit configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_RX_CFG_REG_j" acronym="CPSW_SGMII_RX_CFG_REG_j" offset="0x134" width="32" description="SGMII Receive Configuration Register Offset = 134h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Receive configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_AUX_CFG_REG_j" acronym="CPSW_SGMII_AUX_CFG_REG_j" offset="0x138" width="32" description="SGMII Auxiliary Configuration Register. Offset = 138h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="AUX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Auxiliary configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_DIAG_CLEAR_REG_j" acronym="CPSW_SGMII_DIAG_CLEAR_REG_j" offset="0x140" width="32" description="SGMII Diagnostics Clear Register Offset = 140h + (j * 100h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Diagnostics Clear." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_DIAG_CONTROL_REG_j" acronym="CPSW_SGMII_DIAG_CONTROL_REG_j" offset="0x144" width="32" description="SGMII Diagnostics Control Register Offset = 144h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_SM_SEL" width="3" begin="6" end="4" resetval="0x0" description="Diagnostic Select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_EDGE_SEL" width="2" begin="1" end="0" resetval="0x0" description="Diagnostis Hold Signals Edge Select" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SGMII_DIAG_STATUS_REG_j" acronym="CPSW_SGMII_DIAG_STATUS_REG_j" offset="0x148" width="32" description="SGMII Diagnostics Status Register Offset = 148h + (j * 100h); where j = 0h to 7h.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DIAG_STATUS" width="16" begin="15" end="0" resetval="0x0" description="Diagnostics status." range="" rwaccess="R"/>
  </register>
</module>
