git clone --depth 1 --no-tags https://github.com/MatanShemesh10/Cryptographic-Accelerator---SHA-256-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/704636558
git clone --depth 1 --no-tags https://github.com/MichaelRyan23/10-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/713073150
git clone --depth 1 --no-tags https://github.com/Josechaves19/Quiz-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/707318531
git clone --depth 1 --no-tags https://github.com/victorcj18/FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/709012018
git clone --depth 1 --no-tags https://github.com/projectDV/AHB_TB.git f:/verilog_sva_gh_scraper/data/full_repos/709642096
git clone --depth 1 --no-tags https://github.com/luigirinaldi/FlipPong.git f:/verilog_sva_gh_scraper/data/full_repos/709928861
git clone --depth 1 --no-tags https://github.com/ViktorGlogovac/CPUverilog.git f:/verilog_sva_gh_scraper/data/full_repos/712701310
git clone --depth 1 --no-tags https://github.com/gunavant-s/SV-InterProcess-Communication.git f:/verilog_sva_gh_scraper/data/full_repos/702290654
git clone --depth 1 --no-tags https://github.com/tayyabshaikh/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/715625759
git clone --depth 1 --no-tags https://github.com/zzyyds/Data_Flow_Transition_SCNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/707244190
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/DMNI.git f:/verilog_sva_gh_scraper/data/full_repos/711304010
git clone --depth 1 --no-tags https://github.com/pedrohfmacedo/hardware_project.git f:/verilog_sva_gh_scraper/data/full_repos/701863886
git clone --depth 1 --no-tags https://github.com/sneavem/lrpt_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/711636979
git clone --depth 1 --no-tags https://github.com/dineshannayya/openframe_riscduino_dcore.git f:/verilog_sva_gh_scraper/data/full_repos/704977232
git clone --depth 1 --no-tags https://github.com/chmunozpardo/ALMA-NEW-MUX.git f:/verilog_sva_gh_scraper/data/full_repos/702138976
git clone --depth 1 --no-tags https://github.com/dhanvi6/ffvdd.git f:/verilog_sva_gh_scraper/data/full_repos/710133986
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/700139282
git clone --depth 1 --no-tags https://github.com/RehanEjaz/Vector-Register-FIle.git f:/verilog_sva_gh_scraper/data/full_repos/705196029
git clone --depth 1 --no-tags https://github.com/AwaisDar1/RISC_V_Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/710447589
git clone --depth 1 --no-tags https://github.com/frahergeorge/FSM_Vending.git f:/verilog_sva_gh_scraper/data/full_repos/701022474
git clone --depth 1 --no-tags https://github.com/sandeepa0105/Single_Cycle_RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/704378486
git clone --depth 1 --no-tags https://github.com/SuperTails/tt-tetris.git f:/verilog_sva_gh_scraper/data/full_repos/709051423
git clone --depth 1 --no-tags https://github.com/jreydman/tpks-labs.git f:/verilog_sva_gh_scraper/data/full_repos/709872222
git clone --depth 1 --no-tags https://github.com/kupradzeg/picoMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/712907721
git clone --depth 1 --no-tags https://github.com/nikita69312/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/706123852
git clone --depth 1 --no-tags https://github.com/YMCK0528/IC-Design-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/706194748
git clone --depth 1 --no-tags https://github.com/Owlina/intern_task_syntacore.git f:/verilog_sva_gh_scraper/data/full_repos/706297002
git clone --depth 1 --no-tags https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_DFF.git f:/verilog_sva_gh_scraper/data/full_repos/703721953
git clone --depth 1 --no-tags https://github.com/prospersu/elec.git f:/verilog_sva_gh_scraper/data/full_repos/702548542
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/RingBuffer.git f:/verilog_sva_gh_scraper/data/full_repos/702624388
git clone --depth 1 --no-tags https://github.com/mahendraVamshi/Gojo.git f:/verilog_sva_gh_scraper/data/full_repos/700992851
git clone --depth 1 --no-tags https://github.com/ozanyrtsever/JenkinsRTLExample.git f:/verilog_sva_gh_scraper/data/full_repos/714583846
git clone --depth 1 --no-tags https://github.com/Drakonof/ip_repo.git f:/verilog_sva_gh_scraper/data/full_repos/710681626
git clone --depth 1 --no-tags https://github.com/RaviduHM99/RoXXon-SIMD-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/706739838
git clone --depth 1 --no-tags https://github.com/tms4517/2D-Systolic-Array-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/711128833
git clone --depth 1 --no-tags https://github.com/Mujtabadar537/UVM-verification.git f:/verilog_sva_gh_scraper/data/full_repos/705638404
git clone --depth 1 --no-tags https://github.com/AaranP/ARC-4-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/704228569
git clone --depth 1 --no-tags https://github.com/vasanza/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/707420401
git clone --depth 1 --no-tags https://github.com/xyuanx0223/Hardware_Design.git f:/verilog_sva_gh_scraper/data/full_repos/715123979
git clone --depth 1 --no-tags https://github.com/AsFigo/apb_uvc_verilator.git f:/verilog_sva_gh_scraper/data/full_repos/720795855
git clone --depth 1 --no-tags https://github.com/iammituraj/pequeno_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/729319584
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/megaboom.git f:/verilog_sva_gh_scraper/data/full_repos/731332420
git clone --depth 1 --no-tags https://github.com/RndMnkIII/PocketAlphaMission.git f:/verilog_sva_gh_scraper/data/full_repos/717853037
git clone --depth 1 --no-tags https://github.com/SahilPrabhu/RippleCarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/723375312
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Encoder_JPEG.git f:/verilog_sva_gh_scraper/data/full_repos/729041824
git clone --depth 1 --no-tags https://github.com/nivag8899/HUST-Interface-Technology.git f:/verilog_sva_gh_scraper/data/full_repos/717675026
git clone --depth 1 --no-tags https://github.com/yigitbektasgursoy/2x2-Filter-Convolution-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/722174857
git clone --depth 1 --no-tags https://github.com/pulp-platform/pulp-ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/725552140
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/I2C_Master.git f:/verilog_sva_gh_scraper/data/full_repos/728483231
git clone --depth 1 --no-tags https://github.com/FabulousMatin/CAD.git f:/verilog_sva_gh_scraper/data/full_repos/719199037
git clone --depth 1 --no-tags https://github.com/tonmoy18/aoc-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/726605303
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/SPI_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/729344526
git clone --depth 1 --no-tags https://github.com/wele0612/Kaiserlake.git f:/verilog_sva_gh_scraper/data/full_repos/725422400
git clone --depth 1 --no-tags https://github.com/Aquaticfuller/OpenExSys_NoC.git f:/verilog_sva_gh_scraper/data/full_repos/723701155
git clone --depth 1 --no-tags https://github.com/sirampy/Team22.git f:/verilog_sva_gh_scraper/data/full_repos/719979129
git clone --depth 1 --no-tags https://github.com/Fraunhofer-AISEC/otbn-pq.git f:/verilog_sva_gh_scraper/data/full_repos/730136010
git clone --depth 1 --no-tags https://github.com/sparshgup/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/718485195
git clone --depth 1 --no-tags https://github.com/manopers47/riscvCpu.git f:/verilog_sva_gh_scraper/data/full_repos/718219573
git clone --depth 1 --no-tags https://github.com/kitune-san/KFPCJr.git f:/verilog_sva_gh_scraper/data/full_repos/718177460
git clone --depth 1 --no-tags https://github.com/andreemedeiros/Huffman-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/732124947
git clone --depth 1 --no-tags https://github.com/gopidontagani/Systemverilog_constraints.git f:/verilog_sva_gh_scraper/data/full_repos/717612537
git clone --depth 1 --no-tags https://github.com/calewoodward/ro-spa-attack.git f:/verilog_sva_gh_scraper/data/full_repos/726317829
git clone --depth 1 --no-tags https://github.com/Carl7yan/ahb-gpio.git f:/verilog_sva_gh_scraper/data/full_repos/723304928
git clone --depth 1 --no-tags https://github.com/davenardella/Arduino-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/721252498
git clone --depth 1 --no-tags https://github.com/Undec1ded/FPGA-create-unravel-music-with-pmod-da2.git f:/verilog_sva_gh_scraper/data/full_repos/722981138
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/picoMIPS-Implementation-for-an-Affine-Transformation-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/721548188
git clone --depth 1 --no-tags https://github.com/Mhd-Shah/Verification-of-D--flipflop-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/720597039
git clone --depth 1 --no-tags https://github.com/verification-explorer/sample_and_hold.git f:/verilog_sva_gh_scraper/data/full_repos/718561951
git clone --depth 1 --no-tags https://github.com/NikhilMukraj/spiking-neural-networks-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/724325411
git clone --depth 1 --no-tags https://github.com/Aquaticfuller/OpenExSys_CoherentCache.git f:/verilog_sva_gh_scraper/data/full_repos/723868785
git clone --depth 1 --no-tags https://github.com/asimkhan8107/Counter-FC.git f:/verilog_sva_gh_scraper/data/full_repos/727257331
git clone --depth 1 --no-tags https://github.com/kreon/zybo_vga_out.git f:/verilog_sva_gh_scraper/data/full_repos/720669643
git clone --depth 1 --no-tags https://github.com/mgwang37/fp32_multi.git f:/verilog_sva_gh_scraper/data/full_repos/719623353
git clone --depth 1 --no-tags https://github.com/Carl7yan/synopsys_uvm_lab.git f:/verilog_sva_gh_scraper/data/full_repos/723289357
git clone --depth 1 --no-tags https://github.com/Arc-Cloud/Team04-RISCV-Proj.git f:/verilog_sva_gh_scraper/data/full_repos/722495409
git clone --depth 1 --no-tags https://github.com/ashwinkumar-sivakumar/msd_project_group_6_fall23.git f:/verilog_sva_gh_scraper/data/full_repos/716813913
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/Bus-Arbiter-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin.git f:/verilog_sva_gh_scraper/data/full_repos/730672135
git clone --depth 1 --no-tags https://github.com/vlsi-land/simpledsp.git f:/verilog_sva_gh_scraper/data/full_repos/717045068
git clone --depth 1 --no-tags https://github.com/Carl7yan/apb-wdg.git f:/verilog_sva_gh_scraper/data/full_repos/723305897
git clone --depth 1 --no-tags https://github.com/jakujobi/BitBlaster_10bit_with_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/726631176
git clone --depth 1 --no-tags https://github.com/chms7/k423.git f:/verilog_sva_gh_scraper/data/full_repos/716090163
git clone --depth 1 --no-tags https://github.com/salunkead/SystemVerilog-Basics.git f:/verilog_sva_gh_scraper/data/full_repos/715999216
git clone --depth 1 --no-tags https://github.com/Nonobari/ascon128.git f:/verilog_sva_gh_scraper/data/full_repos/722006107
git clone --depth 1 --no-tags https://github.com/lightcharm/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/729602244
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/verification_of_alu_using_SV.git f:/verilog_sva_gh_scraper/data/full_repos/730445603
git clone --depth 1 --no-tags https://github.com/HocJ2me/LED-Blink-Verilog-PYNQ-Z2.git f:/verilog_sva_gh_scraper/data/full_repos/727787105
git clone --depth 1 --no-tags https://github.com/bLeadDev/systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/716976828
git clone --depth 1 --no-tags https://github.com/salunkead/UVM-Basics-Example.git f:/verilog_sva_gh_scraper/data/full_repos/728649690
git clone --depth 1 --no-tags https://github.com/MihaiRazvanIonut/Single_Cycle_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/715962324
git clone --depth 1 --no-tags https://github.com/mrincognito01/Counters.git f:/verilog_sva_gh_scraper/data/full_repos/732335162
git clone --depth 1 --no-tags https://github.com/bhuiyah/lc3sv.git f:/verilog_sva_gh_scraper/data/full_repos/731732160
git clone --depth 1 --no-tags https://github.com/Bennybenassius/RV32I-Team15.git f:/verilog_sva_gh_scraper/data/full_repos/724670762
git clone --depth 1 --no-tags https://github.com/gfwozniak/nes.git f:/verilog_sva_gh_scraper/data/full_repos/723212184
git clone --depth 1 --no-tags https://github.com/monistode/ISA_stack.git f:/verilog_sva_gh_scraper/data/full_repos/723638049
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/SPI_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/728742766
git clone --depth 1 --no-tags https://github.com/shalikadulaj/Design-and-Implementation-of-a-Processor-Core.git f:/verilog_sva_gh_scraper/data/full_repos/720620581
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/pak-dsp.git f:/verilog_sva_gh_scraper/data/full_repos/716680226
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/725159726
git clone --depth 1 --no-tags https://github.com/MaxWei250/aes_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/730689964
git clone --depth 1 --no-tags https://github.com/ManishPillai7/50-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/716434557
