v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
B 2 2870 -870 3670 -470 {flags=graph
y1=-0.0011
y2=1.3
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=5.28201e-06
x2=2.28886e-05
divx=5
subdivx=1
node=lp_op_test
color=4
dataset=-1
unitx=1
logx=0
logy=0
}
N 2070 -930 2090 -930 {
lab=Output1}
N 2065 -950 2085 -950 {
lab=Output2}
N 2070 -890 2090 -890 {
lab=Output_test}
N 1820 -740 1820 -720 {
lab=LP_op_test}
N 2090 -930 2410 -930 {
lab=Output1}
N 2085 -950 2365 -950 {
lab=Output2}
N 2090 -890 2310 -890 {
lab=Output_test}
N 2310 -830 2310 -810 {
lab=VSS}
N 2370 -850 2370 -810 {
lab=VSS}
N 2410 -870 2410 -810 {
lab=VSS}
N 2115 -572 2115 -542 {
lab=VSS}
N 2115 -542 2185 -542 {
lab=VSS}
N 2115 -702 2115 -632 {
lab=LP_ext}
N 2115 -702 2185 -702 {
lab=LP_ext}
N 2185 -702 2185 -692 {
lab=LP_ext}
N 2185 -632 2185 -612 {
lab=#net1}
N 2185 -552 2185 -542 {
lab=VSS}
N 1345 -865 1345 -855 {
lab=VSS}
N 1345 -945 1345 -925 {
lab=P1}
N 1165 -995 1165 -985 {
lab=VSS}
N 1165 -1075 1165 -1055 {
lab=P0}
N 1305 -1150 1305 -1130 {
lab=VSS}
N 1285 -560 1285 -550 {
lab=VSS}
N 1305 -1240 1325 -1240 {
lab=Vref}
N 785 -1155 785 -1145 {
lab=VSS}
N 785 -1235 785 -1215 {
lab=VDD}
N 865 -1235 865 -1215 {
lab=VSS}
N 865 -1155 865 -1135 {
lab=GND}
N 1085 -710 1085 -700 {
lab=VSS}
N 1085 -790 1085 -770 {
lab=RST_DIV}
N 1285 -630 1285 -620 {
lab=VDD_VCO}
N 1285 -630 1305 -630 {
lab=VDD_VCO}
N 1175 -865 1175 -855 {
lab=VSS}
N 1175 -945 1175 -925 {
lab=F1}
N 1085 -865 1085 -855 {
lab=VSS}
N 1085 -945 1085 -925 {
lab=F0}
N 1275 -865 1275 -855 {
lab=VSS}
N 1275 -945 1275 -925 {
lab=F2}
N 795 -1005 795 -995 {
lab=VSS}
N 795 -1085 795 -1065 {
lab=OPA0}
N 895 -1005 895 -995 {
lab=VSS}
N 895 -1085 895 -1065 {
lab=OPA1}
N 975 -1005 975 -995 {
lab=VSS}
N 975 -1085 975 -1065 {
lab=OPB0}
N 1075 -1005 1075 -995 {
lab=VSS}
N 1075 -1085 1075 -1065 {
lab=OPB1}
N 955 -1165 955 -1145 {
lab=Iref}
N 955 -1245 955 -1225 {
lab=VDD}
N 895 -865 895 -855 {
lab=VSS}
N 895 -945 895 -925 {
lab=S1}
N 1305 -1240 1305 -1210 {
lab=Vref}
N 805 -865 805 -855 {
lab=VSS}
N 805 -945 805 -925 {
lab=S0}
N 985 -865 985 -855 {
lab=VSS}
N 985 -945 985 -925 {
lab=S2}
N 1255 -995 1255 -985 {
lab=VSS}
N 1255 -1075 1255 -1055 {
lab=T1}
N 1355 -995 1355 -985 {
lab=VSS}
N 1355 -1075 1355 -1055 {
lab=T0}
N 1165 -1145 1165 -1135 {
lab=VSS}
N 1165 -1225 1165 -1205 {
lab=vcntl_test}
N 1080 -550 1080 -540 {
lab=VSS}
N 1080 -630 1080 -610 {
lab=Vo_test}
N 805 -695 805 -685 {
lab=VSS}
N 805 -775 805 -755 {
lab=Vdiv_test}
N 810 -550 810 -540 {
lab=VSS}
N 810 -630 810 -610 {
lab=PU_test}
N 1285 -700 1285 -690 {
lab=VSS}
N 1285 -780 1285 -760 {
lab=PD_test}
N 2370 -950 2370 -910 {
lab=Output2}
N 2365 -950 2370 -950 {
lab=Output2}
N 1820 -500 1820 -490 {
lab=VSS}
N 2310 -810 2410 -810 {
lab=VSS}
N 2070 -970 2100 -970 {
lab=VDD_BUFF}
N 2070 -970 2100 -970 {
lab=VDD_BUFF}
N 2070 -990 2100 -990 {
lab=T1}
N 2070 -990 2100 -990 {
lab=T1}
N 2070 -1010 2100 -1010 {
lab=T0}
N 2070 -1010 2100 -1010 {
lab=T0}
N 2070 -1030 2100 -1030 {
lab=F0}
N 2070 -1030 2100 -1030 {
lab=F0}
N 2070 -1050 2100 -1050 {
lab=F1}
N 2070 -1050 2100 -1050 {
lab=F1}
N 2070 -1070 2100 -1070 {
lab=F2}
N 1920 -1220 1920 -1200 {
lab=VDD}
N 2000 -740 2000 -720 {
lab=OPB1}
N 1980 -740 1980 -720 {
lab=OPB0}
N 1960 -740 1960 -720 {
lab=OPA1}
N 1940 -740 1940 -720 {
lab=OPA0}
N 1920 -740 1920 -720 {
lab=RST_DIV}
N 1900 -740 1900 -720 {
lab=Vo_test}
N 1880 -740 1880 -720 {
lab=VDD_VCO}
N 1860 -740 1860 -720 {
lab=vcntl_test}
N 1840 -740 1840 -720 {
lab=LP_ext}
N 1800 -740 1800 -720 {
lab=PU_test}
N 1780 -740 1780 -720 {
lab=PD_test}
N 1760 -740 1760 -720 {
lab=S2}
N 1740 -740 1740 -720 {
lab=S1}
N 1720 -740 1720 -720 {
lab=S0}
N 1700 -740 1700 -720 {
lab=Vdiv_test}
N 1680 -740 1680 -720 {
lab=Vref}
N 1660 -740 1660 -720 {
lab=P0}
N 1640 -740 1640 -720 {
lab=P1}
N 1620 -740 1620 -720 {
lab=VSS}
N 2070 -910 2075 -910 {
lab=Iref}
N 2075 -910 2100 -910 {
lab=Iref}
N 1085 -1140 1085 -1130 {
lab=VSS}
N 1085 -1220 1085 -1200 {
lab=VDD_BUFF}
N 1820 -720 1820 -710 {
lab=LP_op_test}
N 1820 -710 1820 -560 {
lab=LP_op_test}
C {devices/lab_wire.sym} 1820 -640 3 0 {name=p62 sig_type=std_logic lab=LP_op_test}
C {devices/lab_wire.sym} 2100 -890 2 0 {name=p63 sig_type=std_logic lab=Output_test}
C {devices/lab_wire.sym} 2100 -930 2 0 {name=p64 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 2095 -950 2 0 {name=p66 sig_type=std_logic lab=Output2}
C {devices/capa.sym} 2410 -900 0 0 {name=C1
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 2370 -880 0 0 {name=C2
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 2310 -860 0 0 {name=C3
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1820 -530 0 0 {name=C5
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/code_shown.sym} 2005 -465 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {devices/lab_wire.sym} 2350 -810 3 0 {name=p3 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2115 -702 0 0 {name=p32 sig_type=std_logic lab=LP_ext
}
C {devices/capa.sym} 2185 -582 0 0 {name=C4
m=1
value=80.14p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 2115 -602 0 0 {name=C6
m=1
value=3.77p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 2185 -662 0 0 {name=R2
value=48.84k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 2115 -542 2 1 {name=p116 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1345 -895 0 0 {name=V1 value=0}
C {devices/lab_wire.sym} 1345 -855 0 0 {name=p44 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1345 -945 0 0 {name=p65 sig_type=std_logic lab=P1}
C {devices/vsource.sym} 1165 -1025 0 0 {name=V14 value=0}
C {devices/lab_wire.sym} 1165 -985 0 0 {name=p71 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1165 -1075 0 0 {name=p77 sig_type=std_logic lab=P0}
C {devices/vsource.sym} 1305 -1180 0 0 {name=VCNTL value="pulse(3.3 0 0 100p 100p 250n 500n)"}
C {devices/vsource.sym} 1285 -590 0 0 {name=V23 value=" PWL( 0 0 100n 0 100.001n 3.3)"}
C {devices/vsource.sym} 785 -1185 0 0 {name=V27 value=3.3}
C {devices/vsource.sym} 865 -1185 0 0 {name=V28 value=0}
C {devices/lab_wire.sym} 865 -1235 0 0 {name=p83 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 785 -1145 0 0 {name=p84 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 785 -1235 0 0 {name=p85 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 865 -1135 0 0 {name=l1 lab=GND}
C {devices/lab_pin.sym} 1305 -630 2 0 {name=p86 sig_type=std_logic lab=VDD_VCO}
C {devices/lab_pin.sym} 1315 -1240 2 0 {name=p87 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 1085 -700 0 0 {name=p88 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 1085 -740 0 0 {name=V29 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/vsource.sym} 1175 -895 0 0 {name=V30 value=3.3}
C {devices/lab_wire.sym} 1175 -855 0 0 {name=p89 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1175 -945 0 0 {name=p90 sig_type=std_logic lab=F1}
C {devices/vsource.sym} 1085 -895 0 0 {name=V31 value=3.3}
C {devices/lab_wire.sym} 1085 -855 0 0 {name=p91 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1085 -945 0 0 {name=p92 sig_type=std_logic lab=F0}
C {devices/vsource.sym} 1275 -895 0 0 {name=V32 value=3.3}
C {devices/lab_wire.sym} 1275 -855 0 0 {name=p93 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1275 -945 0 0 {name=p94 sig_type=std_logic lab=F2}
C {devices/vsource.sym} 795 -1035 0 0 {name=V33 value=3.3}
C {devices/lab_wire.sym} 795 -995 0 0 {name=p95 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 795 -1085 0 0 {name=p96 sig_type=std_logic lab=OPA0}
C {devices/vsource.sym} 895 -1035 0 0 {name=V34 value=3.3}
C {devices/lab_wire.sym} 895 -995 0 0 {name=p97 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 895 -1085 0 0 {name=p98 sig_type=std_logic lab=OPA1}
C {devices/vsource.sym} 975 -1035 0 0 {name=V35 value=3.3}
C {devices/lab_wire.sym} 975 -995 0 0 {name=p99 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 975 -1085 0 0 {name=p100 sig_type=std_logic lab=OPB0
}
C {devices/vsource.sym} 1075 -1035 0 0 {name=V36 value=0}
C {devices/lab_wire.sym} 1075 -995 0 0 {name=p105 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1075 -1085 0 0 {name=p106 sig_type=std_logic lab=OPB1}
C {devices/lab_pin.sym} 1085 -780 2 0 {name=p107 sig_type=std_logic lab=RST_DIV}
C {devices/isource.sym} 955 -1195 0 0 {name=I3 value=100u}
C {devices/lab_wire.sym} 955 -1145 2 0 {name=p109 sig_type=std_logic lab=Iref}
C {devices/lab_wire.sym} 955 -1245 2 0 {name=p111 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1285 -550 2 0 {name=p112 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1305 -1130 2 0 {name=p113 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 895 -895 0 0 {name=V37 value=3.3}
C {devices/lab_wire.sym} 895 -855 0 0 {name=p114 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 895 -945 0 0 {name=p115 sig_type=std_logic lab=S1}
C {devices/vsource.sym} 805 -895 0 0 {name=V38 value=3.3}
C {devices/lab_wire.sym} 805 -855 0 0 {name=p117 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 805 -945 0 0 {name=p118 sig_type=std_logic lab=S0}
C {devices/vsource.sym} 985 -895 0 0 {name=V39 value=3.3}
C {devices/lab_wire.sym} 985 -855 0 0 {name=p119 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 985 -945 0 0 {name=p120 sig_type=std_logic lab=S2}
C {devices/vsource.sym} 1255 -1025 0 0 {name=V40 value=0}
C {devices/lab_wire.sym} 1255 -985 0 0 {name=p121 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1255 -1075 0 0 {name=p122 sig_type=std_logic lab=T1}
C {devices/vsource.sym} 1355 -1025 0 0 {name=V41 value=0}
C {devices/lab_wire.sym} 1355 -985 0 0 {name=p123 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1355 -1075 0 0 {name=p124 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 1165 -1135 0 0 {name=p125 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 1165 -1175 0 0 {name=V42 value=1.08}
C {devices/lab_pin.sym} 1165 -1215 2 0 {name=p126 sig_type=std_logic lab=vcntl_test}
C {devices/lab_wire.sym} 1080 -540 0 0 {name=p127 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 1080 -580 0 0 {name=V43 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/lab_pin.sym} 1080 -620 2 0 {name=p128 sig_type=std_logic lab=Vo_test}
C {devices/vsource.sym} 805 -725 0 0 {name=V44 value="pulse(3.3 0 20n 100p 100p 50n 100n)"}
C {devices/lab_wire.sym} 805 -775 0 0 {name=p129 sig_type=std_logic lab=Vdiv_test}
C {devices/lab_wire.sym} 805 -685 0 0 {name=p130 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 810 -580 0 0 {name=V45 value="pulse(3.3 0 50n 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 810 -630 0 0 {name=p131 sig_type=std_logic lab=PU_test}
C {devices/lab_wire.sym} 810 -540 0 0 {name=p132 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1285 -730 0 0 {name=V46 value="pulse(3.3 0 0 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 1285 -780 0 0 {name=p133 sig_type=std_logic lab=PD_test}
C {devices/lab_wire.sym} 1285 -690 0 0 {name=p134 sig_type=std_logic lab=VSS}
C {PLL_13.sym} 1920 -970 0 0 {name=x1}
C {devices/lab_wire.sym} 2350 -810 3 0 {name=p1 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2350 -810 3 0 {name=p11 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1820 -490 3 0 {name=p13 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1640 -720 3 0 {name=p14 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 1165 -1075 0 0 {name=p15 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1165 -1075 0 0 {name=p16 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1660 -720 3 0 {name=p17 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1640 -720 3 0 {name=p18 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 1620 -720 3 0 {name=p19 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1315 -1240 2 0 {name=p20 sig_type=std_logic lab=Vref
}
C {devices/lab_pin.sym} 1680 -720 3 0 {name=p21 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 805 -945 0 0 {name=p22 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 805 -945 0 0 {name=p23 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 895 -945 0 0 {name=p25 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} 2100 -990 0 1 {name=p30 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 2100 -1010 0 1 {name=p52 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 2100 -1030 0 1 {name=p53 sig_type=std_logic lab=F0}
C {devices/lab_wire.sym} 2100 -1050 0 1 {name=p54 sig_type=std_logic lab=F1}
C {devices/lab_wire.sym} 2100 -1070 0 1 {name=p55 sig_type=std_logic lab=F2}
C {devices/lab_wire.sym} 2100 -990 0 1 {name=p51 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 2100 -970 0 1 {name=p56 sig_type=std_logic lab=VDD_BUFF}
C {devices/lab_wire.sym} 2100 -930 2 0 {name=p57 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 2100 -910 2 0 {name=p67 sig_type=std_logic lab=Iref}
C {devices/lab_wire.sym} 2100 -970 0 1 {name=p68 sig_type=std_logic lab=VDD_BUFF}
C {devices/lab_wire.sym} 1920 -1220 0 1 {name=p69 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1700 -720 3 0 {name=p81 sig_type=std_logic lab=Vdiv_test
}
C {devices/lab_pin.sym} 1720 -720 3 0 {name=p24 sig_type=std_logic lab=S0
}
C {devices/lab_pin.sym} 1740 -720 3 0 {name=p26 sig_type=std_logic lab=S1
}
C {devices/lab_pin.sym} 1760 -720 3 0 {name=p27 sig_type=std_logic lab=S2
}
C {devices/lab_pin.sym} 1780 -720 3 0 {name=p28 sig_type=std_logic lab=PD_test
}
C {devices/lab_pin.sym} 1800 -720 3 0 {name=p29 sig_type=std_logic lab=PU_test
}
C {devices/lab_pin.sym} 1840 -720 3 0 {name=p33 sig_type=std_logic lab=LP_ext
}
C {devices/lab_pin.sym} 1860 -720 3 0 {name=p34 sig_type=std_logic lab=vcntl_test
}
C {devices/lab_pin.sym} 1880 -720 3 0 {name=p50 sig_type=std_logic lab=VDD_VCO
}
C {devices/lab_pin.sym} 1900 -720 3 0 {name=p72 sig_type=std_logic lab=Vo_test

}
C {devices/lab_pin.sym} 1920 -720 3 0 {name=p73 sig_type=std_logic lab=RST_DIV
}
C {devices/lab_pin.sym} 1940 -720 3 0 {name=p74 sig_type=std_logic lab=OPA0
}
C {devices/lab_pin.sym} 1960 -720 3 0 {name=p76 sig_type=std_logic lab=OPA1
}
C {devices/lab_pin.sym} 1980 -720 3 0 {name=p78 sig_type=std_logic lab=OPB0
}
C {devices/lab_pin.sym} 2000 -720 3 0 {name=p79 sig_type=std_logic lab=OPB1
}
C {devices/vsource.sym} 1085 -1170 0 0 {name=V2 value=3.3}
C {devices/lab_wire.sym} 1085 -1130 0 0 {name=p2 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1085 -1220 0 0 {name=p4 sig_type=std_logic lab=VDD_BUFF}
C {devices/code_shown.sym} 2880 -1625 0 1 {name=NGSPICE1 only_toplevel=true
value="
.control
save F2
+ F1
+ LP_op_test
+ Vref
+ Output1
+ Output2
+ RST_DIV
+ x1.net1
+ x1.net2
+ x1.PU
+ x1.PD
+ x1.net6
+ x1.net5
+ x1.net1
+ x1.net9
+ x1.VCO_op
+ x1.VCO_op_bar



tran 20n 45u 
plot v(Output_test) v(LP_op_test)+4
plot v(Output1) v(Output1B)+4 v(Output2)+8
plot v(Vref)
write pex_PLL_13_TB.raw
.endc

"}
