0.6
2019.2
Nov  6 2019
21:57:16
E:/Memristor_testboard/FPGA_test/ADC/ADC_SerDes/ADC_SerDes.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Memristor_testboard/FPGA_test/ADC/ADC_SerDes/ADC_SerDes.srcs/sim_1/new/ADC_CLK_tb.v,1627256613,verilog,,,,ADC_CLK_tb,,,,,,,,
E:/Memristor_testboard/FPGA_test/ADC/ADC_SerDes/ADC_SerDes.srcs/sources_1/new/ADC_CLK.v,1627268459,verilog,,E:/Memristor_testboard/FPGA_test/ADC/ADC_SerDes/ADC_SerDes.srcs/sim_1/new/ADC_CLK_tb.v,,ADC_CLK,,,,,,,,
