<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › kernel › visemul.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>visemul.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* visemul.c: Emulation of VIS instructions.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 David S. Miller (davem@davemloft.net)</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/thread_info.h&gt;</span>
<span class="cp">#include &lt;linux/perf_event.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/pstate.h&gt;</span>
<span class="cp">#include &lt;asm/fpumacro.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cm">/* OPF field of various VIS instructions.  */</span>

<span class="cm">/* 000111011 - four 16-bit packs  */</span>
<span class="cp">#define FPACK16_OPF	0x03b</span>

<span class="cm">/* 000111010 - two 32-bit packs  */</span>
<span class="cp">#define FPACK32_OPF	0x03a</span>

<span class="cm">/* 000111101 - four 16-bit packs  */</span>
<span class="cp">#define FPACKFIX_OPF	0x03d</span>

<span class="cm">/* 001001101 - four 16-bit expands  */</span>
<span class="cp">#define FEXPAND_OPF	0x04d</span>

<span class="cm">/* 001001011 - two 32-bit merges */</span>
<span class="cp">#define FPMERGE_OPF	0x04b</span>

<span class="cm">/* 000110001 - 8-by-16-bit partitoned product  */</span>
<span class="cp">#define FMUL8x16_OPF	0x031</span>

<span class="cm">/* 000110011 - 8-by-16-bit upper alpha partitioned product  */</span>
<span class="cp">#define FMUL8x16AU_OPF	0x033</span>

<span class="cm">/* 000110101 - 8-by-16-bit lower alpha partitioned product  */</span>
<span class="cp">#define FMUL8x16AL_OPF	0x035</span>

<span class="cm">/* 000110110 - upper 8-by-16-bit partitioned product  */</span>
<span class="cp">#define FMUL8SUx16_OPF	0x036</span>

<span class="cm">/* 000110111 - lower 8-by-16-bit partitioned product  */</span>
<span class="cp">#define FMUL8ULx16_OPF	0x037</span>

<span class="cm">/* 000111000 - upper 8-by-16-bit partitioned product  */</span>
<span class="cp">#define FMULD8SUx16_OPF	0x038</span>

<span class="cm">/* 000111001 - lower unsigned 8-by-16-bit partitioned product  */</span>
<span class="cp">#define FMULD8ULx16_OPF	0x039</span>

<span class="cm">/* 000101000 - four 16-bit compare; set rd if src1 &gt; src2  */</span>
<span class="cp">#define FCMPGT16_OPF	0x028</span>

<span class="cm">/* 000101100 - two 32-bit compare; set rd if src1 &gt; src2  */</span>
<span class="cp">#define FCMPGT32_OPF	0x02c</span>

<span class="cm">/* 000100000 - four 16-bit compare; set rd if src1 &lt;= src2  */</span>
<span class="cp">#define FCMPLE16_OPF	0x020</span>

<span class="cm">/* 000100100 - two 32-bit compare; set rd if src1 &lt;= src2  */</span>
<span class="cp">#define FCMPLE32_OPF	0x024</span>

<span class="cm">/* 000100010 - four 16-bit compare; set rd if src1 != src2  */</span>
<span class="cp">#define FCMPNE16_OPF	0x022</span>

<span class="cm">/* 000100110 - two 32-bit compare; set rd if src1 != src2  */</span>
<span class="cp">#define FCMPNE32_OPF	0x026</span>

<span class="cm">/* 000101010 - four 16-bit compare; set rd if src1 == src2  */</span>
<span class="cp">#define FCMPEQ16_OPF	0x02a</span>

<span class="cm">/* 000101110 - two 32-bit compare; set rd if src1 == src2  */</span>
<span class="cp">#define FCMPEQ32_OPF	0x02e</span>

<span class="cm">/* 000000000 - Eight 8-bit edge boundary processing  */</span>
<span class="cp">#define EDGE8_OPF	0x000</span>

<span class="cm">/* 000000001 - Eight 8-bit edge boundary processing, no CC */</span>
<span class="cp">#define EDGE8N_OPF	0x001</span>

<span class="cm">/* 000000010 - Eight 8-bit edge boundary processing, little-endian  */</span>
<span class="cp">#define EDGE8L_OPF	0x002</span>

<span class="cm">/* 000000011 - Eight 8-bit edge boundary processing, little-endian, no CC  */</span>
<span class="cp">#define EDGE8LN_OPF	0x003</span>

<span class="cm">/* 000000100 - Four 16-bit edge boundary processing  */</span>
<span class="cp">#define EDGE16_OPF	0x004</span>

<span class="cm">/* 000000101 - Four 16-bit edge boundary processing, no CC  */</span>
<span class="cp">#define EDGE16N_OPF	0x005</span>

<span class="cm">/* 000000110 - Four 16-bit edge boundary processing, little-endian  */</span>
<span class="cp">#define EDGE16L_OPF	0x006</span>

<span class="cm">/* 000000111 - Four 16-bit edge boundary processing, little-endian, no CC  */</span>
<span class="cp">#define EDGE16LN_OPF	0x007</span>

<span class="cm">/* 000001000 - Two 32-bit edge boundary processing  */</span>
<span class="cp">#define EDGE32_OPF	0x008</span>

<span class="cm">/* 000001001 - Two 32-bit edge boundary processing, no CC  */</span>
<span class="cp">#define EDGE32N_OPF	0x009</span>

<span class="cm">/* 000001010 - Two 32-bit edge boundary processing, little-endian  */</span>
<span class="cp">#define EDGE32L_OPF	0x00a</span>

<span class="cm">/* 000001011 - Two 32-bit edge boundary processing, little-endian, no CC  */</span>
<span class="cp">#define EDGE32LN_OPF	0x00b</span>

<span class="cm">/* 000111110 - distance between 8 8-bit components  */</span>
<span class="cp">#define PDIST_OPF	0x03e</span>

<span class="cm">/* 000010000 - convert 8-bit 3-D address to blocked byte address  */</span>
<span class="cp">#define ARRAY8_OPF	0x010</span>

<span class="cm">/* 000010010 - convert 16-bit 3-D address to blocked byte address  */</span>
<span class="cp">#define ARRAY16_OPF	0x012</span>

<span class="cm">/* 000010100 - convert 32-bit 3-D address to blocked byte address  */</span>
<span class="cp">#define ARRAY32_OPF	0x014</span>

<span class="cm">/* 000011001 - Set the GSR.MASK field in preparation for a BSHUFFLE  */</span>
<span class="cp">#define BMASK_OPF	0x019</span>

<span class="cm">/* 001001100 - Permute bytes as specified by GSR.MASK  */</span>
<span class="cp">#define BSHUFFLE_OPF	0x04c</span>

<span class="cp">#define VIS_OPF_SHIFT	5</span>
<span class="cp">#define VIS_OPF_MASK	(0x1ff &lt;&lt; VIS_OPF_SHIFT)</span>

<span class="cp">#define RS1(INSN)	(((INSN) &gt;&gt; 14) &amp; 0x1f)</span>
<span class="cp">#define RS2(INSN)	(((INSN) &gt;&gt;  0) &amp; 0x1f)</span>
<span class="cp">#define RD(INSN)	(((INSN) &gt;&gt; 25) &amp; 0x1f)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">maybe_flush_windows</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rs1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rs2</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">from_kernel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;=</span> <span class="mi">16</span> <span class="o">||</span> <span class="n">rs1</span> <span class="o">&gt;=</span> <span class="mi">16</span> <span class="o">||</span> <span class="n">rd</span> <span class="o">&gt;=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">from_kernel</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;flushw&quot;</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">flushw_user</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">fetch_reg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>
	
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="o">!</span><span class="n">reg</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tstate</span> <span class="o">&amp;</span> <span class="n">TSTATE_PRIV</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">reg_window</span> <span class="o">*</span><span class="n">win</span><span class="p">;</span>
		<span class="n">win</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">reg_window</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_FP</span><span class="p">]</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">);</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">win</span><span class="o">-&gt;</span><span class="n">locals</span><span class="p">[</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">16</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_32BIT</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">reg_window32</span> <span class="n">__user</span> <span class="o">*</span><span class="n">win32</span><span class="p">;</span>
		<span class="n">win32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">reg_window32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)((</span><span class="n">u32</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_FP</span><span class="p">]));</span>
		<span class="n">get_user</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">win32</span><span class="o">-&gt;</span><span class="n">locals</span><span class="p">[</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">16</span><span class="p">]);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">reg_window</span> <span class="n">__user</span> <span class="o">*</span><span class="n">win</span><span class="p">;</span>
		<span class="n">win</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">reg_window</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_FP</span><span class="p">]</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">);</span>
		<span class="n">get_user</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">win</span><span class="o">-&gt;</span><span class="n">locals</span><span class="p">[</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">16</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__user</span> <span class="o">*</span><span class="nf">__fetch_reg_addr_user</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
							  <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tstate</span> <span class="o">&amp;</span> <span class="n">TSTATE_PRIV</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_32BIT</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">reg_window32</span> <span class="n">__user</span> <span class="o">*</span><span class="n">win32</span><span class="p">;</span>
		<span class="n">win32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">reg_window32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)((</span><span class="n">u32</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_FP</span><span class="p">]));</span>
		<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">win32</span><span class="o">-&gt;</span><span class="n">locals</span><span class="p">[</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">16</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">reg_window</span> <span class="n">__user</span> <span class="o">*</span><span class="n">win</span><span class="p">;</span>
		<span class="n">win</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">reg_window</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_FP</span><span class="p">]</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">win</span><span class="o">-&gt;</span><span class="n">locals</span><span class="p">[</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">16</span><span class="p">];</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="nf">__fetch_reg_addr_kern</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
						   <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tstate</span> <span class="o">&amp;</span> <span class="n">TSTATE_PRIV</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">reg</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">store_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rd</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">rd_kern</span> <span class="o">=</span> <span class="n">__fetch_reg_addr_kern</span><span class="p">(</span><span class="n">rd</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>

		<span class="o">*</span><span class="n">rd_kern</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__user</span> <span class="o">*</span><span class="n">rd_user</span> <span class="o">=</span> <span class="n">__fetch_reg_addr_user</span><span class="p">(</span><span class="n">rd</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_32BIT</span><span class="p">))</span>
			<span class="n">__put_user</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">val</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">rd_user</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">__put_user</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">rd_user</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">fpd_regval</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn_regnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">insn_regnum</span> <span class="o">=</span> <span class="p">(((</span><span class="n">insn_regnum</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		       <span class="p">(</span><span class="n">insn_regnum</span> <span class="o">&amp;</span> <span class="mh">0x1e</span><span class="p">));</span>

	<span class="k">return</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn_regnum</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="nf">fpd_regaddr</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn_regnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">insn_regnum</span> <span class="o">=</span> <span class="p">(((</span><span class="n">insn_regnum</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		       <span class="p">(</span><span class="n">insn_regnum</span> <span class="o">&amp;</span> <span class="mh">0x1e</span><span class="p">));</span>

	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn_regnum</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">fps_regval</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn_regnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn_regnum</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="nf">fps_regaddr</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn_regnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn_regnum</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">edge_tab</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">left</span><span class="p">,</span> <span class="n">right</span><span class="p">;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">edge_tab</span> <span class="n">edge8_tab</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x7f</span><span class="p">,</span> <span class="mh">0xc0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x3f</span><span class="p">,</span> <span class="mh">0xe0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0xf0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0f</span><span class="p">,</span> <span class="mh">0xf8</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0xfc</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xfe</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">edge_tab</span> <span class="n">edge8_tab_l</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x01</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfc</span><span class="p">,</span> <span class="mh">0x07</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xf8</span><span class="p">,</span> <span class="mh">0x0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xf0</span><span class="p">,</span> <span class="mh">0x1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe0</span><span class="p">,</span> <span class="mh">0x3f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xc0</span><span class="p">,</span> <span class="mh">0x7f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">edge_tab</span> <span class="n">edge16_tab</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mh">0x8</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0xc</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0xe</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0xf</span> <span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">edge_tab</span> <span class="n">edge16_tab_l</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xc</span><span class="p">,</span> <span class="mh">0x7</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x8</span><span class="p">,</span> <span class="mh">0xf</span> <span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">edge_tab</span> <span class="n">edge32_tab</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">edge_tab</span> <span class="n">edge32_tab_l</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x2</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">edge</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">orig_rs1</span><span class="p">,</span> <span class="n">rs1</span><span class="p">,</span> <span class="n">orig_rs2</span><span class="p">,</span> <span class="n">rs2</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">left</span><span class="p">,</span> <span class="n">right</span><span class="p">;</span>

	<span class="n">maybe_flush_windows</span><span class="p">(</span><span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">orig_rs1</span> <span class="o">=</span> <span class="n">rs1</span> <span class="o">=</span> <span class="n">fetch_reg</span><span class="p">(</span><span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">regs</span><span class="p">);</span>
	<span class="n">orig_rs2</span> <span class="o">=</span> <span class="n">rs2</span> <span class="o">=</span> <span class="n">fetch_reg</span><span class="p">(</span><span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">regs</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_32BIT</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rs1</span> <span class="o">=</span> <span class="n">rs1</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="n">rs2</span> <span class="o">=</span> <span class="n">rs2</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">opf</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="n">EDGE8_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE8N_OPF</span>:
		<span class="n">left</span> <span class="o">=</span> <span class="n">edge8_tab</span><span class="p">[</span><span class="n">rs1</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">].</span><span class="n">left</span><span class="p">;</span>
		<span class="n">right</span> <span class="o">=</span> <span class="n">edge8_tab</span><span class="p">[</span><span class="n">rs2</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">].</span><span class="n">right</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EDGE8L_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE8LN_OPF</span>:
		<span class="n">left</span> <span class="o">=</span> <span class="n">edge8_tab_l</span><span class="p">[</span><span class="n">rs1</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">].</span><span class="n">left</span><span class="p">;</span>
		<span class="n">right</span> <span class="o">=</span> <span class="n">edge8_tab_l</span><span class="p">[</span><span class="n">rs2</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">].</span><span class="n">right</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">EDGE16_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE16N_OPF</span>:
		<span class="n">left</span> <span class="o">=</span> <span class="n">edge16_tab</span><span class="p">[(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">].</span><span class="n">left</span><span class="p">;</span>
		<span class="n">right</span> <span class="o">=</span> <span class="n">edge16_tab</span><span class="p">[(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">].</span><span class="n">right</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">EDGE16L_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE16LN_OPF</span>:
		<span class="n">left</span> <span class="o">=</span> <span class="n">edge16_tab_l</span><span class="p">[(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">].</span><span class="n">left</span><span class="p">;</span>
		<span class="n">right</span> <span class="o">=</span> <span class="n">edge16_tab_l</span><span class="p">[(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">].</span><span class="n">right</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">EDGE32_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE32N_OPF</span>:
		<span class="n">left</span> <span class="o">=</span> <span class="n">edge32_tab</span><span class="p">[(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">].</span><span class="n">left</span><span class="p">;</span>
		<span class="n">right</span> <span class="o">=</span> <span class="n">edge32_tab</span><span class="p">[(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">].</span><span class="n">right</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">EDGE32L_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE32LN_OPF</span>:
		<span class="n">left</span> <span class="o">=</span> <span class="n">edge32_tab_l</span><span class="p">[(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">].</span><span class="n">left</span><span class="p">;</span>
		<span class="n">right</span> <span class="o">=</span> <span class="n">edge32_tab_l</span><span class="p">[(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">].</span><span class="n">right</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rs1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7UL</span><span class="p">)</span> <span class="o">==</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7UL</span><span class="p">))</span>
		<span class="n">rd_val</span> <span class="o">=</span> <span class="n">right</span> <span class="o">&amp;</span> <span class="n">left</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rd_val</span> <span class="o">=</span> <span class="n">left</span><span class="p">;</span>

	<span class="n">store_reg</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">opf</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">EDGE8_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE8L_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE16_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE16L_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE32_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE32L_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ccr</span><span class="p">,</span> <span class="n">tstate</span><span class="p">;</span>

		<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;subcc	%1, %2, %%g0</span><span class="se">\n\t</span><span class="s">&quot;</span>
				     <span class="s">&quot;rd	%%ccr, %0&quot;</span>
				     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">ccr</span><span class="p">)</span>
				     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">orig_rs1</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">orig_rs2</span><span class="p">)</span>
				     <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
		<span class="n">tstate</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tstate</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">TSTATE_XCC</span> <span class="o">|</span> <span class="n">TSTATE_ICC</span><span class="p">);</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tstate</span> <span class="o">=</span> <span class="n">tstate</span> <span class="o">|</span> <span class="p">(</span><span class="n">ccr</span> <span class="o">&lt;&lt;</span> <span class="mi">32UL</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">array</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rs1</span><span class="p">,</span> <span class="n">rs2</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bits</span><span class="p">,</span> <span class="n">bits_mask</span><span class="p">;</span>

	<span class="n">maybe_flush_windows</span><span class="p">(</span><span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rs1</span> <span class="o">=</span> <span class="n">fetch_reg</span><span class="p">(</span><span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">regs</span><span class="p">);</span>
	<span class="n">rs2</span> <span class="o">=</span> <span class="n">fetch_reg</span><span class="p">(</span><span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">regs</span><span class="p">);</span>

	<span class="n">bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;</span> <span class="mi">5</span> <span class="o">?</span> <span class="mi">5</span> <span class="o">:</span> <span class="n">rs2</span><span class="p">);</span>
	<span class="n">bits_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">bits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1UL</span><span class="p">;</span>

	<span class="n">rd_val</span> <span class="o">=</span> <span class="p">((((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		  <span class="p">(((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">33</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		  <span class="p">(((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">55</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		  <span class="p">(((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		  <span class="p">(((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">35</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">9</span><span class="p">)</span> <span class="o">|</span>
		  <span class="p">(((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">56</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">|</span>
		  <span class="p">(((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">17</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">bits_mask</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">)</span> <span class="o">|</span>
		  <span class="p">(((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">39</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">bits_mask</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">17</span> <span class="o">+</span> <span class="n">bits</span><span class="p">))</span> <span class="o">|</span>
		  <span class="p">(((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="mi">60</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span>       <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">17</span> <span class="o">+</span> <span class="p">(</span><span class="mi">2</span><span class="o">*</span><span class="n">bits</span><span class="p">))));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">opf</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ARRAY16_OPF</span>:
		<span class="n">rd_val</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">ARRAY32_OPF</span>:
		<span class="n">rd_val</span> <span class="o">&lt;&lt;=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">store_reg</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rs1</span><span class="p">,</span> <span class="n">rs2</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">,</span> <span class="n">gsr</span><span class="p">;</span>

	<span class="n">maybe_flush_windows</span><span class="p">(</span><span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rs1</span> <span class="o">=</span> <span class="n">fetch_reg</span><span class="p">(</span><span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">regs</span><span class="p">);</span>
	<span class="n">rs2</span> <span class="o">=</span> <span class="n">fetch_reg</span><span class="p">(</span><span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="n">regs</span><span class="p">);</span>
	<span class="n">rd_val</span> <span class="o">=</span> <span class="n">rs1</span> <span class="o">+</span> <span class="n">rs2</span><span class="p">;</span>

	<span class="n">store_reg</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

	<span class="n">gsr</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">gsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">gsr</span> <span class="o">|=</span> <span class="n">rd_val</span> <span class="o">&lt;&lt;</span> <span class="mi">32UL</span><span class="p">;</span>
	<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">gsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">gsr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bshuffle</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">FPUSTATE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rs1</span><span class="p">,</span> <span class="n">rs2</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bmask</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">bmask</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">gsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">32UL</span><span class="p">;</span>

	<span class="n">rs1</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
	<span class="n">rs2</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

	<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0UL</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">which</span> <span class="o">=</span> <span class="p">(</span><span class="n">bmask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">byte</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">which</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
			<span class="n">byte</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">which</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">byte</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="n">which</span><span class="o">-</span><span class="mi">8</span><span class="p">)</span><span class="o">*</span><span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">byte</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pdist</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">FPUSTATE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rs1</span><span class="p">,</span> <span class="n">rs2</span><span class="p">,</span> <span class="o">*</span><span class="n">rd</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">rs1</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
	<span class="n">rs2</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
	<span class="n">rd</span> <span class="o">=</span> <span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

	<span class="n">rd_val</span> <span class="o">=</span> <span class="o">*</span><span class="n">rd</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">s16</span> <span class="n">s1</span><span class="p">,</span> <span class="n">s2</span><span class="p">;</span>

		<span class="n">s1</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">56</span> <span class="o">-</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">s2</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">56</span> <span class="o">-</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

		<span class="cm">/* Absolute value of difference. */</span>
		<span class="n">s1</span> <span class="o">-=</span> <span class="n">s2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">s1</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">s1</span> <span class="o">=</span> <span class="o">~</span><span class="n">s1</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">rd_val</span> <span class="o">+=</span> <span class="n">s1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">rd</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pformat</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">FPUSTATE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rs1</span><span class="p">,</span> <span class="n">rs2</span><span class="p">,</span> <span class="n">gsr</span><span class="p">,</span> <span class="n">scale</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">;</span>

	<span class="n">gsr</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">gsr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">scale</span> <span class="o">=</span> <span class="p">(</span><span class="n">gsr</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">opf</span> <span class="o">==</span> <span class="n">FPACK16_OPF</span> <span class="o">?</span> <span class="mh">0xf</span> <span class="o">:</span> <span class="mh">0x1f</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">opf</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">FPACK16_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">byte</span><span class="p">;</span>

		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
		<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">byte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">byte</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">byte</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
			<span class="n">s16</span> <span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">16UL</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffUL</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">scaled</span> <span class="o">=</span> <span class="n">src</span> <span class="o">&lt;&lt;</span> <span class="n">scale</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">from_fixed</span> <span class="o">=</span> <span class="n">scaled</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">;</span>

			<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="n">from_fixed</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span>
			       <span class="mi">0</span> <span class="o">:</span>
			       <span class="p">(</span><span class="n">from_fixed</span> <span class="o">&gt;</span> <span class="mi">255</span><span class="p">)</span> <span class="o">?</span>
			       <span class="mi">255</span> <span class="o">:</span> <span class="n">from_fixed</span><span class="p">);</span>

			<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">byte</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="o">*</span><span class="n">fps_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">FPACK32_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">rs1</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
		<span class="n">rd_val</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x000000ff000000ffUL</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">word</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">word</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">word</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>
			<span class="n">s32</span> <span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">word</span> <span class="o">*</span> <span class="mi">32UL</span><span class="p">));</span>
			<span class="n">s64</span> <span class="n">scaled</span> <span class="o">=</span> <span class="n">src</span> <span class="o">&lt;&lt;</span> <span class="n">scale</span><span class="p">;</span>
			<span class="n">s64</span> <span class="n">from_fixed</span> <span class="o">=</span> <span class="n">scaled</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">;</span>

			<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="n">from_fixed</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span>
			       <span class="mi">0</span> <span class="o">:</span>
			       <span class="p">(</span><span class="n">from_fixed</span> <span class="o">&gt;</span> <span class="mi">255</span><span class="p">)</span> <span class="o">?</span>
			       <span class="mi">255</span> <span class="o">:</span> <span class="n">from_fixed</span><span class="p">);</span>

			<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">*</span> <span class="n">word</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="o">*</span><span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">FPACKFIX_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">word</span><span class="p">;</span>

		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

		<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">word</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">word</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">word</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">long</span> <span class="n">val</span><span class="p">;</span>
			<span class="n">s32</span> <span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">word</span> <span class="o">*</span> <span class="mi">32UL</span><span class="p">));</span>
			<span class="n">s64</span> <span class="n">scaled</span> <span class="o">=</span> <span class="n">src</span> <span class="o">&lt;&lt;</span> <span class="n">scale</span><span class="p">;</span>
			<span class="n">s64</span> <span class="n">from_fixed</span> <span class="o">=</span> <span class="n">scaled</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>

			<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="n">from_fixed</span> <span class="o">&lt;</span> <span class="o">-</span><span class="mi">32768</span><span class="p">)</span> <span class="o">?</span>
			       <span class="o">-</span><span class="mi">32768</span> <span class="o">:</span>
			       <span class="p">(</span><span class="n">from_fixed</span> <span class="o">&gt;</span> <span class="mi">32767</span><span class="p">)</span> <span class="o">?</span>
			       <span class="mi">32767</span> <span class="o">:</span> <span class="n">from_fixed</span><span class="p">);</span>

			<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">word</span> <span class="o">*</span> <span class="mi">16</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="o">*</span><span class="n">fps_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">FEXPAND_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">byte</span><span class="p">;</span>

		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fps_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

		<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">byte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">byte</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">byte</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

			<span class="n">val</span> <span class="o">=</span> <span class="n">src</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>

			<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">16</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="o">*</span><span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">FPMERGE_OPF</span>: <span class="p">{</span>
		<span class="n">rs1</span> <span class="o">=</span> <span class="n">fps_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fps_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

		<span class="n">rd_val</span> <span class="o">=</span> <span class="p">(((</span><span class="n">rs2</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">((</span><span class="n">rs1</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">((</span><span class="n">rs2</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">((</span><span class="n">rs1</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">((</span><span class="n">rs2</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">((</span><span class="n">rs1</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">((</span><span class="n">rs2</span> <span class="o">&amp;</span> <span class="mh">0xff000000</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">((</span><span class="n">rs1</span> <span class="o">&amp;</span> <span class="mh">0xff000000</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">));</span>
		<span class="o">*</span><span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmul</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">FPUSTATE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rs1</span><span class="p">,</span> <span class="n">rs2</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">opf</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">FMUL8x16_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">byte</span><span class="p">;</span>

		<span class="n">rs1</span> <span class="o">=</span> <span class="n">fps_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

		<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">byte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">byte</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">byte</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">src1</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span>  <span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x00ff</span><span class="p">;</span>
			<span class="n">s16</span> <span class="n">src2</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">prod</span> <span class="o">=</span> <span class="n">src1</span> <span class="o">*</span> <span class="n">src2</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">scaled</span> <span class="o">=</span> <span class="p">((</span><span class="n">prod</span> <span class="o">&amp;</span> <span class="mh">0x00ffff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

			<span class="cm">/* Round up.  */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">prod</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
				<span class="n">scaled</span><span class="o">++</span><span class="p">;</span>
			<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">((</span><span class="n">scaled</span> <span class="o">&amp;</span> <span class="mh">0xffffUL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">16UL</span><span class="p">));</span>
		<span class="p">}</span>

		<span class="o">*</span><span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">FMUL8x16AU_OPF</span>:
	<span class="k">case</span> <span class="n">FMUL8x16AL_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">byte</span><span class="p">;</span>
		<span class="n">s16</span> <span class="n">src2</span><span class="p">;</span>

		<span class="n">rs1</span> <span class="o">=</span> <span class="n">fps_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fps_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

		<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">src2</span> <span class="o">=</span> <span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">opf</span> <span class="o">==</span> <span class="n">FMUL8x16AU_OPF</span> <span class="o">?</span> <span class="mi">16</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">byte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">byte</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">byte</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">src1</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x00ff</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">prod</span> <span class="o">=</span> <span class="n">src1</span> <span class="o">*</span> <span class="n">src2</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">scaled</span> <span class="o">=</span> <span class="p">((</span><span class="n">prod</span> <span class="o">&amp;</span> <span class="mh">0x00ffff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

			<span class="cm">/* Round up.  */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">prod</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
				<span class="n">scaled</span><span class="o">++</span><span class="p">;</span>
			<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">((</span><span class="n">scaled</span> <span class="o">&amp;</span> <span class="mh">0xffffUL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">16UL</span><span class="p">));</span>
		<span class="p">}</span>

		<span class="o">*</span><span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">FMUL8SUx16_OPF</span>:
	<span class="k">case</span> <span class="n">FMUL8ULx16_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">byte</span><span class="p">,</span> <span class="n">ushift</span><span class="p">;</span>

		<span class="n">rs1</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

		<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ushift</span> <span class="o">=</span> <span class="p">(</span><span class="n">opf</span> <span class="o">==</span> <span class="n">FMUL8SUx16_OPF</span><span class="p">)</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">byte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">byte</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">byte</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">src1</span><span class="p">;</span>
			<span class="n">s16</span> <span class="n">src2</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">prod</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">scaled</span><span class="p">;</span>

			<span class="n">src1</span> <span class="o">=</span> <span class="p">((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="mi">16</span> <span class="o">*</span> <span class="n">byte</span><span class="p">)</span> <span class="o">+</span> <span class="n">ushift</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x00ff</span><span class="p">);</span>
			<span class="n">src2</span> <span class="o">=</span> <span class="p">((</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">byte</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
			<span class="n">prod</span> <span class="o">=</span> <span class="n">src1</span> <span class="o">*</span> <span class="n">src2</span><span class="p">;</span>
			<span class="n">scaled</span> <span class="o">=</span> <span class="p">((</span><span class="n">prod</span> <span class="o">&amp;</span> <span class="mh">0x00ffff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

			<span class="cm">/* Round up.  */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">prod</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
				<span class="n">scaled</span><span class="o">++</span><span class="p">;</span>
			<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">((</span><span class="n">scaled</span> <span class="o">&amp;</span> <span class="mh">0xffffUL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">16UL</span><span class="p">));</span>
		<span class="p">}</span>

		<span class="o">*</span><span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">FMULD8SUx16_OPF</span>:
	<span class="k">case</span> <span class="n">FMULD8ULx16_OPF</span>: <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">byte</span><span class="p">,</span> <span class="n">ushift</span><span class="p">;</span>

		<span class="n">rs1</span> <span class="o">=</span> <span class="n">fps_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
		<span class="n">rs2</span> <span class="o">=</span> <span class="n">fps_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

		<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ushift</span> <span class="o">=</span> <span class="p">(</span><span class="n">opf</span> <span class="o">==</span> <span class="n">FMULD8SUx16_OPF</span><span class="p">)</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">byte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">byte</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">byte</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">src1</span><span class="p">;</span>
			<span class="n">s16</span> <span class="n">src2</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">prod</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">scaled</span><span class="p">;</span>

			<span class="n">src1</span> <span class="o">=</span> <span class="p">((</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="mi">16</span> <span class="o">*</span> <span class="n">byte</span><span class="p">)</span> <span class="o">+</span> <span class="n">ushift</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x00ff</span><span class="p">);</span>
			<span class="n">src2</span> <span class="o">=</span> <span class="p">((</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">byte</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
			<span class="n">prod</span> <span class="o">=</span> <span class="n">src1</span> <span class="o">*</span> <span class="n">src2</span><span class="p">;</span>
			<span class="n">scaled</span> <span class="o">=</span> <span class="p">((</span><span class="n">prod</span> <span class="o">&amp;</span> <span class="mh">0x00ffff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

			<span class="cm">/* Round up.  */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">prod</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
				<span class="n">scaled</span><span class="o">++</span><span class="p">;</span>
			<span class="n">rd_val</span> <span class="o">|=</span> <span class="p">((</span><span class="n">scaled</span> <span class="o">&amp;</span> <span class="mh">0xffffUL</span><span class="p">)</span> <span class="o">&lt;&lt;</span>
				   <span class="p">((</span><span class="n">byte</span> <span class="o">*</span> <span class="mi">32UL</span><span class="p">)</span> <span class="o">+</span> <span class="mi">7UL</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="o">*</span><span class="n">fpd_regaddr</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">))</span> <span class="o">=</span> <span class="n">rd_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcmp</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">FPUSTATE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rs1</span><span class="p">,</span> <span class="n">rs2</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">rs1</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS1</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
	<span class="n">rs2</span> <span class="o">=</span> <span class="n">fpd_regval</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="n">RS2</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>

	<span class="n">rd_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">opf</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">FCMPGT16_OPF</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s16</span> <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
			<span class="n">s16</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">)</span>
				<span class="n">rd_val</span> <span class="o">|=</span> <span class="mi">8</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FCMPGT32_OPF</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s32</span> <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
			<span class="n">s32</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">)</span>
				<span class="n">rd_val</span> <span class="o">|=</span> <span class="mi">2</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FCMPLE16_OPF</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s16</span> <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
			<span class="n">s16</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">&lt;=</span> <span class="n">b</span><span class="p">)</span>
				<span class="n">rd_val</span> <span class="o">|=</span> <span class="mi">8</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FCMPLE32_OPF</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s32</span> <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
			<span class="n">s32</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">&lt;=</span> <span class="n">b</span><span class="p">)</span>
				<span class="n">rd_val</span> <span class="o">|=</span> <span class="mi">2</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FCMPNE16_OPF</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s16</span> <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
			<span class="n">s16</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">!=</span> <span class="n">b</span><span class="p">)</span>
				<span class="n">rd_val</span> <span class="o">|=</span> <span class="mi">8</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FCMPNE32_OPF</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s32</span> <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
			<span class="n">s32</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">!=</span> <span class="n">b</span><span class="p">)</span>
				<span class="n">rd_val</span> <span class="o">|=</span> <span class="mi">2</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FCMPEQ16_OPF</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s16</span> <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
			<span class="n">s16</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="n">b</span><span class="p">)</span>
				<span class="n">rd_val</span> <span class="o">|=</span> <span class="mi">8</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FCMPEQ32_OPF</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s32</span> <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
			<span class="n">s32</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="n">b</span><span class="p">)</span>
				<span class="n">rd_val</span> <span class="o">|=</span> <span class="mi">2</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">maybe_flush_windows</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">store_reg</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">rd_val</span><span class="p">,</span> <span class="n">RD</span><span class="p">(</span><span class="n">insn</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* Emulate the VIS instructions which are not implemented in</span>
<span class="cm"> * hardware on Niagara.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">vis_emul</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opf</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tstate</span> <span class="o">&amp;</span> <span class="n">TSTATE_PRIV</span><span class="p">);</span>

	<span class="n">perf_sw_event</span><span class="p">(</span><span class="n">PERF_COUNT_SW_EMULATION_FAULTS</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_32BIT</span><span class="p">))</span>
		<span class="n">pc</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">pc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">get_user</span><span class="p">(</span><span class="n">insn</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span> <span class="n">pc</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

	<span class="n">save_and_clear_fpu</span><span class="p">();</span>

	<span class="n">opf</span> <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="n">VIS_OPF_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">VIS_OPF_SHIFT</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">opf</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Pixel Formatting Instructions.  */</span>
	<span class="k">case</span> <span class="n">FPACK16_OPF</span>:
	<span class="k">case</span> <span class="n">FPACK32_OPF</span>:
	<span class="k">case</span> <span class="n">FPACKFIX_OPF</span>:
	<span class="k">case</span> <span class="n">FEXPAND_OPF</span>:
	<span class="k">case</span> <span class="n">FPMERGE_OPF</span>:
		<span class="n">pformat</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">,</span> <span class="n">opf</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/* Partitioned Multiply Instructions  */</span>
	<span class="k">case</span> <span class="n">FMUL8x16_OPF</span>:
	<span class="k">case</span> <span class="n">FMUL8x16AU_OPF</span>:
	<span class="k">case</span> <span class="n">FMUL8x16AL_OPF</span>:
	<span class="k">case</span> <span class="n">FMUL8SUx16_OPF</span>:
	<span class="k">case</span> <span class="n">FMUL8ULx16_OPF</span>:
	<span class="k">case</span> <span class="n">FMULD8SUx16_OPF</span>:
	<span class="k">case</span> <span class="n">FMULD8ULx16_OPF</span>:
		<span class="n">pmul</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">,</span> <span class="n">opf</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/* Pixel Compare Instructions  */</span>
	<span class="k">case</span> <span class="n">FCMPGT16_OPF</span>:
	<span class="k">case</span> <span class="n">FCMPGT32_OPF</span>:
	<span class="k">case</span> <span class="n">FCMPLE16_OPF</span>:
	<span class="k">case</span> <span class="n">FCMPLE32_OPF</span>:
	<span class="k">case</span> <span class="n">FCMPNE16_OPF</span>:
	<span class="k">case</span> <span class="n">FCMPNE32_OPF</span>:
	<span class="k">case</span> <span class="n">FCMPEQ16_OPF</span>:
	<span class="k">case</span> <span class="n">FCMPEQ32_OPF</span>:
		<span class="n">pcmp</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">,</span> <span class="n">opf</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/* Edge Handling Instructions  */</span>
	<span class="k">case</span> <span class="n">EDGE8_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE8N_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE8L_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE8LN_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE16_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE16N_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE16L_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE16LN_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE32_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE32N_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE32L_OPF</span>:
	<span class="k">case</span> <span class="n">EDGE32LN_OPF</span>:
		<span class="n">edge</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">,</span> <span class="n">opf</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/* Pixel Component Distance  */</span>
	<span class="k">case</span> <span class="n">PDIST_OPF</span>:
		<span class="n">pdist</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/* Three-Dimensional Array Addressing Instructions  */</span>
	<span class="k">case</span> <span class="n">ARRAY8_OPF</span>:
	<span class="k">case</span> <span class="n">ARRAY16_OPF</span>:
	<span class="k">case</span> <span class="n">ARRAY32_OPF</span>:
		<span class="n">array</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">,</span> <span class="n">opf</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/* Byte Mask and Shuffle Instructions  */</span>
	<span class="k">case</span> <span class="n">BMASK_OPF</span>:
		<span class="n">bmask</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">BSHUFFLE_OPF</span>:
		<span class="n">bshuffle</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tnpc</span><span class="p">;</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tnpc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
