$date
	Fri Sep 26 11:42:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst_n $end
$var reg 1 % up $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst_n $end
$var wire 1 % up $end
$var reg 4 & q [3:0] $end
$upscope $end
$scope task step $end
$var integer 32 ' n [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
bx &
1%
0$
0#
0"
bx !
$end
#5000
b0 !
b0 &
1$
1"
#10000
0"
#15000
b1 !
b1 &
b11 '
1#
0$
1"
#20000
0"
#25000
b10 !
b10 &
1"
#30000
0"
#35000
b11 !
b11 &
1"
#40000
0"
#45000
b10 !
b10 &
b10 '
0%
1"
#50000
0"
#55000
b1 !
b1 &
1"
#60000
0"
#65000
b11 '
0#
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#96000
