Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82c942469fa24ec0ba42b39d7274b6f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Accelerator_tb_behav xil_defaultlib.Accelerator_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.accelerator_utils
Compiling package xil_defaultlib.dadda_utils
Compiling package xil_defaultlib.csa_utils
Compiling package xil_defaultlib.rca_utils
Compiling package xil_defaultlib.csa_acc_utils
Compiling architecture behavioral of entity xil_defaultlib.Twos_complement_input [twos_complement_input_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_complement_output [twos_complement_output_default]
Compiling architecture dadda_multi_arch of entity xil_defaultlib.dadda_multi [dadda_multi_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4b [rca_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.CSA [csa_default]
Compiling architecture behavioral of entity xil_defaultlib.CSA_ACC [\CSA_ACC(ninputs=16,ncycles=1)\]
Compiling architecture behavioral of entity xil_defaultlib.LUT [lut_default]
Compiling architecture behavioral of entity xil_defaultlib.Accelerator [\Accelerator(ninputs=16)\]
Compiling architecture behavioral of entity xil_defaultlib.accelerator_tb
Built simulation snapshot Accelerator_tb_behav
