-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_1x1_16p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_ce0 : OUT STD_LOGIC;
    weight_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    bias_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_ce0 : OUT STD_LOGIC;
    bias_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shuffleunit0_2_outpu_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    shuffleunit0_2_outpu_ce0 : OUT STD_LOGIC;
    shuffleunit0_2_outpu_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ShuffleConvs_1_Downs_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ShuffleConvs_1_Downs_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of subconv_1x1_16p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal co_11_fu_170_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal co_11_reg_382 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_shl1_cast2_fu_201_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl1_cast2_reg_387 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond3_fu_164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_209_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_125_reg_392 : STD_LOGIC_VECTOR (12 downto 0);
    signal bias_addr_reg_397 : STD_LOGIC_VECTOR (5 downto 0);
    signal h_11_fu_221_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal h_11_reg_405 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_cast_fu_227_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_cast_reg_410 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond2_fu_215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_193_cast_fu_236_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_193_cast_reg_415 : STD_LOGIC_VECTOR (14 downto 0);
    signal w_11_fu_250_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_11_reg_423 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_91_cast_fu_256_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_91_cast_reg_428 : STD_LOGIC_VECTOR (14 downto 0);
    signal exitcond1_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ShuffleConvs_1_Downs_reg_433 : STD_LOGIC_VECTOR (13 downto 0);
    signal ci_5_fu_276_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_5_reg_441 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal exitcond_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal weight_load_reg_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal shuffleunit0_2_outpu_1_reg_461 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_155_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_93_reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_150_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal bias_load_reg_476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal result_reg_481 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal tmp_24_fu_159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_488 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal co_reg_94 : STD_LOGIC_VECTOR (5 downto 0);
    signal h_reg_105 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_reg_116 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal sum_reg_127 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci_reg_139 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_176_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_194_cast_fu_265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_195_cast_fu_291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_201_cast_fu_326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_150_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_s_fu_181_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_124_fu_193_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_189_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl1_cast_fu_205_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_126_fu_231_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_127_fu_260_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_92_cast_fu_282_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_128_fu_286_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_129_fu_296_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_197_cast_fu_304_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_130_fu_308_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_200_cast_fu_313_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_131_fu_321_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal result_to_int_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_334_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_fu_344_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);

    component ShuffleNetV2_faddbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ShuffleNetV2_fmulcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ShuffleNetV2_fcmpdEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    ShuffleNetV2_faddbkb_x_U41 : component ShuffleNetV2_faddbkb
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_reg_127,
        din1 => grp_fu_150_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_150_p2);

    ShuffleNetV2_fmulcud_x_U42 : component ShuffleNetV2_fmulcud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => weight_load_reg_456,
        din1 => shuffleunit0_2_outpu_1_reg_461,
        ce => ap_const_logic_1,
        dout => grp_fu_155_p2);

    ShuffleNetV2_fcmpdEe_x_U43 : component ShuffleNetV2_fcmpdEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => result_reg_481,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_2,
        dout => tmp_24_fu_159_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ci_reg_139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond1_fu_244_p2))) then 
                ci_reg_139 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                ci_reg_139 <= ci_5_reg_441;
            end if; 
        end if;
    end process;

    co_reg_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond2_fu_215_p2 = ap_const_lv1_1))) then 
                co_reg_94 <= co_11_reg_382;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_94 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    h_reg_105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond1_fu_244_p2 = ap_const_lv1_1))) then 
                h_reg_105 <= h_11_reg_405;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_164_p2 = ap_const_lv1_0))) then 
                h_reg_105 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    sum_reg_127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond1_fu_244_p2))) then 
                sum_reg_127 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                sum_reg_127 <= grp_fu_150_p2;
            end if; 
        end if;
    end process;

    w_reg_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond2_fu_215_p2))) then 
                w_reg_116 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                w_reg_116 <= w_11_reg_423;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond1_fu_244_p2))) then
                ShuffleConvs_1_Downs_reg_433 <= tmp_194_cast_fu_265_p1(14 - 1 downto 0);
                    tmp_91_cast_reg_428(4 downto 0) <= tmp_91_cast_fu_256_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_164_p2 = ap_const_lv1_0))) then
                bias_addr_reg_397 <= tmp_fu_176_p1(6 - 1 downto 0);
                    p_shl1_cast2_reg_387(9 downto 4) <= p_shl1_cast2_fu_201_p1(9 downto 4);
                    tmp_125_reg_392(12 downto 4) <= tmp_125_fu_209_p2(12 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                bias_load_reg_476 <= bias_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                ci_5_reg_441 <= ci_5_fu_276_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                co_11_reg_382 <= co_11_fu_170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                h_11_reg_405 <= h_11_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                result_reg_481 <= grp_fu_150_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                shuffleunit0_2_outpu_1_reg_461 <= shuffleunit0_2_outpu_q0;
                weight_load_reg_456 <= weight_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond2_fu_215_p2))) then
                    tmp_193_cast_reg_415(14 downto 4) <= tmp_193_cast_fu_236_p3(14 downto 4);
                    tmp_cast_reg_410(4 downto 0) <= tmp_cast_fu_227_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                tmp_24_reg_488 <= tmp_24_fu_159_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                tmp_93_reg_466 <= grp_fu_155_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                w_11_reg_423 <= w_11_fu_250_p2;
            end if;
        end if;
    end process;
    p_shl1_cast2_reg_387(3 downto 0) <= "0000";
    p_shl1_cast2_reg_387(10) <= '0';
    tmp_125_reg_392(3 downto 0) <= "0000";
    tmp_cast_reg_410(10 downto 5) <= "000000";
    tmp_193_cast_reg_415(3 downto 0) <= "0000";
    tmp_91_cast_reg_428(14 downto 5) <= "0000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_164_p2, ap_CS_fsm_state3, exitcond2_fu_215_p2, ap_CS_fsm_state4, exitcond1_fu_244_p2, ap_CS_fsm_state5, exitcond_fu_270_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_164_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond2_fu_215_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond1_fu_244_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (exitcond_fu_270_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ShuffleConvs_1_Downs_address0 <= ShuffleConvs_1_Downs_reg_433;

    ShuffleConvs_1_Downs_ce0_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ShuffleConvs_1_Downs_d0 <= 
        result_reg_481 when (tmp_25_fu_366_p2(0) = '1') else 
        ap_const_lv32_0;

    ShuffleConvs_1_Downs_we0_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_164_p2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_164_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond3_fu_164_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond3_fu_164_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias_address0 <= bias_addr_reg_397;

    bias_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            bias_ce0 <= ap_const_logic_1;
        else 
            bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ci_5_fu_276_p2 <= std_logic_vector(unsigned(ci_reg_139) + unsigned(ap_const_lv6_1));
    co_11_fu_170_p2 <= std_logic_vector(unsigned(co_reg_94) + unsigned(ap_const_lv6_1));
    exitcond1_fu_244_p2 <= "1" when (w_reg_116 = ap_const_lv5_10) else "0";
    exitcond2_fu_215_p2 <= "1" when (h_reg_105 = ap_const_lv5_10) else "0";
    exitcond3_fu_164_p2 <= "1" when (co_reg_94 = ap_const_lv6_30) else "0";
    exitcond_fu_270_p2 <= "1" when (ci_reg_139 = ap_const_lv6_30) else "0";

    grp_fu_150_p1_assign_proc : process(tmp_93_reg_466, bias_load_reg_476, ap_CS_fsm_state11, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_150_p1 <= bias_load_reg_476;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_150_p1 <= tmp_93_reg_466;
        else 
            grp_fu_150_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    h_11_fu_221_p2 <= std_logic_vector(unsigned(h_reg_105) + unsigned(ap_const_lv5_1));
    notlhs_fu_348_p2 <= "0" when (tmp_21_fu_334_p4 = ap_const_lv8_FF) else "1";
    notrhs_fu_354_p2 <= "1" when (tmp_92_fu_344_p1 = ap_const_lv23_0) else "0";
    p_shl1_cast2_fu_201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_124_fu_193_p3),11));
    p_shl1_cast_fu_205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_124_fu_193_p3),13));
    p_shl_cast_fu_189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_181_p3),13));
    result_to_int_fu_331_p1 <= result_reg_481;
    shuffleunit0_2_outpu_address0 <= tmp_201_cast_fu_326_p1(14 - 1 downto 0);

    shuffleunit0_2_outpu_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shuffleunit0_2_outpu_ce0 <= ap_const_logic_1;
        else 
            shuffleunit0_2_outpu_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_124_fu_193_p3 <= (co_reg_94 & ap_const_lv4_0);
    tmp_125_fu_209_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_189_p1) - unsigned(p_shl1_cast_fu_205_p1));
    tmp_126_fu_231_p2 <= std_logic_vector(unsigned(tmp_cast_fu_227_p1) + unsigned(p_shl1_cast2_reg_387));
    tmp_127_fu_260_p2 <= std_logic_vector(unsigned(tmp_193_cast_reg_415) + unsigned(tmp_91_cast_fu_256_p1));
    tmp_128_fu_286_p2 <= std_logic_vector(unsigned(tmp_92_cast_fu_282_p1) + unsigned(tmp_125_reg_392));
    tmp_129_fu_296_p3 <= (ci_reg_139 & ap_const_lv4_0);
    tmp_130_fu_308_p2 <= std_logic_vector(unsigned(tmp_cast_reg_410) + unsigned(tmp_197_cast_fu_304_p1));
    tmp_131_fu_321_p2 <= std_logic_vector(unsigned(tmp_91_cast_reg_428) + unsigned(tmp_200_cast_fu_313_p3));
    tmp_193_cast_fu_236_p3 <= (tmp_126_fu_231_p2 & ap_const_lv4_0);
    tmp_194_cast_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_127_fu_260_p2),64));
        tmp_195_cast_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_128_fu_286_p2),64));

    tmp_197_cast_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_129_fu_296_p3),11));
    tmp_200_cast_fu_313_p3 <= (tmp_130_fu_308_p2 & ap_const_lv4_0);
    tmp_201_cast_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_131_fu_321_p2),64));
    tmp_21_fu_334_p4 <= result_to_int_fu_331_p1(30 downto 23);
    tmp_23_fu_360_p2 <= (notrhs_fu_354_p2 or notlhs_fu_348_p2);
    tmp_25_fu_366_p2 <= (tmp_23_fu_360_p2 and tmp_24_reg_488);
    tmp_91_cast_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_reg_116),15));
    tmp_92_cast_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_139),13));
    tmp_92_fu_344_p1 <= result_to_int_fu_331_p1(23 - 1 downto 0);
    tmp_cast_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_reg_105),11));
    tmp_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(co_reg_94),64));
    tmp_s_fu_181_p3 <= (co_reg_94 & ap_const_lv6_0);
    w_11_fu_250_p2 <= std_logic_vector(unsigned(w_reg_116) + unsigned(ap_const_lv5_1));
    weight_address0 <= tmp_195_cast_fu_291_p1(12 - 1 downto 0);

    weight_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            weight_ce0 <= ap_const_logic_1;
        else 
            weight_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
