+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                    mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8_srlopt/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[15]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[10]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[13]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[6]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[8]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                    mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8_srlopt/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                    mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8_srlopt/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[17]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[11]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[9]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                    mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8_srlopt/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                            mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[11]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                    mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8_srlopt/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[12]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                            mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/FSM_sequential_current_state_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[18]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[16]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[16]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[18]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[14]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[17]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/FSM_sequential_current_state_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                    mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8_srlopt/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[9]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[14]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[19]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[16]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[9]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[19]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[18]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[17]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[6]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[7]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[21]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[15]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[10]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[21]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[15]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[20]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[13]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[12]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[11]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[8]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[6]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[13]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[12]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[11]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |     mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[20]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[8]/R|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[6]/R|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[15]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[10]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[6]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[4]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[10]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[12]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[8]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[3]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[11]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[6]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[0]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[9]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |       mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[13]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |      mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[11]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |              mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |              mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |              mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]/D|
| clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |              mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
